

# Modeling and Optimization of a Solar Energy Harvester System for Self-Powered Wireless Sensor Networks

Denis Dondi, *Student Member, IEEE*, Alessandro Bertacchini, *Member, IEEE*, Davide Brunelli, Luca Larcher, *Member, IEEE*, and Luca Benini, *Fellow, IEEE*

**Abstract**—In this paper, we propose a methodology for optimizing a solar harvester with maximum power point tracking for self-powered wireless sensor network (WSN) nodes. We focus on maximizing the harvester's efficiency in transferring energy from the solar panel to the energy storing device. A photovoltaic panel analytical model, based on a simplified parameter extraction procedure, is adopted. This model predicts the instantaneous power collected by the panel helping the harvester design and optimization procedure. Moreover, a detailed modeling of the harvester is proposed to understand basic harvester behavior and optimize the circuit. Experimental results based on the presented design guidelines demonstrate the effectiveness of the adopted methodology. This design procedure helps in boosting efficiency, allowing to reach a maximum efficiency of 85% with discrete components. The application field of this circuit is not limited to self-powered WSN nodes; it can easily be extended in embedded portable applications to extend the battery life.

**Index Terms**—Maximum power point tracking (MPPT), modeling and optimization, PSpice simulations, solar harvester.

## I. INTRODUCTION

THE DEVELOPMENT of perpetually powered systems avoiding periodical battery replacement and/or recharge is one of the ultimate goals in sensor network design. Indeed, even if advances in low-power design can help extend the battery lifetime, the amount of energy provided by storage devices still constrains the autonomy of distributed embedded systems, such as wireless sensor networks (WSNs).

Maximum power point tracking (MPPT) techniques are very common in the world of large-scale solar cells. The extra energy that is consumed by the maximum power point (MPP) tracker

is easily offset by the much higher amount of energy that can be harvested from the environment. Sensor nodes are often required to be small, and therefore, they are powered by small solar cells that generate limited energy. For those cells, the gain in input energy is not always higher than the additional losses that are caused by the MPP tracking operation. The energy consumption and efficiency of the MPP tracker are, therefore, very important design criteria in energy scavengers for sensor nodes. The optimization of the energy harvesting process under varying light irradiance conditions is certainly one of the major design challenges. In particular, maximizing harvester circuit efficiency becomes fundamental at low light irradiance.

The photovoltaic (PV) harvesting circuits proposed for WSN applications adopt different solutions [1]–[5]. In [1] and [2], the direct connection between the PV panel and the energy storage element, i.e., a supercapacitor (SC), does not implement MPPT strategies, forcing the PV operating point to the SC voltage  $V_{SC}$ . On the contrary, the *Everlast* harvester system exploits a microcontroller to track MPP under varying light conditions [5]. Unfortunately, they do not use circuit simulations to optimize system design and to improve harvester circuit efficiency.

The definition of a clear design flow is fundamental to develop circuit solutions with optimized efficiency and better performances. This requires circuit simulations of the complete solar harvester system, which have been proposed for large-scale PV systems [6]–[8], [16]–[18], but are also highly desirable for low-power harvester circuits for WSNs.

To obtain representative simulations, accurate models should be developed. Therefore, the validation of an accurate compact model of the nonlinear  $I$ – $V$  characteristics of PV modules is essential to design efficient photovoltaic harvester systems. In this scenario, this paper presents a compact model for the PV module, allowing to reproduce its  $I$ – $V$  characteristics without numerical approaches typically adopted [9]–[11]. This permits to improve the design process of the dc–dc converter at the solar harvester input stage, typically required to match the PV module input impedance and according to SC voltage limits. Simplified models of the dc–dc converter and MPPT analog circuits are fundamental to improve system performances and to reduce the system design time. Using the models and the methodology described in this paper, we optimize a solar harvester operating under different light irradiance conditions.

This paper is organized as follows. Section II provides a brief overview on the circuit architecture and MPPT technique

Manuscript received October 15, 2007; revised March 26, 2008.

D. Dondi is with the Department of Information Engineering (DII), University of Modena and Reggio Emilia, 41100 Modena, Italy (e-mail: denis.dondi@unimore.it).

A. Bertacchini and L. Larcher are with the Department Engineering Sciences and Methodologies (DISMI), University of Modena and Reggio Emilia, 42100 Reggio Emilia, Italy (e-mail: alessandro.bertacchini@unimore.it; luca.larcher@unimore.it).

D. Brunelli is with the Department of Electronics, Computer Sciences and Systems (DEIS), University of Bologna, 40126 Bologna, Italy (e-mail: davide.brunelli@unibo.it).

L. Benini is with the Department of Electronics, Computer Sciences and Systems (DEIS), University of Bologna, 40126 Bologna, Italy, and also with the Ecole Polytechnique Federale de Lausanne, 1015 Lausanne, Switzerland (e-mail: luca.benini@unibo.it).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TIE.2008.924449




Fig. 1. Schematic diagram of the solar harvester.

adopted. Sections III and IV describe models of the PV module and the harvester circuit, respectively. Section V describes the circuit optimization methodology and provides some useful guidelines for solar harvester design. Section VI presents experimental results and a comparison between two different solar harvester circuit implementations designed following the proposed guidelines. Finally, Section VII concludes this paper.

## II. SOLAR HARVESTING CIRCUIT

### A. Circuit Architecture

The circuit architecture of the developed solar harvester is presented in [12] and depicted in Fig. 1. It consists of three main building blocks.

1) *DC-DC Input Stage*: Most of the MPPT systems proposed in the literature employ standard switch-mode power supply technologies, with switching transistors, diodes, and capacitors. They are driven by a pulsewidth-modulated (PWM) signal generated by a control algorithm. The three basic topologies are buck (step down), boost (step up), and buck-boost (step up-down). In this implementation, a buck topology is used to interface the voltage from the PV module to the SC. The operation of the input dc-dc stage differs from the one of a standard buck converter because input and output voltages do vary during the SC charge process, as well as duty cycle, period, and switching frequency of the MOSFET switch.

2) *MPP Tracker*: The MPP tracking is implemented by the analog circuit highlighted in Fig. 1. It autonomously estimates the MPP using an open-loop configuration without any interference to the PV module. This way, the control unit is simply implemented with a single low-power comparator that compares the current PV module voltage to the estimated MPP to generate the PWM control signal. No costly DSP or digital controllers are necessary. The details of the generation of the estimated MPP have been left out of the figure for the sake of simplicity. The PWM control signal forces the pseudo-buck dc-dc input stage to work within a narrow voltage window centered on the MPP voltage  $V_{mpp}$ .

3) *Output DC-DC Converter*: The output dc-dc converter delivering power supply to the wireless sensor node is required to match the input voltage of the WSN node. This component is not taken into account in this paper, because it needs custom design related to the operating voltage of the WSN node adopted. Moreover, commercial integrated dc-dc converters usually provide an efficiency on the order of 90%.

TABLE I  
MPP VOLTAGES MEASURED AND CALCULATED THROUGH (1)  
CONSIDERING  $K_{FOC} = 0.74$  ON A WIDE RANGE  
OF LIGHT CONDITIONS

$S$ [ $W/m^2$ ]	$V_{mpp,cal}$ [V]	$V_{mpp,meas}$ [V]	Err [%]
20	2.38	2.29	+4.0
40	2.67	2.69	-0.7
60	2.82	2.92	-3.4
80	2.94	3.08	-4.5
100	3.00	3.12	-3.9
200	3.01	3.17	-4.6
400	3.14	3.19	-1.6
600	3.15	3.24	-2.9
800	3.16	3.27	-3.2
1000 (STC)	3.18	3.29	-3.3

The power supply for the harvester circuit is provided by both the PV module and the output dc-dc power supply. This design choice allows to improve the efficiency during the initial phase of SC charging and enables the harvester circuit to start operating when the SC voltage is low. For efficient harvester operation, the MPP should continuously be tracked; hence, the input stage and the comparator should also be powered when the output dc-dc converter is off because the SC voltage is below the start-up threshold. For this reason, the power supply to the input MPPT stage is provided by the PV panel even when the dc-dc converter is not operating.

### B. MPPT Technique

There are several methods and algorithms to track the MPP voltage [13]–[15]. The most popular ones are Perturb and Observe (P&O) [13], [19] and Fractional Open-Circuit Voltage (FOCV) [14], which is the one we adopted.

The P&O method is an approach that is widely used with medium-high power PV modules, since it allows very accurate MPP calculation. However, it requires complex control actions that are often implemented using microcontrollers or DSPs. Although analog versions are implemented, the main shortcoming of this method is the high cost and complexity of the system.

On the other hand, FOCV is largely used in small-scale PV systems. This method exploits the nearly linear relationship between the operating voltage at MPP  $V_{mpp}$  of a PV module and its open-circuit voltage  $V_{OC}$ , i.e.,

$$V_{mpp} \cong K_{FOC} \cdot V_{OC}. \quad (1)$$

$K_{FOC}$  is a constant that ranges from 0.71 to 0.78, which slightly depends on irradiance conditions [1]. Considering  $K_{FOC}$  as a constant under different irradiance conditions leads to small errors in the  $V_{mpp}$  evaluation but strongly simplifies circuit solutions adopted to implement MPPT, also reducing its power consumption. Table I reports that the maximum difference between MPP voltages measured during PV panel characterization ( $V_{mpp,meas}$ ) and calculated through (1) assuming  $K_{FOC} = 0.74(V_{mpp,cal})$  [12] is smaller than 5% on a wide range of light irradiance conditions.

$V_{OC}$  of small-size solar cells can be estimated by exploiting sensing devices that autonomously monitor the environmental light, such as light intensity sensors, voltage output sensors




Fig. 2. Equivalent circuit of the PV cell representing the model parameters and the cell output.

[20], or additional single PV modules [12], manufactured using the same technology of the main PV module array. The last one is the solution we adopted in our system.

### III. PHOTOVOLTAIC CELL MODELING

Compact models capable of accurately reproducing the electrical behavior of solar cells are essential to develop and optimize harvester systems through circuit simulations. PV modules are manufactured using different technologies (monocrystalline silicon, polycrystalline, and amorphous silicon) and exhibit different current–voltage characteristics. Furthermore, manufacturers do not provide SPICE-like models of their PV modules, but only a few electrical parameters such as the open-circuit voltage ( $V_{OC}$ ), the short-circuit current ( $I_{SC}$ ), the MPP voltage ( $V_{mpp}$ ) and current ( $I_{mpp}$ ), and the temperature drift coefficients at open-circuit voltage and short-circuit current ( $\beta_{V_{OC}}$  and  $\alpha_{I_{SC}}$ , respectively). These values are usually provided in Standard Test Conditions (STC), i.e., when the irradiance is  $1000 \text{ W/m}^2$  and the panel temperature ( $T_C$ ) is  $25^\circ\text{C}$ . These conditions provide the highest output power, and they are rarely experienced in real environments. Further, the output power delivered by a PV module strongly depends on irradiance, cell temperature, solar incidence angle, and load resistance.

Targeting the harvester for specific environmental conditions requires predicting the available power in a more accurate way, granting a reliable circuit design. For these reasons, an accurate, reliable, and easy way to use model that describes the electrical behavior of PV modules is very attractive for solar harvester designers.

Generally, the PV panel can be modeled using the equivalent circuit shown in Fig. 2 [9]–[11]. This lumped circuit includes a current generator providing the short-circuit current ( $I_{Light}$ ), which is a function of the solar irradiation, a diode to account for the typical knee of the current–voltage curve through the reverse saturation current ( $I_0$ ), a series resistor ( $R_S$ ), and a shunt resistor ( $R_{SH}$ ), emulating intrinsic losses depending on PV cell series and parallel connections. The PV module current at a given cell temperature and solar irradiance is given by

$$I_{panel} = I_{Light} - I_0 \left( e^{\frac{V_{panel} + I_{panel} R_S}{a}} - 1 \right) - \frac{V_{panel} + I_{panel} R_S}{R_{SH}}. \quad (2)$$

$a$  is the modified panel ideal factor defined by

$$a \equiv \frac{N_S \gamma k T_C}{q}. \quad (3)$$

$q$  is the electron charge,  $k$  is Boltzmann's constant,  $\gamma$  is the usual PV single-cell ideal factor (typically ranging between 1 and 2),  $N_S$  is the number of cells in series, and  $T_C$  is the PV panel temperature [9]. The model parameters are extracted over a wide range of irradiance conditions by adopting the simplified procedure briefly described in the following [12].

The technology-dependent parameters, i.e.,  $R_S$  and  $R_{SH}$ , do not depend on irradiance, and they are determined from experimental current–voltage curves. Other parameters depending on irradiance and temperature are derived from PV module intrinsic relations [12].

Assuming that the short-circuit current is equal to  $I_{Light}$  [6], it depends on the open-circuit voltage in a simple way, i.e.,

$$I_{SC} = I_0 \left( e^{\frac{q \cdot V_{OC}}{k \cdot T_C}} - 1 \right) + \frac{V_{OC}}{R_{SH}}. \quad (4)$$

Since the ratio between  $V_{OC}$  and  $R_{SH}$  is typically negligible,  $V_{OC}$  can be derived from the diode saturation current as

$$V_{OC} = \left( \frac{k \cdot T_C}{q} \right) \ln \left( \frac{I_{SC}}{I_0} + 1 \right). \quad (5)$$

$I_0$  and  $I_{Light}$  depend on irradiance and temperature as [2], [9]

$$I_0 = I_{0,STC} \left( \frac{T_C}{T_{ref}} \right)^3 e^{\left( \frac{q \cdot E_G}{k \cdot T_C} \right) \left( \frac{1}{T_{ref}} - \frac{1}{T_C} \right)} \quad (6)$$

$$I_{Light} = I_{Light,STC} S + \alpha_{I_{SC}} \left( \frac{1}{T_{ref}} - \frac{1}{T_C} \right). \quad (7)$$

$S$  is the solar irradiance expressed in  $\text{W/m}^2$  [K].  $I_{0,STC}$ , which is the diode saturation current in STC, is extracted from (4), imposing STC.  $I_{Light,STC}$  is determined by considering that, at zero output voltage,  $I_{Light}$  is equal to the short-circuit current.

Once the parameters have been extracted, the model is verified by comparing simulations to measurements under varying irradiance conditions, performed by a characterization setup based on a halogen light source. The overheating and thermal drift phenomena induced by the halogen light source on the PV module have been taken into account by exploiting the thermal drift coefficients ( $\beta_{V_{OC}}$  and  $\alpha_{I_{SC}}$ ) to scale all curves to the equivalent temperature of  $25^\circ\text{C}$ . Fig. 3 shows  $I$ – $V$  measurements and simulations of real panel under low irradiance conditions. As shown, the agreement between measurements and simulations demonstrates the accuracy of the model under different irradiance conditions.

Fig. 4 shows the output power delivered by the PV panel in the same conditions, and the MPPT hysteresis window centered on the estimated  $V_{mpp}$  for maximum light irradiance, allowing to keep the PV module voltage locked to the MPP voltage. The MPP tracker voltage hysteresis, which has a constant amplitude, instantaneously follows (i.e., is centered on) the optimum MPP voltage under varying light irradiance conditions.




Fig. 3. Comparison of PV panel PSpice model output current with measured output current under low irradiance conditions (from 10 to 100 W/m²).




Fig. 4. Measurements and simulations of PV module output power under low irradiance conditions are shown with the MPP voltage curve. MPP tracker hysteresis window centered on  $V_{\text{mpp}}$  is depicted at 100 W/m².

#### IV. HARVESTER CIRCUIT MODELING

In order to optimize the solar harvester design, a simplified model of the pseudo-buck dc–dc input stage is needed to analyze its electrical behavior and to maximize the circuit efficiency.

In steady-state conditions, the PV module works in a quite narrow voltage window centered at  $V_{\text{mpp}}$ , which depends on the comparator hysteresis. Hence, to simplify the circuit model, it is convenient to linearize the electric behavior of the PV module around  $V_{\text{mpp}}$ , thus avoiding more complex and less intuitive formulas. We have

$$v_{\text{pv}}(t) = V_{\text{mpp}} - R_{\text{mpp}} (i_{\text{pv}}(t) - I_{\text{mpp}}) \quad (8)$$

$$i_{\text{pv}}(t) = I_{\text{mpp}} - \frac{v_{\text{pv}}(t) - V_{\text{mpp}}}{R_{\text{mpp}}} \quad (9)$$

$v_{\text{pv}}(t)$  and  $i_{\text{pv}}(t)$  are the instantaneous values of voltage and current of the PV module, respectively.  $R_{\text{mpp}}$  is defined as  $V_{\text{mpp}}/I_{\text{mpp}}$ .

To optimize the dc–dc input stage efficiency, we adopted the simplified model shown in Fig. 5(a), which is derived assuming that the power consumption of the analog MPPT circuit driving the MOSFET switch is negligible. In the circuit depicted in Fig. 5(a), the switch modeling the MOSFET, the diode and




Fig. 5. (a) Equivalent simplified circuit used for the buck analysis. (b) Equivalent circuit in OFF-state condition. (c) Equivalent circuit in ON-state condition.

passives are ideal. The parasitics of real circuit components are included by proper resistances, which are crucial elements to be accounted for to maximize the circuit efficiency. Under typical operating conditions, we verified that the power loss is mostly due to the power dissipated in the inductor ( $R_L$ ), whereas the MOSFET on-resistance ( $R_{\text{mos}}$ ) and the diode ( $R_{\text{diode}}$ ) parasitic resistances lead to relatively negligible power losses.

We simplified the circuit analysis separately considering the cases when the MOSFET switch is on and off, respectively.

1) *Switch Off*: The MOSFET switch remains off at the time that the input capacitor  $C_{\text{in}}$  is charged from the lower threshold voltage  $V_{\text{th,L}}$  to the upper one  $V_{\text{th,H}}$ . The simplified circuit schematic is shown in Fig. 5(b), and the circuit is modeled by the following differential equation:

$$R_{\text{mpp}} C_{\text{in}} \frac{dv_{\text{PV}}(t)}{dt} + v_{\text{PV}}(t) = R_{\text{mpp}} I_{\text{mpp}} + V_{\text{mpp}} \quad (10)$$

The time the switch is off is derived by solving (10) with the following boundary conditions  $v_{\text{PV}}(0) = V_{\text{th,L}}$  and  $v_{\text{PV}}(t_{\text{off}}) = V_{\text{th,H}}$ , i.e.,

$$t_{\text{off}} = R_{\text{mpp}} C_{\text{in}} \ln \left( \frac{V_{\text{mpp}} + R_{\text{mpp}} I_{\text{mpp}} - V_{\text{th,L}}}{V_{\text{mpp}} + R_{\text{mpp}} I_{\text{mpp}} - V_{\text{th,H}}} \right) \quad (11)$$

The current flowing on the inductor and the parasitic resistances  $R_L$  and  $R_{\text{diode}}$  is given by

$$i_{L, \text{off}}(t, V_{\text{SC}}) = k_1 \cdot e^{-\frac{R_L + R_{\text{diode}}}{L} t} - \frac{V_{\text{SC}} + V_D}{R_L + R_{\text{diode}}} + k_2 \quad (12)$$

$k_1$  and  $k_2$  are differential equation solution constants derived from boundary conditions. Once the OFF-state current is



calculated, the energy dissipated by inductor and diode parasitic resistances when the switch is off can easily be calculated as

$$E_{\text{Loss,off}}(V_{\text{SC}}) = \int_0^{t_{\text{off}}} i_{L,\text{off}}^2(t, V_{\text{SC}}) \cdot (R_L + R_{\text{diode}}) dt. \quad (13)$$

This way, the impact of inductor and diode losses over the overall harvester efficiency can be estimated.

2) *Switch On*: The MOSFET switch remains on the time that the input voltage drops from  $V_{\text{th\_H}}$  to the lower threshold voltage  $V_{\text{th\_L}}$ . When the switch is on, the energy stored in  $C_{\text{in}}$  and coming from the panel is transferred to the SC through the inductor. The electrical behavior of the harvester system can be analyzed using the following differential equation system, obtained by applying Kirchhoff's current and voltage laws to the simplified circuit shown in Fig. 5(c):

$$\begin{cases} v_{\text{PV}}(t) = L \frac{di_L(t)}{dt} + (R_{\text{mos}} + R_L) i_L(t) + V_{\text{SC}} \\ i_L(t) = \frac{1}{L} \int v_{\text{PV}}(t) - (R_{\text{mos}} + R_L) \\ \quad \times [i_{\text{PV}}(t) - C_{\text{in}} \frac{dv_{\text{PV}}(t)}{dt}] - V_{\text{SC}} dt \end{cases}. \quad (14)$$

The boundary conditions are  $v_{\text{PV}}(t_{\text{off}}) = V_{\text{th\_H}}$  and  $v_{\text{PV}}(t_{\text{on}}) = V_{\text{th\_L}}$ . Because of its complexity, this system does not lead to an analytical solution for the ON-state time, which is numerically evaluated. As in the OFF-state, the power losses are due to the inductor current flowing through circuit parasitic resistances, i.e.,  $R_L$  and  $R_{\text{mos}}$ . In (15) and (16), shown at the bottom of the next page,  $k_3$ ,  $k_4$ , and  $k_5$  are the differential equation solution constants derived from boundary conditions. Once the inductor current is determined, the energy dissipated across the MOSFET and inductor during the time the switch is on is easy to calculate, i.e.,

$$E_{\text{Loss,on}}(V_{\text{SC}}) = \int_{t_{\text{off}}}^{t_{\text{off}}+t_{\text{on}}} i_{L,\text{on}}^2(t, V_{\text{SC}}) \cdot (R_L + R_{\text{mos}}) dt. \quad (17)$$

As in the OFF-state, the inductor parasitic resistance plays the most important role in determining the total power dissipation of the circuit.

3) *Harvesting Efficiency*: In order to calculate the system efficiency, the total energy collected from the PV module  $E_{\text{PV}}$  should be calculated as

$$E_{\text{PV}} = \int_0^{t_{\text{off}}+t_{\text{on}}} v_{\text{PV}}(t) \cdot \left[ I_{\text{mpp}} - \frac{v_{\text{PV}}(t) - V_{\text{mpp}}}{R_{\text{mpp}}} \right] dt. \quad (18)$$

Then, the whole system efficiency is given by

$$\eta(V_{\text{SC}}) = 1 - \frac{E_{\text{Loss,Tot}}(V_{\text{SC}})}{E_{\text{PV}}} \quad (19)$$

where  $E_{\text{Loss,Tot}}$  is the sum of energies dissipated during the *switch-on* and *switch-off* times, respectively.

The efficiency is the figure of merit of this system, which allows analyzing the behavior of the solar harvester in a wide range of working conditions.  $E_{\text{PV}}$  is the input energy that can be collected from the environment during an input stage pseudo

TABLE II  
POWER LOSSES OF INPUT STAGE COMPONENTS,  
WITH DEPENDENCES AND EFFECTS

COMPONENT	DEPENDENCE ON	EFFECTS ON
Mosfet, diode	$i_{L,\text{MAX}}, \text{freq}$	switching losses
Comparator	$\text{freq}$	power consumption
Inductor	$i_{L,\text{MAX}}$	conduction losses
Input Capacitor	maximum input ripple	$\text{freq}$

dc-dc period. On the contrary,  $E_{\text{Loss,Tot}}$  is strongly affected by harvester design choices and circuit implementations, which should be optimized to maximize the efficiency.

## V. DESIGN GUIDELINES FOR CIRCUIT OPTIMIZATION

The aim of the harvester circuit is to collect and store into the SC the maximum amount of energy from the environment; hence, the obvious design goal is to increase the circuit efficiency. In particular, we focused on the input stage, whereas we use an off-the-shelf dc-dc converter as the output load.

In this section, we provide some guidelines to optimize the design of a harvester circuit targeted to very-low-power applications. We developed two high-efficiency prototypes demonstrating the effectiveness of the guidelines we proposed.

Optimizing the harvester circuit efficiency requires an iterative process. Harvester efficiency is mainly affected by power losses due to parasitic resistance and switching of the MOSFET and diode to inductor resistance and to comparator power consumption. Generally, these power losses depend on the maximum inductor current  $i_{L,\text{MAX}}$  and the operating frequency  $\text{freq}$  (see Table II). Unfortunately,  $i_{L,\text{MAX}}$  and  $\text{freq}$  also depend on the inductance value and comparator hysteresis, respectively. Thus, the optimum design requires an iterative procedure to select the component values that maximize the circuit efficiency. In the following, we discuss tradeoffs and considerations about component selection.

*MOSFET and Diode*: The choice of MOSFET and diode has to be performed both to assure reliability operations and to minimize power losses. Reliability constraints force the adoption of MOSFETs and diodes that can safely hold the maximum current, thus fixing their maximum current  $I_{\text{DS,MAX}}$ . Maximizing the efficiency requires that the MOSFET is selected to simultaneously minimize power losses due to both parasitic resistance, which decreases with  $I_{\text{DS,MAX}}$ , and switching actions, which depend on the frequency and MOSFET parasitic capacitance, typically increasing with  $I_{\text{DS,MAX}}$ . This is the typical trade-off involved in the MOSFET choice. Furthermore, selecting a device with low parasitic capacitance allows to reduce the MOSFET turn-on and turn-off delay, improving the circuit response to the highest frequency. Considering the relatively low frequency of the harvester circuit (up to some hundreds of kilohertz), the switching losses, which we have quantified in Section VI, have a smaller contribution compared to power losses due to parasitic resistance and inductor. Thus, a careful choice of MOSFET and diode should principally be driven in the direction of minimizing both parasitic components. This, in turn, confirms the hypothesis assumed in Section IV.

*Comparator*: The selection of the comparator implementing the analog MPPT algorithm can be performed considering the

following two options: 1) an ultralow-power (ULP) comparator, dissipating some microwatts and operating up to some tens of kilohertz, and 2) a high-speed (HS) comparator, whose power consumption and maximum frequency are around a few milliwatts and some hundreds of kilohertz, respectively. Despite the higher consumption of the HS comparator, its power dissipation is negligible compared to the total power supplied by the PV module at maximum irradiance conditions, which is  $\sim 500$  mW. This justifies the hypothesis assumed in the previous section, i.e., to neglect it when calculating the whole system efficiency. Thus, operating at high frequencies is beneficial for the system efficiency with maximum light irradiance, and an HS comparator can be adopted without significant penalties due to its higher power consumption. Moreover, working at higher efficiency at maximum light conditions allows to collect a greater amount of power considering the energy available during the day, considerably improving the whole system efficiency. On the contrary, the adoption of a ULP comparator becomes more and more convenient with decreasing light irradiance. In fact, the comparator power consumption much more reduces the whole efficiency as the energy collected by the PV module decreases. Therefore, adopting a ULP comparator is beneficial in poor light irradiance. In this regard, it is very important for a proper design to analyze the environment where the harvester will be deployed and to check that the penalty due to the higher power consumption of HS configuration is offset by the efficiency improvement due to higher operating frequencies. In our case, the increment of power consumption using the HS comparator is negligible, confirming the hypothesis assumed in Section IV.

**Inductor:** Reducing the inductor power loss is key to improving the efficiency. Interestingly, the inductance depends on the maximum current, which must safely be tolerated to prevent component rupture. In order to minimize the inductor power dissipation, small inductors have to be considered since their parasitic resistance is approximately proportional to their value. Unfortunately, reducing the inductance increases the maximum inductor current. Therefore, it is very important for a reliable operation to verify that the maximum current does not exceed the upper limits imposed by inductor specifications, particularly when considering small inductors, desirable also for the small area occupation required for wireless sensor node applications. To reduce the maximum current, the operation frequency should be increased by lowering  $C_{in}$ , demanding faster comparators. In particular, when the switching frequency exceeds some tens of kilohertz, the HS comparators have to be considered instead of the ULP ones.

**Input Capacitor:** As shown in Fig. 6, the lowest  $C_{in}$  leads to the highest harvester efficiency, whereas the inductor effects are




Fig. 6. Variation of efficiency for different values of inductor ( $L$ ) and input capacitor ( $C_{in}$ ) with SC fully charged.




Fig. 7. Variations of circuit switching frequency for different values of inductor ( $L$ ) and input capacitor ( $C_{in}$ ).

relatively small, particularly when low  $L$  values are considered. Reducing  $C_{in}$  increases the switching frequency, see Fig. 7.

Moreover, reducing  $C_{in}$  decreases the maximum inductor current, which has not to exceed the upper limit due to MOSFET, diode, and inductor specifications, as shown in Fig. 8. The switching frequency is approximately independent of  $L$ , whereas it noticeably depends on  $C_{in}$  as  $t_{off}$  proportionally decreases to  $C_{in}$ , see (11).

Thus, once selected, the desired configuration (e.g., ULP or HS)  $C_{in}$  should be kept as small as possible according to the determined range of operating frequency.

**Comparator Hysteresis:** Since  $t_{on}$  depends only on the comparator voltage hysteresis,  $V_{th\_H} - V_{th\_L}$  is crucial for the optimization of the input stage, and it results from a tradeoff between two opposite needs. A smaller voltage hysteresis is better sustainable using the HS configuration, and it is certainly

$$i_{L,on}(t, V_{SC}) = \frac{C_{in}}{2Lb_1} e^{-\frac{[L+(R_{mos}+R_L)b_1+b_2]}{2Lb_1}t} \left\{ k_3 [b_2 - L + (R_{mos} + R_L)b_1] - k_4 [b_2 + L - (R_{mos} + R_L)b_1] e^{\frac{b_2}{Lb_1}t} \right\} + k_5 \quad (15)$$

$$\begin{cases} b_1 = \tau_{in} = C_{in} \cdot R_{mpp} \\ b_2 = \sqrt{L^2 + (C_{in}R_{mpp}(R_L + R_{mos}))^2 - 2LC_{in}R_{mpp}(R_L + R_{mos} + 2R_{mpp})} \end{cases} \quad (16)$$




Fig. 8. Maximum current through  $L$ , MOS, and diode in solar harvester design with HS comparator. Variations using different values of inductor ( $L$ ) and input capacitor ( $C_{in}$ ).

beneficial for the efficiency, as the switching frequency is higher and the PV module is forced to operate more closely to the MPP voltage. Unfortunately, with smaller hysteresis, it is difficult for the PV module voltage to follow  $V_{mpp}$  when light irradiance conditions rapidly change. In this case, the width of the voltage hysteresis window should be proportional to the  $V_{mpp}$  variation range for proper system operation, see Fig. 4. On the contrary, a larger voltage hysteresis allows  $v_{PV}(t)$  to keep locked to the estimated  $V_{mpp}$  more easily, but the larger PV panel voltage variations and the lower frequency lead to a penalty in the whole system efficiency. The optimum choice of the hysteresis involves a tradeoff between these opposite needs, and a proper design must take into consideration the light irradiance conditions in the deploying environment.

## VI. EXPERIMENTAL RESULTS

To validate the proposed methodology, we designed and implemented two harvester circuits following the described guidelines. The first one uses a ULP comparator,  $C_{in} = 1.0 \mu F$  and  $L = 4.7 \mu H$ , reaching  $\sim 60$ -kHz switching frequency. The second one uses an HS comparator,  $C_{in} = 220$  nF and  $L = 1.0 \mu H$ , working at a frequency  $\sim 300$  kHz. Both implementations use the same PV module and the same PV pilot cell implemented with commercial polycrystalline silicon technology.

Several experiments have been performed under different light irradiance conditions. The harvester circuit efficiency obtained from measurements has been compared to simulation results derived from the simplified model described in Section IV. Fig. 9 shows the results obtained with a light irradiance  $\sim 700$  W/m<sup>2</sup> that forces the PV module to provide  $\sim 400$  mW. Both harvester circuit prototypes show excellent efficiency performances, particularly if compared to the implementation presented in [12], achieving  $\sim 70\%$  efficiency with a ULP comparator when the SC is completely charged, e.g.,  $V_{SC} = 2.5$  V. Prototypes employing ULP and HS comparators show  $\sim 80\%$  and  $\sim 85\%$  efficiencies, remarkably outperforming previous results and demonstrating the effectiveness of this design methodology. Moreover, the SC charging time reduces by  $\sim 19\%$  and  $\sim 11\%$  compared to previous results [12] with HS and ULP comparator implementation, respectively.




Fig. 9. Efficiency comparison between solar harvester with HS comparator (measured versus modeled) and solar harvester with ULP comparator (measured versus modeled).

Furthermore, Fig. 9 demonstrates that the power losses due to the MOSFET switching at high frequency is negligible provided that MOS and diodes are carefully selected, as outlined in Section V. In fact, a convenient choice of the MOS allows keeping the efficiency reduction due to MOS and diode switching losses below 5% and 2% with HS and ULP comparator implementations, respectively.

## VII. CONCLUSION

In this paper, we have presented an optimization methodology allowing maximizing the efficiency of solar harvester for self-powered WSN devices. This methodology relies on compact models of both the PV module and the harvesting circuit, which implements an analog MPPT technique already proposed in the literature. The model of the PV module is discussed in detail, and a simplified parameter extraction procedure is proposed.

Useful guidelines are presented to optimize the harvester circuit design, which allow to significantly improve the whole harvester efficiency, which is crucial in WSN applications. Noticeably, the harvester implemented using commercial components features a high efficiency (85%), which to our knowledge is the highest ever reported in the literature.

It is worth noting that this methodology is not limited to self-powered WSN nodes; it can easily be applied to embedded systems to extend the battery lifetime, and it can also be used to optimize the design of harvesting ICs. The final goal of this paper will be the implementation of an IC harvester able to efficiently work on a wide range of light conditions. For this reason, design information about the needed passive components is a key aspect, because a tradeoff between harvester performances and physical implementation will be needed to keep the silicon costs below a bearable threshold.

## ACKNOWLEDGMENT

The authors would like to thank Prof. P. Pavan (University of Modena and Reggio Emilia) for his active and useful participation in the research project.

## REFERENCES

- [1] G. Yu, Y. Jung, J. Choi, I. Choy, J. Song, and G. Kim, "A novel two-mode MPPT control algorithm based on comparative study of existing algorithms," in *Proc. IEEE 29th Photovol. Spec. Conf.*, May 2002, no. 19-24, pp. 1531-1534.
- [2] K. Phani Kiranmai and M. Veerachary, "Maximum power point tracking: A PSPICE circuit simulator approach," in *Proc. Int. Conf. PEDS*, Nov. 2005, vol. 2, pp. 1072-1077.
- [3] X. Jiang, J. Polastre, and D. E. Culler, "Perpetual environmentally powered sensor networks," in *Proc. 4th Int. Symp. IPSN*, Apr. 25-27, 2005, pp. 463-468.
- [4] V. Raghunathan, A. Kansal, J. Hsu, J. Friedman, and M. B. Srivastava, "Design considerations for solar energy harvesting wireless embedded systems," in *Proc. 4th Int. Symp. IPSN*, Apr. 25-27, 2005, pp. 457-462.
- [5] F. Simjee and P. H. Chou, "Everlast: Long-life, supercapacitor-operated wireless sensor node," in *Proc. ISLPED*, 2006, pp. 197-202.
- [6] W. Xiao, N. Ozog, and W. G. Dunford, "Topology study of photovoltaic interface for maximum power point tracking," *IEEE Trans. Ind. Electron.*, vol. 54, no. 3, pp. 1696-1704, Jun. 2007.
- [7] W. Xiao, W. G. Dunford, P. R. Palmer, and A. Capel, "Regulation of photovoltaic voltage," *IEEE Trans. Ind. Electron.*, vol. 54, no. 3, pp. 1365-1374, Jun. 2007.
- [8] W. Xiao, M. G. J. Lind, W. G. Dunford, and A. Capel, "Real-time identification of optimal operating points in photovoltaic power systems," *IEEE Trans. Ind. Electron.*, vol. 53, no. 4, pp. 1017-1026, Aug. 2006.
- [9] W. De Soto, S. A. Klein, and W. A. Beckman, "Improvement and validation of a model for photovoltaic array performance," *Sol. Energy*, vol. 80, no. 1, pp. 78-88, Jan. 2006.
- [10] J. Gow and C. D. Manning, "Development of a photovoltaic array model for use in power-electronics simulation studies," *Proc. Inst. Electr. Eng.—Electr. Power Appl.*, vol. 146, no. 2, pp. 193-200, Mar. 1999.
- [11] S. Foss, B. Olaisen, E. Marstein, and A. Holt, "A new 2.5d distributed spice model of solar cells," in *Proc. Eur. Photovolt. Sol. Energy Conf. Exhib.*, Dresden, Germany, 2006, vol. 21.
- [12] D. Dondi, D. Brunelli, L. Benini, P. Pavan, A. Bertacchini, and L. Larcher, "Photovoltaic cell modeling for solar energy powered sensor networks," in *Proc. 2nd IEEE IWASI*, Jun. 26-27, 2007, pp. 105-110.
- [13] Y.-C. Kuo, T.-J. Liang, and J.-F. Chen, "Novel maximum-power-point-tracking controller for photovoltaic energy conversion system," *IEEE Trans. Ind. Electron.*, vol. 48, no. 3, pp. 594-601, Jun. 2001.
- [14] D.-Y. Lee, H.-J. Noh, D.-S. Hyun, and I. Choy, "An improved MPPT converter using current compensation method for small scaled PV applications," in *Proc. 18th Annu. IEEE APEC*, Feb. 9-13, 2003, vol. 1, pp. 540-545.
- [15] C. Hua and C. Shen, "Study of maximum power tracking techniques and control of DC/DC converters for photovoltaic power system," in *Proc. 29th Annu. IEEE PESC*, May 17-22, 1998, vol. 1, pp. 86-93.
- [16] B. C. Norman, "Power options for wireless sensor networks," *IEEE Aerosp. Electron. Syst. Mag.*, vol. 22, no. 4, pp. 14-17, Apr. 2007.
- [17] D. A. Bennett, R. H. Selfridge, J. N. Harb, and D. T. Comer, "A control circuit for a microsensor hybrid power supply," *IEEE Trans. Ind. Electron.*, vol. 51, no. 1, pp. 74-80, Feb. 2004.
- [18] K. K. Tse, B. M. T. Ho, H. S. H. Chung, and S. Y. R. Hui, "A comparative study of maximum-power-point trackers for photovoltaic panels using switching-frequency modulation scheme," *IEEE Trans. Ind. Electron.*, vol. 51, no. 2, pp. 410-418, Apr. 2004.
- [19] N. Femia, G. Petrone, G. Spagnuolo, and M. Vitelli, "Optimization of perturb and observe maximum power point tracking method," *IEEE Trans. Power Electron.*, vol. 20, no. 4, pp. 963-973, Jul. 2005.
- [20] C. Park and P. Chou, "Ambimax: Autonomous energy harvesting platform for multi-supply wireless sensor nodes," in *Proc. SECON*, 2006, vol. 1, pp. 168-177.



**Denis Dondi** (S'06) was born in Italy in 1980. He received the masters degree from the University of Modena and Reggio Emilia, Reggio Emilia, Italy, in 2005, with a thesis entitled "Analysis and Design of a CMOS Doherty Power Amplifier for wireless communications at 1.8 GHz." He is currently working toward the Ph.D. degree in the International Doctorate School in Information and Communication Technologies, University of Modena and Reggio Emilia, researching wireless sensor networks for industrial applications and focusing on energy-harvesting systems enabling wireless devices.



**Alessandro Bertacchini** (M'07) was born in Italy in 1974. He received the masters degree in computer science and the Ph.D. degree from the University of Modena and Reggio Emilia, Reggio Emilia, Italy, in 2001 and 2005, respectively.

He is currently an Assistant Professor of electronics with the Department Engineering Sciences and Methodologies (DISMI), University of Modena and Reggio Emilia. He has authored or coauthored several technical papers. His research activities include the development of safety-critical and x-by-wire systems, automotive controls, and embedded systems for industrial applications, including energy harvesting and scavenging for wireless sensor networks.



**Davide Brunelli** was born in Italy on March 26, 1977. He received the masters degree (*summa cum laude*) and the Ph.D. degree from the University of Bologna, Bologna, Italy, in 2002 and 2007, respectively, both in electrical engineering.

In 2005, 2006, and 2007, he was an Academic Guest and Visiting Researcher with the Swiss Federal Institute of Technology (ETH), Zurich, Switzerland. He is currently the holder of a post-doctoral position with the University of Bologna. His research interests concern the development of new techniques of energy scavenging for wireless sensor networks (WSNs) and embedded systems, optimization of low-power and low-cost WSNs, interaction and design issues in embedded personal and wearable devices, and pervasive and ubiquitous computing.



**Luca Larcher** (S'98-M'01) received the degree in electronic engineering from the University of Padova, Padova, Italy, in 1998, and the Ph.D. degree in information engineering from the University of Modena and Reggio Emilia, Reggio Emilia, Italy, in 2001.

Since 2001, he has been with the University of Modena and Reggio Emilia, where he was previously an Assistant Professor and is currently an Associate Professor of electronics. His research interests concern reliability and modeling of MOS transistors and power Flash memories, and the design of CMOS RF integrated circuits and power amplifiers.



**Luca Benini** (S'94-M'97-SM'04-F'07) received the Ph.D. degree in electrical engineering from Stanford University, Stanford, CA, in 1997.

He is a Full Professor with the Department of Electronics, Computer Sciences and Systems (DEIS), University of Bologna, Bologna, Italy. He also is the holder of a visiting faculty position with the Ecole Polytechnique Federale de Lausanne, Lausanne, Switzerland. He has published more than 350 papers in peer-reviewed international journals and conference proceedings, four books, and several book chapters. His research interests are in the design of system-on-chip platforms for embedded applications. He is also active in the area of energy-efficient smart sensors and WSNs.

Dr. Benini is an Associate Editor of the IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS and the ACM Journal on Emerging Technologies in Computing Systems.