



Hardware Software platforms : Project presentation **I2C receiver temperature sensor**





Denis Pierre Liégeois Loïc Rasic Cyril

- Project presentation
- Reminders (FPGA, I2C drivers)
- Hardware
- Software
- Tests and results

- Project presentation
- Reminders (FPGA, I2C drivers)
- Hardware
- Software
- Tests and results

Project presentation

Steps:

- Create an I2C driver on a FPGA to receive data from a T sensor = goal of the project
- Create a test bench to check if what we built is working well
- Check the results

- Project presentation
- Reminders (FPGA, I2C drivers)
- Hardware
- Software
- Tests and results

FPGA


- Field-Programmable Gate Arrays
 - Reconfigurable integrated circuit
 - Enables the creation of customized digital circuits for specific applications.

- How to use it with Quartus?
 - VHDL code (behaviour of the circuit)
 - Synthesis & implementation (translate the code in a hardware representation suitable for the FPGA => specific config file .sof)
 - FPGA programming (load the file in the FPGA)



12C

- Inter-Integrated Circuit
 - Serial communication protocol (allows communication between electronic devices)
 - Consists of 2 lines :
 - SCL (serial clock): Only the master uses this line to generate the clock which is followed by the slave to send the synchronized data at the speed of the clock
 - SDA (serial data): Bidirectionnal line carrying the data bit per bit




12C


Frame :

- Start condition (high->low while clk is high)
- Adress of the device (slave in 7 or 10 bits)
- Control bit (1 to read, 0 to write)
- Acknowledgment (ack=0, nack=1)
- Data (slave or master sends the data)
- Stop condition (low->high while clk is high)

I2C

• Frame:





- Project presentation
- Reminders (FPGA, I2C drivers)
- Hardware
- Software
- Tests and results

Hardware

- Built on Quartus
 - Definition of the architecture
 - Description of the behaviour
 - Synthesis of the code
 - Configuration of the FPGA using the .sof file

Definition of the entity

```
library ieee;
      use ieee.std logic 1164.all;
      entity driver is
 5
         port
 6
              -- Input ports
             CLK : in std logic;
              RST : in std logic;
 9
              SDAin : in std logic;
11
              -- Output ports
12
              SCL : out std logic;
13
              SDAout : out std_logic;
14
              REGIN : out std_logic_vector(7 downto 0);
15
                         : out std logic vector(7 downto 0)
16
17
         );
      end driver;
18
```

- All the in/out ports
- No SCLin as the slave can't send on this line

Definition of the architecture

```
architecture rtl of driver is
21
22
              signal slaveAddress_write: std_logic_vector(7 downto 0):= "10010000";
              signal slaveAddress read: std logic vector(7 downto 0):= "10010001";
23
              signal registerSettings : std logic vector(7 downto 0):= "00000011";
24
25
26
              signal update clk : std logic := '0';
              signal SCL Clk : std logic := '0';
27
              signal SCLout : std logic := '1';
28
              signal clk cnt : integer range 0 to 64 := 0;
29
              signal clk cnt2 : integer range 0 to 32 := 0;
30
31
              signal bitcount : integer range 0 to 20 := 0;
32
33
34
              signal data1 : std_logic_vector(7 downto 0) := "000000000";
              signal data2 : std logic vector(7 downto 0) := "000000000";
35
36
              signal DataIndicator : std_logic_vector(4 downto 0) := "00000";
37
              signal state : std logic vector(7 downto 0) := x"00";
38
              signal sda01 : std logic := '1';
39
40
              signal slaveACK : std logic := '0';
              signal errors : std logic vector(3 downto 0) := "0000";
41
43
      begin
44
      SDAout <= '1' when sda01 = '1' else '0'; -- converts sda01 from 0 or 1 to 0 or Z
45
46
      SCL <= SCLout;</pre>
      REGIN <= data1;</pre>
47
48
      REGINOUT <= data2;</pre>
```

- Description of the logic of the driver
- Definition of the signals
- Assignments
- NB: RTL
 stands for
 register
 transfer level

Creation of the clock

```
50
      process(CLK)
51
      begin
52
               If rising edge(CLK) then
53
                   if clk cnt < 64 then
54
                       clk cnt <= clk cnt +1;
55
                   else
56
                       clk cnt \leftarrow 0;
57
                   end if;
58
59
                   if clk_cnt < 32 or clk_cnt = 32 then</pre>
                       SCL Clk <= '0';
60
                   elsif clk cnt > 32 then
61
                       SCL Clk <= '1';
62
63
                   end if;
64
65
66
                   if clk cnt2 < 32 then
67
                       clk_cnt2 <= clk_cnt2 +1;
68
                   else
69
                       clk cnt2 <= 0;
70
                   end if;
71
72
                   if clk cnt2 < 16 or clk cnt2 = 16 then
73
                       update clk <= '0';
74
                   elsif clk cnt2 > 16 then
75
                       update clk <= '1';
76
                   end if;
77
78
79
80
81
               end if:
      end process;
```

- Creation of a clock used for the communications on the driver
- $f_{clk} = 400 \text{kHz} = f_{process}/2 = f_{processor}/2*64$
- f_{processor}=50MHz

Processes description

- Two communications on the bus
 - 1. The master says to the slave which register configuration he will have to send (cf. sensor datasheet)
 - 2. The master says to the slave to send the data

When no communication on the bus, state=idle

```
PROCESS(SCL Clk, RST, update clk)
88
89
         if(rising edge(SCL Clk)) then
             CASE state IS
      -----IDLE CONDITION
91
92
             when x"00" => -- idle
93
                SCLout <= '1'; -- SCL = 1
94
                 sda01 <= '1'; -- SDA = 1
                state <= x"01";
96
97
      -----START CONDITION
98
             when x"01" => -- start condition
99
                 SCLout <= '1'; -- SCL stays 1 while
100
                 sda01 <= '0': -- SDA transitions low
101
                bitcount <= 7;
102
                state <= x"02";
      -----WRITE ADDRESS
103
104
             when x"02" \Rightarrow -- sda transition state
105
                 SCLout <= '0'; -- when scl low
106
                 --sda01 <= slaveAddress write(bitcount);
107
                 state <= x"03";
108
109
             when x"03" => -- write address state prt2
                 SCLout <= '1';
111
                    if bitcount - 1 >= 0 then
112
                       bitcount <= bitcount -1;
113
                       state <= x"02":
114
                    else
115
                        bitcount <= 7:
                       state <= x"04";
116
117
118
      -----SLAVE ACK
             when x"04" => -- slave ack bit prt1
119
                 SCLout <= '0': -- SCL = 1
                 sda01 <= '1'; -- SDA = 1
121
122
                 state <= x"05";
123
124
             when x"05" => -- slave ack bit prt2
                 SCLout <= '1'; -- SCL = 1
126
                 slaveACK <= SDAin; -- 0 = ack, 1 = error
127
                    if SDAin = '1' then
128
                       state <= x"EE";
129
                       errors <= "1000";
131
                       state <= x"06";
132
                    end if;
```

```
------WRITE TO REGISTER
              when x"06" \Rightarrow -- sda transition state
134
135
                  SCLout <= '0'; -- when scl low
                  --sda01 <= registerSettings(bitcount);</pre>
137
                  state <= x"07";
138
139
              when x"07" => -- write register state prt2
140
                  SCLout <= '1';
141
                     if bitcount - 1 >= 0 then
                         bitcount <= bitcount -1;
143
                         state \langle = x''06'';
144
145
                         bitcount <= 7;
146
                         state <= x"08";
148
       -----SLAVE ACK
              when x"08" => -- slave ack bit prt1
149
150
                  SCLout <= '0'; -- SCL = 1
151
                  sda01 <= '1'; -- SDA = 1
152
                  state <= x"09";
153
              when x"09" => -- slave ack bit prt2
154
                  SCLout <= '1'; -- SCL = 1
155
                  slaveAck <= SDAin; -- 0 = ack, 1 = error
157
                     if SDAin = '1' then
158
                         state <= x"EE":
159
                         errors <= "0100";
160
161
                         state <= x"10";
162
                     end if;
163
       -----STOP CONDITION
164
              when x"10" => -- stop
165
                  SCLout <= '0'; -- SCL = 1
166
167
                  sda01 <= '0'; -- SDA = 1
                  state <= x"11";
169
              when x"11" => --
170
                  SCLout <= '1'; -- SCL 1 while
171
172
                  sda01 <= '0'; -- SDA stays low
173
                 state <= x"12";
174
              when x"12" => -- stop
175
176
                  SCLout <= '1'; -- SCL stays 1
177
                  sda01 <= '1'; -- SDA transitions to 1
                  state <= x"13";
```

```
-----START CONDITION 222 ------read 8 MSB from converte 270
              when x"13" \Rightarrow -- idle
                  SCLout <= '1'; -- SCL = 1
                                                                                  sda01 <= '1';
                  sda01 <= '1'; -- SDA = 1
                                                                  226
                                                                                  state <= x"22";
                  state <= x"14":
                                                                  227
              when x"14" => -- start condition
                                                                  229
                                                                                  SCLout <= '1';
                                                                  230
                                                                                  sda01 <= '1';
                  SCLout <= '1': -- SCL stays 1 while
                  sda01 <= '0'; -- SDA transitions low
                  bitcount <= 7;
                                                                  233
                  state <= x"15":
                 ------WRITE ADDRESS
                                                                                     else
              when x"15" \Rightarrow -- sda transition state
                                                                  236
                  SCLout <= '0'; -- when scl low
                  --sda01 <= slaveAddress_read(bitcount);
                                                                  239
                                                                                     end if:
                  state <= x"16";
              when x"16" => -- write address state prt2
                                                                  242
                  SCLout <= '1';
                                                                  244
                                                                                  state <= x"24";
                     if bitcount - 1 >= 0 then
                                                                  245
                         bitcount <= bitcount -1;
                         state <= x"15";
                                                                  247
                     else
                                                                  248
                         bitcount <= 7;
                                                                  249
                                                                                  bitcount <= 7;
                                                                  250
                                                                                  state <= x"25";
                         state <= x"17":
                                                                  251
                     end if:
       ------SLAVE ACK
              when x"17" => -- slave ack bit prt1
                                                                                  sda01 <= '1';
                  SCLout <= '0'; -- SCL = 1
                                                                  255
                                                                                  state <= x"26";
                  sda01 <= '1'; -- SDA = 1
                                                                  256
                  state <= x"18";
                                                                  257
                                                                  258
                                                                                  sda01 <= '1';
              when x"18" => -- slave ack bit prt2
                                                                  260
                  SCLout <= '1'; -- SCL = 1
                                                                  261
                  slaveAck <= SDAin; -- 0 = ack, 1 = error
                  bitcount <= 7:
                                                                  263
                                                                  264
                     if SDAin = '1' then
                         state <= x"EE";
                                                                  266
                         errors <= "0010";
                                                                  267
                                                                                     end if;
                         state <= x"21";
220
                     end if:
```

```
when x"27" \Rightarrow -- ack bit prt1
       when x"21" => -- sda transition state
                                                                                         SCLout <= '0'; -- SCL = 1
           SCLout <= '0': -- when scl low
                                                                      273
                                                                                         --sda01 <= '0': -- SDA = 1
                                                                      274
                                                                                         state <= x"28";
                                                                      275
                                                                                      when x"28" => -- ack bit prt2
       when x"22" => -- write register state prt2
                                                                                         SCLout <= '1'; -- SCL = 1
                                                                                         sda01 <= '0'; -- SDA = 0
                                                                                         bitcount <= 7;
               if bitcount - 1 >= 0 then
                                                                      280
                                                                                         state <= x"29";
                   --data1(bitcount) <= SDAin;
                                                                      281
                   bitcount <= bitcount -1;
                                                                      282
                   state <= x"21";
                                                                      284
                   --data1(bitcount) <= SDAin;
                                                                                     when x"29" => -- stop
                  bitcount <= 7;
                                                                                         SCLout <= '0'; -- SCL = 1
                                                                      286
                   state <= x"23";
                                                                                         sda01 <= '0'; -- SDA = 1
                                                                      288
                                                                                         state <= x"30";
                                                                      289
       when x"23" => -- ack bit prt1
                                                                      290
                                                                                     when x"30" => --
           SCLout <= '0'; -- SCL = 1
                                                                      291
                                                                                         SCLout <= '1'; -- SCL 1 while
           --sda01 <= '0'; -- SDA = 1
                                                                                         sda01 <= '0'; -- SDA stays low
                                                                      293
                                                                                         state <= x"31";
       when x"24" => -- ack bit prt2
                                                                      295
                                                                                     when x"31" => -- stop
           SCLout <= '1': -- SCL = 1
                                                                                         SCLout <= '1'; -- SCL stays 1
           sda01 <= '0'; -- SDA = 0
                                                                      297
                                                                                         sda01 <= '1'; -- SDA transitions to 1
                                                                      298
                                                                                         state <= x"00";
                                                                      299
-----read 8 LSB from converte 300
       when x"25" => -- sda transition state
                                                                                      when others =>
           SCLout <= '0': -- when scl low
                                                                      303
                                                                                         SCLout <= '1':
                                                                      304
                                                                                         sda01 <= '1';
                                                                                         state <= x"00";
                                                                                     END CASE;
       when x"26" => -- loops back to stop condition to take
                                                                                  end if;
           SCLout <= '1': -- another 12 bits of data
                                                                              end process:
               if bitcount - 1 >= 0 then
                   --data2(bitcount) <= SDAin;
                   bitcount <= bitcount -1;
                   state <= x"25";
                   --data2(bitcount) <= SDAin;
                  bitcount <= 7;
                   state <= x"27";
```

180

181

182

183

184

185

187

189

190

191

192

193

194

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

```
PROCESS(RST, update_clk)
                                                                    373
313
          if(rising edge(update clk)) then
314
             CASE state TS
315
       -----IDLE CONDITION
              when x"00" => -- idle
316
                 --SCLout <= '1'; -- SCL = 1
                                                                    378
                 --sda01 <= '1'; -- SDA = 1
318
                 --state <= x"01";
                                                                    380
       -----START CONDITION
                                                                    381
             when x"01" \Rightarrow -- start condition
                                                                    382
                 --SCLout <= '1'; -- SCL stays 1 while
323
                                                                    383
324
                 --sda01 <= '0'; -- SDA transitions low
325
                 --bitcount <= 7;
                                                                    385
                 --state <= x"02";
                                                                    386
       ------WRITE ADDRESS
                                                                    387
328
              when x"02" \Rightarrow -- sda transition state
                                                                    388
329
                 --SCLout <= '0'; -- when scl low
                                                                    389
330
                 sda01 <= slaveAddress write(bitcount);</pre>
                                                                    390
                 --state <= x"03";
                                                                    391
                                                                    392
             when x"03" => -- write address state prt2
333
                                                                    393
334
                 --SCLout <= '1';
335
                     if bitcount - 1 >= 0 then
                                                                    395
336
                        --bitcount <= bitcount -1;
                                                                    396
                        --state <= x"02";
                                                                    397
338
                     else
                                                                    398
                        bitcount <= 7;
                                                                    399
340
                        --state <= x"04";
                                                                    400
341
                     end if;
                                                                    401
342
       -----SLAVE ACK
             when x"04" => -- slave ack bit prt1
343
                                                                    403
                 --SCLout <= '0'; -- SCL = 1
                                                                    404
                 sda01 <= '1'; -- SDA = 1
345
                                                                    405
346
                 --state <= x"05";
                                                                    406
347
                                                                    407
              when x"05" => -- slave ack bit prt2
348
                                                                    408
                 --SCLout <= '1'; -- SCL = 1
                                                                    409
350
                 --slaveACK <= SDAin; -- 0 = ack, 1 = error
351
                     if SDAin = '1' then
352
                        --state <= x"EE";
                        --errors <= "1000":
353
                                                                    413
355
                        --state <= x"06";
356
                     end if:
357
        ------WRITE TO REGISTER
              when x"06" => -- sda transition state
358
                 --SCLout <= '0'; -- when scl low
360
                 sda01 <= registerSettings(bitcount);</pre>
361
                 --state <= x"07":
362
             when x"07" => -- write register state prt2
363
                 --SCLout <= '1';
365
                     if bitcount - 1 >= 0 then
366
                        --bitcount <= bitcount -1;
367
                        --state <= x"06";
368
                        bitcount <= 7;
370
                        --state <= x"08";
                     end if:
```


```
-----SLAVE ACK
      when x"08" => -- slave ack bit prt1
         --SCLout <= '0'; -- SCL = 1
         --sda01 <= '1'; -- SDA = 1
         --state <= x"09";
      when x"09" => -- slave ack bit prt2
          --SCLout <= '1': -- SCL = 1
          --slaveAck <= SDAin; -- 0 = ack, 1 = error
             if SDAin = '1' then
                --state <= x"EE";
                --errors <= "0100";
                --state <= x"10";
             end if;
-----STOP CONDITION
      when x"10" => -- stop
          --SCLout <= '0'; -- SCL = 1
          --sda01 <= '0'; -- SDA = 1
          --state <= x"11";
      when x"11" => --
          --SCLout <= '1'; -- SCL 1 while
          --sda01 <= '0'; -- SDA stays low
          --state <= x"12":
      when x"12" => -- stop
          --SCLout <= '1'; -- SCL stays 1
          --sda01 <= '1'; -- SDA transitions to 1
          --state <= x"13";
-----START CONDITION
      when x"13" => -- idle
          --SCLout <= '1'; -- SCL = 1
         --sda01 <= '1'; -- SDA = 1
         --state <= x"14";
      when x"14" => -- start condition
          --SCLout <= '1'; -- SCL stays 1 while
          --sda01 <= '0'; -- SDA transitions low
          --bitcount <= 7;
         --state <= x"15";
```

```
------WRITE ADDRESS
              when x"15" => -- sda transition state
                 --SCLout <= '0'; -- when scl low
                  sda01 <= slaveAddress_read(bitcount);</pre>
418
                  --state <= x"16";
419
              when x"16" => -- write address state prt2
420
421
                  --SCLout <= '1';
                     if bitcount - 1 >= 0 then
                         --bitcount <= bitcount -1;
                         --state <= x"15";
                        --bitcount <= 7;
427
                         --state <= x"17";
428
                     end if:
429
       -----SLAVE ACK
              when x"17" \Rightarrow -- slave ack bit prt1
430
                 --SCLout <= '0'; -- SCL = 1
--sda01 <= '1'; -- SDA = 1
431
432
433
                 --state <= x"18";
434
435
              when x"18" => -- slave ack bit prt2
436
                  --SCLout <= '1'; -- SCL = 1
437
                  --slaveAck <= SDAin; -- 0 = ack, 1 = error
438
                  --bitcount <= 7;
                     if SDAin = '1' then
                         --state <= x"EE":
                         --errors <= "0010";
                     else
                         --state <= x"21";
                     end if;
445
       -----read 8 MSB from converter
              when x"21" => -- sda transition state
447
                 --SCLout <= '0'; -- when scl low
449
                 --sda01 <= '1'
450
                 --state <= x"22";
451
              when x"22" => -- write register state prt2
453
                 --SCLout <= '1';
                  --sda01 <= '1';
455
                     if bitcount - 1 >= 0 then
                         data1(bitcount) <= SDAin;
                         --bitcount <= bitcount -1;
                         --state <= x"21";
459
460
                         data1(bitcount) <= SDAin;</pre>
                         --bitcount <= 7:
                         --state <= x"23":
                     end if:
```


```
464
       -----MASTER ACK
465
              when x"23" \Rightarrow -- ack bit prt1
                --SCLout <= '0'; -- SCL = 1
466
467
                 sda01 <= '0': -- SDA = 1
468
                --state <= x"24":
470
              when x"24" => -- ack bit prt2
                 --SCLout <= '1'; -- SCL = 1
471
472
                 --sda01 <= '0'; -- SDA = 0
                 --bitcount <= 7:
474
                 --state <= x"25";
475
       ----read 8 LSB from converter
              when x"25" \Rightarrow -- sda transition state
476
                --SCLout <= '0'; -- when scl low
477
478
                 --sda01 <= '1';
479
                 --state <= x"26";
480
481
              when x"26" \Rightarrow -- loops back to stop condition to take
482
                 --SCLout <= '1'; -- another 12 bits of data
483
                 --sda01 <= '1';
484
                    if bitcount - 1 >= 0 then
485
                        data2(bitcount) <= SDAin;</pre>
486
                        --bitcount <= bitcount -1:
487
                         --state <= x"25":
488
                     else
489
                        data2(bitcount) <= SDAin;</pre>
490
                        --bitcount <= 7;
491
                        --state <= x"27";
492
                     end if;
493
494
      -----MASTER ACK
              when x"27" \Rightarrow -- ack bit prt1
495
496
                 --SCLout <= '0'; -- SCL = 1
497
                 sda01 <= '0'; -- SDA = 1
498
                 --state <= x"28";
499
500
              when x"28" => -- ack bit prt2
501
                 --SCLout <= '1'; -- SCL = 1
                 --sda01 <= '0'; -- SDA = 0
502
503
                 --bitcount <= 7;
504
                 --state <= x"29":
```

```
508
               when x"29" => -- stop
509
                   --SCLout <= '0'; -- SCL = 1
                   --sda01 <= '0'; -- SDA = 1
511
                   --state <= x"30";
513
               when x"30" => --
                   --SCLout <= '1'; -- SCL 1 while
                   --sda01 <= '0'; -- SDA stays low
516
                   --state <= x"31";
518
               when x"31" \Rightarrow -- stop
                   --SCLout <= '1'; -- SCL stays 1
520
                   --sda01 <= '1'; -- SDA transitions to 1
                   --state <= x"00";
               when others =>
                   --SCLout <= '1';
527
528
                   --sda01 <= '1';
                  --state <= x"00";
               END CASE;
530
531
           end if;
532
       end process;
534
536
537
       end rtl;
```

Synthesis



Synthesis



- Project presentation
- Reminders (FPGA, I2C drivers)
- Hardware
- Software
- Tests and results

Software

- Fetch the bits in the registers (IP adress in putty)
- Convert the unsigned int bits
 - The bits are coded in 2's complement (-127 to 127) but stored in a variable of type int unsigned (0 to 255). Due to that, we have to convert the integer and the decimal part in a int type

Software

```
D: > hardwaresoftware > C DRIVER read.c
      #include "DRIVER read.h"
      #include "pio reg in.h"
      #include "pio reg inout.h"
      #define RESOLUTION 0.0625
      float DRIVER_readTemp() {
         unsigned int firstByte = PIO REG IN read();
         unsigned int secondByte = PIO_REG_INOUT_read();
         int intPart;
         int decPart;
         if (firstByte <= 127)
          intPart = (int)firstByte;
         intPart = -(int)~firstByte - 1;
         if (secondByte <= 127)
          decPart = (int)secondByte;
         decPart = -(int)~secondByte - 1;
          float temp = intPart;
          temp += decPart*RESOLUTION;
          return temp;
```

- Project presentation
- Reminders (FPGA, I2C drivers)
- Hardware
- Software
- Tests and results

testbench

- Creation of a testbench to check if working properly
 - Simulation of a communication on the bus
 - Check if the driver is reacting as it should

Testbench

53	DUT: driver	104
54	port map (105
55	RST => sRST,	106
56	CLK => sCLK,	107
57	SDAin => sSDA,	108
58		109
59	SDAout => dSDA,	110
60	SCL => sSCL,	111
61	REGIN => dREGIN,	112
62	REGINOUT => dREGINOUT	113
63);	114
64		115
65	P_sCLK: process	116
66	begin 50MHz clock	117
67	sCLK <= not sCLK;	118
68	wait for PERIOD/2;	119
69	end process;	120
70		121
71	PP: process	122
72	begin 50MHz clock	123
73	sSDA <= '1';	124
74		125
75	start	126
76	wait until dSDA = '0';	127
77		128
78	address	129
79	wait until sSCL = '0';	130
80	wait until sSCL = '1';	131
81 82	aa(7) <= dSDA;	132
83	<pre>wait until sSCL = '1'; aa(6) <= dSDA;</pre>	133 134
84	wait until sSCL = '1';	135
85	aa(5) <= dSDA;	136
86	wait until sSCL = '1';	137
87	aa(4) <= dSDA;	138
88	wait until sSCL = '1';	139
89	aa(3) <= dSDA;	140
90	wait until sSCL = '1';	141
91	aa(2) <= dSDA;	142
92	wait until sSCL = '1';	143
93	aa(1) <= dSDA;	144
94	wait until sSCL = '1';	145
95	aa(0) <= dSDA;	146
96		147
97	ack	148
98	wait until sSCL = '0';	149
99	sSDA <= '0';	150
100	wait until sSCL = '0';	151
101		152
102	sSDA <= '1';	153

```
--register
wait until sSCL = '1';
                          156
aa(7) <= dSDA;
                           157
wait until sSCL = '1';
                          158
aa(6) <= dSDA;
                           159
wait until sSCL = '1';
                          160
aa(5) \leftarrow dSDA;
                           161
wait until sSCL = '1';
                          162
aa(4) <= dSDA;
                           163
wait until sSCL = '1';
                          164
aa(3) \leftarrow dSDA;
                           165
wait until sSCL = '1';
                          166
aa(2) <= dSDA;
                           167
wait until sSCL = '1';
                          168
aa(1) \leftarrow dSDA;
                           169
wait until sSCL = '1';
                          170
aa(0) <= dSDA;
                           171
                           172
--ack
                           173
wait until sSCL = '0';
                          174
sSDA <= '0';
                           175
wait until sSCL = '0';
                           176
sSDA <= '1';
                           177
                           178
--stop
                           179
wait until sSCL = '1';
                           180
wait until dSDA = '1';
                           181
                           182
                           183
--start
                           184
wait until dSDA = '0';
                           185
                           186
--address
                           187
wait until sSCL = '0';
                           188
wait until sSCL = '1';
                          189
aa(7) \leftarrow dSDA;
                           190
wait until sSCL = '1';
                          191
aa(6) <= dSDA;
                           192
wait until sSCL = '1';
                          193
aa(5) <= dSDA;
                           194
wait until sSCL = '1';
                          195
aa(4) <= dSDA;
                           196
wait until sSCL = '1';
                          197
aa(3) \le dSDA;
                           198
wait until sSCL = '1';
aa(2) \le dSDA;
                           200
wait until sSCL = '1';
                           201
aa(1) <= dSDA;
                           202
wait until sSCL = '1';
aa(0) <= dSDA;
```

```
204
                        205
wait until sSCL = '0':
sSDA <= '0';
--write
wait until sSCL = '0';
sSDA \leftarrow temp(11);
wait until sSCL = '0';
sSDA \leftarrow temp(10):
wait until sSCL = '0';
sSDA <= temp(9);
wait until sSCL = '0':
sSDA <= temp(8):
wait until sSCL = '0';
sSDA \leftarrow temp(7);
wait until sSCL = '0':
sSDA <= temp(6);
wait until sSCL = '0';
sSDA \leftarrow temp(5);
wait until sSCL = '0';
sSDA \leftarrow temp(4);
wait until sSCL = '1';
wait until sSCL = '0';
sSDA <= '0';
--write 2
wait until sSCL = '0';
sSDA <= temp(3);
wait until sSCL = '0';
sSDA <= temp(2);
wait until sSCL = '0';
sSDA <= temp(1);
wait until sSCL = '0';
sSDA <= temp(0);
wait until sSCL = '0';
sSDA <= '0';
wait until sSCL = '0';
sSDA <= '1';
```


```
We see all the steps described in the hardware part (2 com)
```

wait until sSCL = '0';

wait until dSDA = '1';


--stop

Results



We see all the differents states changing over time

Results (SCL and SDA)



Results displayed by software

```
10.104.210.14 - PuTTY
hello world, value: 0.000000
hello world, value: 0,000000
hello world, value: 0.000000
hello world, value: 0.000000
hello world, value: 0,000000
bello world, value: 0.000000
hello world, value: 0.000000
helio world, value: 0.000000
```

Result=0 because no sensor connected