Skip to content



Block or Report

Block or report cyrozap

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. A free software implementation of Symantec's VIP Access application and protocol

    Python 184 102

  2. Notes and utilities for reverse engineering the MediaTek LTE baseband and its Coresonic DSP.

    Python 118 27

  3. Design files for an HDMI to MIPI-DSI adapter with support for the LG LH550WF1-SD01 LCD panel

    56 15

  4. A RISC-V emulator for the 8051 (MCS-51) microcontroller.

    Assembly 47

  5. This is a simple UART echo test for the iCEstick Evaluation Kit

    Verilog 29 7

657 contributions in the last year

Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun Jul Mon Wed Fri

Contribution activity

July 2021

Created 1 repository

Created a pull request in NationalSecurityAgency/ghidra that received 3 comments

Add support for 32-bit ARC (legacy ARC)

This PR adds support for the legacy, pre-ARCompact ARC ISA with 32-bit instructions. While similar to ARCompact in its programming model and instru…

+821 −0 3 comments

Created an issue in openpower-cores/a2o that received 1 comment

Missing test/validation code

I'd like to make some changes to the Verilog code here, primarily to make it easier to build with FOSS tools, but maybe also in the future to suppo…

1 comment

Seeing something unexpected? Take a look at the GitHub profile guide.