Khan Wahid

```
Memory access instructions
LDR
            Rd, [Rn]
                                ; load 32-bit number at [Rn] to Rd
            Rd, [Rn, #off]
LDR
                               ; load 32-bit number at [Rn+off] to Rd
            Rd, [Rn,#off] ; load 32-bit number at [Rn+off] to Rd Rd, [Rn], #off ; load 32-bit number at [Rn] to Rd, Rn=Rn+off
LDR
                           ; set Rd equal to 32-bit value (PC relative)
            Rd, =value
LDR
                              ; load unsigned 16-bit at [Rn] to Rd
LDRH
            Rd, [Rn]
            Rd, [Rn,#off]
LDRH
                              ; load unsigned 16-bit at [Rn+off] to Rd
                              ; load signed 16-bit at [Rn] to Rd
LDRSH
            Rd, [Rn]
LDRSH
            Rd, [Rn,#off]
                               ; load signed 16-bit at [Rn+off] to Rd
            Rd, [Rn] ; load unsigned 8-bit at [Rn] to Rd Rd, [Rn,#off] ; load unsigned 8-bit at [Rn+off] to Rd
LDRB
LDRB
            Rd, [Rn] ; load signed 8-bit at [Rn] to Rd
Rd, [Rn,#off] ; load signed 8-bit at [Rn+off] to Rd
Rt, [Rn] ; store 32-bit Rt to [Rn]
LDRSB
LDRSB
STR
            Rt, [Rn, #off] ; store 32-bit Rt to [Rn+off]
Rt, [Rn], #off ; store 32-bit Rt to [Rn], Rn=Rn+off
STR
STR
            Rt, [Rn]
                               ; store least sig. 16-bit Rt to [Rn]
STRH
STRH
            Rt, [Rn,#off]
                              ; store least sig. 16-bit Rt to [Rn+off]
            Rt, [Rn]
STRB
                              ; store least sig. 8-bit Rt to [Rn]
STRB
            Rt, [Rn,#off]
                              ; store least sig. 8-bit Rt to [Rn+off]
                               ; push 32-bit values from registers onto stack
PUSH
            {reglist}
                               ; pop 32-bit values from stack into regsiters
             {reglist}
POP
            Rd, <op2>
                               ; set Rd equal to op2
MOV{S}
                              ; set Rd equal to im16, im16 is 0 to 65535
            Rd, #im16
MOV
MVN {S}
            Rd, <op2>
                              ; set Rd equal to -op2
Branch instructions
                         ; branch to label
            label
                                                   Always (direct, no return)
                         ; branch if Z == 1
            label
                                                   Equal
BEQ
                         ; branch if Z == 0
            label
BNE
                                                   Not equal
                        ; branch if C == 1
BCS
            label
                                                   Higher or same, unsigned ≥
                        ; branch if C == 1
BHS
            label
                                                   Higher or same, unsigned ≥
                        ; branch if C == 1
; branch if C == 0
BCC
            label
                                                   Lower, unsigned <
            label
BLO
                        ; branch if C == 0
                                                   Lower, unsigned <
                        ; branch if N == 1
; branch if N == 0
BMI
            label
                                                   Negative
            label
                                                  Positive or zero
\mathtt{BPL}
                        ; branch if V == 1
            label
                                                  Overflow
BVS
            label
                        ; branch if V == 0
BVC
                                                  No overflow
                        ; branch if C==1 and Z==0 Higher, unsigned >
BHI
            label
            label
                        ; branch if C==0 or Z==1
BLS
                                                        Lower or same, unsigned ≤
                        ; branch if N == V Greater than or equal, signed ≥
BGE
           label
                        ; branch if N != V
BLT
            label
                                                 Less than, signed <
                         ; branch if Z==0 and N==V
            label
                                                        Greater than, signed >
BGT
                        ; branch if Z==1 and N!=V
            label
                                                        Less than or equal, signed ≤
BLE
                        ; branch indirect to location specified by Rm
ВX
            Rm
RT.
            label
                        ; branch to subroutine at label, return address saved in LR
BLX
            Rm
                         ; branch to subroutine indirect specified by Rm
Logical instructions
AND{S} {Rd,} Rn, <pp2> ; Rd=Rn&op2
                                             (op2 is 32 bits)
                                             (op2 is 32 bits)
ORR{S} {Rd,} Rn, <op2> ; Rd=Rn|op2
EOR{S} {Rd,} Rn, <op2> ; Rd=Rn^op2
                                             (op2 is 32 bits)
BIC{S} {Rd,} Rn, <pp2> ; Rd=Rn&(~op2) (op2 is 32 bits)
ORN(S) {Rd,} Rn, <op2> ; Rd=Rn|(~op2) (op2 is 32 bits)
LSR{S} Rd, Rm, #n ; logical shift right Rd=Rm>>n (unsigned)
ASR{S} Rd, Rm, Rs ; arithmetic shift right Rd=Rm>>Rs (signed)
ASR{S} Rd, Rm, #n ; arithmetic shift right Rd=Rm>>n (signed)
```

```
Khan Wahid
                                             Cheat sheet (Oct 17, 2014)
CME331 Microprocessor
                                                                             Page 2 of 2
                      ; shift left Rd=Rm<<Rs (signed, unsigned)</pre>
LSL{S} Rd, Rm, Rs
LSL{S} Rd, Rm, #n
                         ; shift left Rd=Rm<<n (signed, unsigned)</pre>
Arithmetic instructions
ADD\{S\} \{Rd,\} Rn, <op2>; Rd = Rn + op2
ADD{S} \{Rd,\} Rn, \#im12 ; Rd = Rn + im12, im12 is 0 to 4095
RSB{S} {Rd,} Rn, <op2> ; Rd = op2 - Rn
RSB{S} {Rd,} Rn, \#im12 ; Rd = im12 - Rn
                        ; Rn - op2 sets the NZVC bits
       Rn, <op2>
       Rn, <op2> ; Rn - (-op2) sets the NZVC bits {Rd,} Rn, Rm ; Rd = Rn * Rm signed or unsigned Rd, Rn, Rm, Ra ; Rd = Ra + Rn*Rm signed or unsigned
CMN
MUL{S} {Rd,} Rn, Rm
MLA
       Rd, Rn, Rm, Ra ; Rd = Ra - Rn*Rm signed or unsigned
MLS
UDIV {Rd,} Rn, Rm ; Rd = Rn/Rm unsigned
                        ; Rd = Rn/Rm signed
SDIV {Rd,} Rn, Rm
Notes
Ra Rd Rm Rn Rt
                   represent 32-bit registers
            any 32-bit value: signed, unsigned, or address
value
            if S is present, instruction will set condition codes/flags
{S}
          any value from 0 to 4095 (12 bit)
#im12
           any value from 0 to 65535 (16 bit)
#im16
            if Rd is present Rd is destination, otherwise Rn
{Rd,}
#n
            any value from 0 to 31
#off
            any value from -255 to 4095
            any address within the ROM of the microcontroller
label
            the value generated by <op2>
op2
In general, Rx means data/content; [Rx] means data/content pointed by Rx
Examples of flexible operand <op2> creating the 32-bit number. E.g., Rd = Rn+op2
ADD Rd, Rn, Rm
                        ; op2 = Rm
ADD Rd, Rn, Rm, LSL #n ; op2 = Rm<<n Rm is signed, unsigned
ADD Rd, Rn, Rm, LSR #n ; op2 = Rm>>n Rm is unsigned
ADD Rd, Rn, Rm, ASR #n ; op2 = Rm>>n Rm is signed
ADD Rd, Rn, #constant
                         ; op2 = constant, where X and Y are hexadecimal digits:
               produced by shifting an 8-bit unsigned value left by any number of bits
               in the form 0x00XY00XY
               in the form 0xXY00XY00
               in the form 0xXYXYXYXY
                                                                         0x0000.0000
                R1
                                                              256k Flash
                R2
                          Condition code bits
                                                                ROM
                R3
                                                                         0x0003.FFFF
                          N negative
                R5
  General
                          Z zero
                                                                         0x2000.0000
  purpose -
               R6
                                                              32k RAM
                          V signed overflow
 registers
                R8
                          C carry or
                                                                         0x2000.7FFF
                R9
                            unsigned overflow
               R10
                                                                         0x4000.0000
                                                               I/O ports
               R11
               R12
```

0x400F.FFFF

0xE000.0000

0xE004.1FFF

Internal I/O PPB

Extracted from: http://users.ece.utexas.edu/~valvano/Volume1

Stack pointer R13 (MSP)

R14 (LR)

R15 (PC)

Link register

Program counter