
HW8 Report

309513073 黄威誠

■ HW8

1. Let the symbol rate for a system be 1MHz, the sampling rate of the DAC be 4MHz, and sampling rate for DMA filter be 32MHz.

和課堂上一樣,主要是如下圖的model



Symbol rate=1MHz / DAC=4MHz :first up-sampling factor=4 DMA =32MHz : second up-sampling factor=8


2. Let the modulation be BPSK, and the digital pulse shaping is SRRC

sn = 50;BPSK = randi([0,1],1,sn);BPSK(BPSK==0)=-1; 產生出BPSK sequence 在做了up sampling後用SRRC Filtre濾波

3. Design an IIR DMA filter with 5 coefficients that maximizes stopband attenuation.

SOS = [1,2,1,1,-1.64745998107698,0.700896781188403];
Design 出一個1*6 matrix,b為SOS(1:3),a為SOS(5:6)一共5個係數相當於second order的IIR design filter
在第二次up sampling完之後去使用此IIR Filter濾波


4. Conduct the transmit and receive operation for a sequence (without modulation).



將 Model 完善接收端 (還沒做 up conversion 的 Modulation)

5. Let the carrier frequency be 8MHz, and conduct the upconversion operation for the pulse shaped sequence.


Up-conversion:




9

```
fc = analog frequency carrier / symbol rate /(uf1*uf2); = 0.5
e = exp(1i*2*pi*(fc)*(1:size(ffupup,2)));
X = ffupup.*e;
x = real(X);
```


Result:




以上的過程中 SRRC 為 h = rcosdesign(0.25,10,4,'sqrt'); 還原出的訊號會有不同高低起伏




我發現當SRRC 為 h = rcosdesign(0.25,10,<u>1</u>,'sqrt'); 在sps=1 時,還原度比較高






又或是利用 detect 判斷

```
rfdfd(rfdfd>0)=1;
rfdfd(rfdfd<0)=-1;</pre>
```






上圖為 up conversion

照理來講這邊應該要是只有兩根 fc=0.5 的 cos 頻譜 但我認為因為第 2 次 up sampling 的 factor=8 有點過大 並且限制 IIR 只有 second order,

所以下圖中間的 Filter 有 Aliasing 的影響



Up sampling factor 大,造成頻譜更密集,需要更精確的 Filter 設計,但我在 5 個 coefficient 的 Filter 設計下無法完美濾出原來訊號 所以結果圖有不只兩根的頻率分量。

Conclusion

這次在操作整個system block,並且和以前的practice結合,過程中一些小細節還有待處理討論,像是Delay的部分,我還不太熟悉需要再多多研究一下,不過大致上的方向算是有摸清楚了,有許多需要檢討的地方。