### Exercise Q3.17

- Design an FSM to keep track of the mood of four students working in the digital design lab. Each Student is either:
  - 1. Happy (the circuit works)
  - 2. Sad (the circuit blew up)
  - 3. Busy (working on the circuit)
  - 4. Clueless (confused about the circuit)
  - 5. Asleep (face down on the circuit board)
- How many states does the FSM have ? What is the minimum number of bits necessary to represent these states ?


## Exercise Q3.17 Solution

- Each Student can either be:
  - 1. Happy (the circuit works).
  - 2. Sad (the circuit blew up).
  - 3. Busy (working on the circuit).
  - 4. Clueless (confused about the circuit).
  - 5. Asleep (face down on the circuit board).
- So each student can be in five different states. Hence, we can say that overall we have 625 distinct states (5 possible states for 4 students,  $5^4$  = 625).
- For 625 distinct states, we need a minimum of ceiling( $log_2$  625) = 10 bits.


### Exercise Q3.22

- Design an FSM that recognizes 1101 or 1110.
  - Draw state transition diagram (use as few states as possible).
  - Choose state encodings.
  - Write state transition and output table using the encodings.
  - Write next state equations and output equations.

# Exercise Q3.22 Solutuon



### **State encoding:**



A = 000; B = 001; C = 010; D = 011; E = 100; F = 101; G = 110

### **State transition and output table:**

Dunnant State	X = 0	X = 1	
Present State S2 S1 S0	NS S2+ S1+ S0+	NS S2+ S1+ S0+	F
0 0 0	0 0 0	0 0 1	0
0 0 1	0 0 0	0 1 0	0
0 1 0	0 1 1	1 0 1	0
0 1 1	0 0 0	1 0 0	0
1 0 0	0 0 0	0 1 0	1
1 0 1	1 1 0	1 0 1	0
1 1 0	0 0 0	1 0 0	1

#### K-Maps:

S0+ S0 X				
S2 S1	00	01	11	10
00	0	1	0	0
01	1	1	0	0
11	0	0	X	X
10	0	0	1	0


S2+ = S0.S2 + X.S1


F SOX			
S2 S1	00	01	
00	0	0	
01	0	0	
11	1	X	
10	1	0	


$$F = S0'.S2$$


## Exercise Q3.27


- Design an FSM with one input, A, and two outputs, X and Y.
- X should be 1 if A has been 1 for at least three cycles altogether (not necessarily consecutively).
- Y should be 1 if A has been 1 for at least two consecutive cycles.
- Show your state transition diagram, encoded state transition table, next state and output equations, and schematic.















 Another approach is to design an FSM for X (FSM-X) and a separate FSM for Y (FSM-Y)


 Then "simulate" the execution from the "initial states"














 Can also synthesize an FSM for X (FSM-X) and an FSM for Y (FSM-Y) separately (although this is different than what's asked in this question)






State transition and output table, **K-Maps for X, V1+, V0+** (for FSM-X)


Present State V1 V0	A = 0	A = 1	<b>V</b>
	NS V1+ V0+	NS V1+ V0+	X
<b>V</b> <sub>A</sub> = <b>0 0</b>	0 0	0 1	0
V <sub>B</sub> = 0 1	0 1	1 0	0
V <sub>c</sub> = 1 0	1 0	1 1	0
<b>V</b> <sub>D</sub> = <b>1 1</b>	1 1	1 1	1



$$V1+ = V1 + V0.A$$




$$V0+ = V0.A' + V1V0 + V0'.A$$




$$Y = V1.V0$$

# Schematic for X, V1, V0





State transition and output table, **K-Maps for Y, S1+, S0+** (for FSM-Y)

Drocont State	A = 0	A = 1	
Present State S1 S0	NS S1+ S0+	NS S1+ S0+	Y
S <sub>A</sub> = 0 0	0 0	0 1	0
$S_B = 0 1$	0 0	1 0	0
S <sub>c</sub> = 1 0	1 0	1 0	1




$$S1+ = S1 + S0.A$$





# Schematic for Y, S1, S0





State transition and output table, K-Maps for Y, S1+, S0+ (for FSM-Y):


Using a different State Assignment for Sc. (Using 11 instead of 10)

This helps in reducing the number of literals required to compute SO+. (requires 2 literals instead of 3) Efficient State Assignment problem is sometimes taken care of by EDA tools.


Dyscopt State	A = 0	A = 1	
Present State S1 S0	NS S1+ S0+	NS S1+ S0+	Y
$S_A = 0 0$	0 0	0 1	0
S <sub>B</sub> = 0 1	0 0	1 1	0
<b>S</b> <sub>C</sub> = <b>1 1</b>	1 1	1 1	1








$$S0+ = S1 + A$$



• Can also directly implement using datapath (e.g. counters and shift registers) – all FF's initialize to "0"



## Interview Q 3.1

Design an FSM that recognizes 01010 when it is received serially.

