#### 8. Design Tradeoffs

6.004x Computation Structures
Part 1 – Digital Circuits

Copyright © 2015 MIT EECS


#### **Optimizing Your Design**

There are a large number of implementations of the same functionality -- each represents a different point in the areatime-power space

#### Optimization metrics:

- 1. Area of the design
- 2. Throughput
- 3. Latency
- 4. Power consumption
- 5. Energy of executing a task
- 6. ...









Justin 14 (CC BY-SA 4.0)

VS.

#### **CMOS Static Power Dissipation**




- Tunneling current through gate oxide: SiO<sub>2</sub> is a very good insulator, but when very thin (< 20Å) electrons can tunnel across.
- Current leakage from drain to source even though MOSFET is "off" (aka subthreshold conduction)
  - Leakage gets larger as difference between V<sub>TH</sub> and "off" gate voltage (eg, V<sub>OL</sub> in an nfet) gets smaller.
     Significant as V<sub>TH</sub> has become smaller.
  - Fix: 3D FINFET wraps gate around inversion region



Irene Ringworm (CC BY-SA 3.0)

#### **CMOS Dynamic Power Dissipation**




Power dissipated to discharge C:

$$\begin{split} P_{NFET} &= f_{CLK} \int_{0}^{t_{CLK}/2} i_{NFET} V_{OUT} \, dt \\ &= f_{CLK} \int_{0}^{t_{CLK}/2} - C \frac{dV_{OUT}}{dt} V_{OUT} \, dt \\ &= f_{CLK} C \int_{V_{DD}}^{0} - V_{OUT} \, dV_{OUT} \\ &= f_{CLK} C \frac{V_{DD}^{2}}{2} \end{split}$$

#### Power dissipated to recharge C:

$$\begin{split} P_{PFET} &= f_{CLK} \int_{t_{CLK}/2}^{t_{CLK}} i_{PFET} V_{OUT} \, dt \\ &= f_{CLK} \int_{t_{CLK}/2}^{t_{CLK}} C \frac{dV_{OUT}}{dt} V_{OUT} \, dt \\ &= f_{CLK} C \int_{0}^{V_{DD}} V_{OUT} \, dV_{OUT} \\ &= f_{CLK} C \frac{V_{DD}^2}{2} \end{split}$$

#### **CMOS Dynamic Power Dissipation**



#### Power dissipated

=  $f C V_{DD}^2$  per node


=  $f N C V_{DD}^2$  per chip




#### where

f = frequency of charge/discharge


N = number of changing nodes/chip




#### How Can We Reduce Power?



#### Fewer Transitions → Lower Power



#### Improving Speed: Adder Example



Worse-case path: carry propagation from LSB to MSB, e.g., when adding 11...111 to 00...001.

$$t_{PD} = (N-1)*(t_{PD,NAND3} + t_{PD,NAND2}) + t_{PD,XOR} \approx \Theta(N)$$

$$CI \text{ to CO} \qquad CI_{N-1} \text{ to S}_{N-1}$$

 $\Theta(N)$  is read "order N" and tells us that the latency of our adder grows in proportion to the number of bits in the operands.

## Performance/Cost Analysis


"Order Of" notation:


"g(n) is of order f(n)"  $g(n) = \Theta(f(n))$ 

 $g(n) = \Theta(f(n))$  if there exist  $C_2 \ge C_1 > 0$ such that for all but finitely many integral  $n \ge 0$ 

$$C_1 \cdot f(n) \le g(n) \le C_2 \cdot f(n)$$

 $\Theta(...)$  implies both g(n) = O(f(n))inequalities; O(...) implies only the second.






Example:

$$n^2 + 2n + 3 = \Theta(n^2)$$

since

$$n^2 < n^2 + 2n + 3 < 2n^2$$


"almost always"



#### **Carry Select Adders**

Hmm. Can we get the high half of the adder working in parallel with the low half?

Two copies of the high half of the adder: one assumes a carry-in of - "0", the other carry-in of "1".



Once the low half computes the actual value of the carry-in to the high half, use it select the correct version of the high-half addition.


$$t_{PD} = 16*t_{PD,CI \to CO} + t_{PD,MUX2} = half of 32*t_{PD,CI \to CO}$$



Aha! Apply the same strategy to build 16-bit adders from 8-bit adders. And 8-bit adders from 4-bit adders, and so on. Resulting  $t_{PD}$  for N-bit adder is  $\Theta(\log N)$ .

#### **32-bit Carry Select Adder**

Practical Carry-select addition: choose block sizes so that trial sums and carry-in from previous stage arrive simultaneously at MUX.



L08: Design Tradeoffs, Slide #12

## Wanted: Faster Carry Logic!


Let's see if we can improve the speed by rewriting the equations for  $C_{OUT}$ :

$$C_{OUT} = AB + AC_{IN} + BC_{IN}$$
  
=  $AB + (A + B)C_{IN}$   
=  $G + PC_{IN}$  where  $G = AB$  and  $P = A + B$ 

Actually, P is usually defined as  $P = A \oplus B$  which won't change  $C_{OUT}$  but will allow us to express S as a simple function of P and  $C_{IN}$ :

generate propagate

$$S = P \oplus C_{IN}$$



CO logic using only 3 NAND2 gates! Think I'll borrow that for my FA circuit!


## Carry Look-ahead Adders (CLA)

We can build a hierarchical carry chain by generalizing our definition of the Carry Generate/Propagate (GP) Logic. We start by dividing our addend into two parts, a higher part, H, and a lower part, L. The GP function can be expressed as follows:


$$G_{HL} = G_H + P_H G_L$$

$$P_{HL} = P_H P_L$$

 $G_{HL} = G_H + P_H G_L$  Generate a carry out it the high part generates one, or if the low part generates one and the high part propagates it. Propagate a carry if both the high and low Generate a carry out if the high part parts propagate theirs.



## 8-bit CLA (generate G & P)



We can build a tree of GP units to compute the generate and propagate logic for any sized adder. Assuming N is a power of 2, we'll need N-1 GP units.


This will let us to quickly compute the carry-ins for each FA!

#### 8-bit CLA (carry generation)


Now, given a the value of the carry-in of the leastsignificant bit, we can generate the carries for every adder.

$$c_{H} = G_{L} + P_{L}c_{in}$$

$$c_{L} = c_{in}$$




#### 8-bit CLA (complete)



## **Binary Multiplication\***

The "Binary" Multiplication Table




\* Actually unsigned binary multiplication

$$\begin{array}{cccc} A_3 & A_2 & A_1 & A_0 \\ X B_3 & B_2 & B_1 & B_0 \end{array}$$

Multiplying N-digit number by M-digit number gives (N+M)-digit result

Easy part: forming partial products (just an AND gate since B<sub>I</sub> is either 0 or 1)

Hard part: adding M N-bit partial products



Latency =  $\Theta(N)$ Throughput =  $\Theta(1/N)$ Hardware =  $\Theta(N^2)$ 

## 2's Complement Multiplication

Step 1: two's complement operands so high order bit is  $-2^{N-1}$ . Must sign extend partial products and subtract the last one

Step 2: don't want all those extra additions, so add a carefully chosen constant, remembering to subtract it at the end. Convert subtraction into add of (complement + 1).

Step 3: add the ones to the partial products and propagate the carries. All the sign extension bits go away!

```
+ X3Y1 X2Y1 X1Y1 X0Y1

+ X3Y2 X2Y2 X1Y2 X0Y2

+ X3Y3 X2Y3 X1Y3 X0Y3

+ 1 1 1 1 1
```

Step 4: finish computing the constants...

```
+ X3Y2 X2Y2 X1Y2 X0Y2


+ X3Y2 X2Y2 X1Y2 X0Y2

+ X3Y3 X2Y3 X1Y3 X0Y3

+ 1 1
```


Result: multiplying 2's complement operands takes just about same amount of hardware as multiplying unsigned operands!

# 2's Complement Multiplier




L08: Design Tradeoffs, Slide #23

#### Increase Throughput With Pipelining




Before pipelining: Throughput =  $\sim 1/(2N) = \Theta(1/N)$ After pipelining: Throughput =  $\sim 1/N = \Theta(1/N)$ 

## "Carry-save" Pipelined Multiplier



## Reduce Area With Sequential Logic

Assume the multiplicand (A) has N bits and the multiplier (B) has M bits. If we only want to invest in a single N-bit adder, we can build a sequential circuit that *processes a single partial product at a time* and then cycle the circuit M times:



 $T_{PD} = \Theta(1)$  for carry-save (see previous slide), but adds  $\Theta(N)$  cycles &  $\Theta(N)$  hardware

#### Summary

- Power dissipation can be controlled by dynamically varying  $T_{\text{CLK}}$ ,  $V_{\text{DD}}$  or by selectively eliminating unnecessary transitions.
- Functions with N inputs have minimum latency of O(log N) if output depends on all the inputs. But it can take some doing to find an implementation that achieves this bound.
- Performing operations in "slices" is a good way to reduce hardware costs (but latency increases)
- Pipelining can increase throughput (but latency increases)
- Asymptotic analysis only gets you so far factors of 10 matter in real life and typically N isn't a parameter that's changing within a given design.