Cache Coherence: Part 1

CS 740 October 27, 2003

Topics

- The Cache Coherence Problem
- Snoopy Protocols

Slides from Todd Mowry/Culler&Singh

The Cache Coherence Problem

A Coherent Memory System: Intuition

Reading a location should return latest value written (by any process)

Easy in uniprocessors

- · Except for I/O: coherence between I/O devices and processors
- · But infrequent so software solutions work
 - uncacheable operations, flush pages, pass I/O data through caches

Would like same to hold when processes run on different processors

· E.g. as if the processes were interleaved on a uniprocessor

The coherence problem is more pervasive and performance-critical in multiprocessors

· has a much larger impact on hardware design

Problems with the Intuition

Recall:

· Value returned by read should be last value written

But "last" is not well-defined!

Even in sequential case:

- \cdot "last" is defined in terms of program order, not time
 - Order of operations in the machine language presented to processor
 - "Subsequent" defined in analogous way, and well defined

In parallel case:

 program order defined within a process, but need to make sense of orders across processes

Must define a meaningful semantics

• the answer involves both "cache coherence" and an appropriate "memory consistency model" (to be discussed in a later lecture)

CS 740 F'03

Formal Definition of Coherence

Results of a program: values returned by its read operations

A memory system is coherent if the results of any execution of a program are such that for each location, it is possible to construct a hypothetical serial order of all operations to the location that is consistent with the results of the execution and in which:

- 1. operations issued by any particular process occur in the order issued by that process, and
- 2. the value returned by a read is the value written by the last write to that location in the serial order

Two necessary features:

- · Write propagation: value written must become visible to others
- · Write serialization: writes to location seen in same order by all
 - if I see w1 after w2, you should not see w2 before w1
 - no need for analogous read serialization since reads not visible to others

C3 /40 FC

Cache Coherence Solutions

Software Based:

- · often used in clusters of workstations or PCs (e.g., "Treadmarks")
- · extend virtual memory system to perform more work on page faults
 - send messages to remote machines if necessary


Hardware Based:


- · two most common variations:
 - "snoopy" schemes
 - » rely on broadcast to observe all coherence traffic
 - » well suited for buses and small-scale systems
 - » example: SGI Challenge
 - directory schemes
 - » uses centralized information to avoid broadcast
 - » scales well to large numbers of processors
 - » example: SGI Origin 2000

CS 740 F'03

Shared Caches

- Processors share a single cache, essentially punting the problem.
- · Useful for very small machines.
 - E.g., DPC in the Encore, Alliant FX/8.
 - · Problems are limited cache bandwidth and cache interference
 - · Benefits are fine-grain sharing and prefetch effects





Snoopy Cache Coherence Schemes

Basic Idea:

- \cdot all coherence-related activity is broadcast to all processors
 - e.g., on a global bus
- each processor (or its representative) monitors (aka "snoops") these actions and reacts to any which are relevant to the current contents of its cache
 - examples:
 - » if another processor wishes to write to a line, you may need to "invalidate" (I.e. discard) the copy in your own cache
 - » if another processor wishes to read a line for which you have a dirty copy, you may need to supply

Most common approach in commercial multiprocessors. Examples:

· SGI Challenge, SUN Enterprise, multiprocessor PCs, etc.

Implementing a Snoopy Protocol

Cache controller now receives inputs from both sides:

· Requests from processor, bus requests/responses from snooper

In either case, takes zero or more actions

 Updates state, responds with data, generates new bus transactions


Protocol is a distributed algorithm: cooperating state machines

· Set of states, state transition diagram, actions

Granularity of coherence is typically a cache block

· Like that of allocation in cache and transfer to/from cache

Coherence with Write-through Caches




- · Key extensions to uniprocessor: snooping, invalidating/updating caches
 - no new states or bus transactions in this case
 - invalidation- versus update-based protocols
- · Write propagation: even in inval case, later reads will see new value
 - inval causes miss on later access, and memory up-to-date via write-through

0 ~


-9- C5 /40 F03

Write-through State Transition Diagram



- · Two states per block in each cache, as in uniprocessor
 - state of a block can be seen as p-vector
- · Hardware state bits associated with only blocks that are in the cache
 - other blocks can be seen as being in invalid (not-present) state in that cache
- · Write will invalidate all other caches (no local change of state)
 - can have multiple simultaneous readers of block, but write invalidates them

Write-through State Transition Diagram



- · Two states per block in each cache, as in uniprocessor
 - state of a block can be seen as p-vector
- · Hardware state bits associated with only blocks that are in the cache
 - other blocks can be seen as being in invalid (not-present) state in that cache
- Write will invalidate all other caches (no local change of state)
 - can have multiple simultaneous readers of block, but write invalidates them

- 11 - CS 740 F'03

Is WT Coherent?

- · Assume:
 - · A bus transaction completes before next one starts
 - Atomic bus transactions
 - · Atomic memory transactions
- Write propagation?
- · Write Serialization?
- Key is the bus: writes serialized by bus

High bandwidth requirements

· Every write from every processor goes to shared bus and memory

Problem with Write-Through

- · Consider a 500MHz, 1CPI processor, where 15% of instructions are 8-byte stores
- Each processor generates 75M stores or 600MB data per second
- · 1GB/s bus can support only 1 processor without saturating
- · Write-through especially unpopular for SMPs

Write-back caches absorb most writes as cache hits

· Write hits don't go on bus

flaq = 1;

- · But now how do we ensure write propagation and serialization?
- · Need more sophisticated protocols: large design space

Write-Back Snoopy Protocols

No need to change processor, main memory, cache ...

• Extend cache controller and exploit bus (provides serialization)

Dirty state now also indicates exclusive ownership

- Exclusive: only cache with a valid copy (main memory may be too)
- · Owner: responsible for supplying block upon a request for it

Design space

- · Invalidation versus Update-based protocols
- Set of states

Pause: Is Coherence enough?

/*Assume initial value of A and flag is 0*/ while (flag == 0); /*spin idly*/ A = 1;

print A;

· Coherence talks about 1 memory location

Pause: Is Coherence enough?

 P_1 P_2 /*Assume initial value of A and flag is 0*/

A = 1; while (flag == 0); /*spin idly*/

flag = 1; print A;


- · Coherence talks about 1 memory location
- · Consistency talks about different locations

Is there an interleaving of the partial orders of each processor that yields a total order that obeys program order?

- 1/ - C5 /40 F'0

Sequential Consistency

Processors issuing memory references as per program order



- (as if there were no caches, and a single memory)
- Total order achieved by interleaving accesses from different processes
- Maintains program order, and memory operations, from all processes, appear to [issue, execute, complete] atomically w.r.t. others
- · Programmer's intuition is maintained

_____ CS 740 F'03 =

What Really is Program Order?

Intuitively, order in which operations appear in source code

- · Straightforward translation of source code to assembly
- · At most one memory operation per instruction

But not the same as order presented to hardware by compiler

So which is program order?

Depends on which layer, and who's doing the reasoning

We assume order as seen by programmer

SC Example

What matters is: order in which appears to execute, not executes

/*Assume initial values of A and B are 0*/
(1a) A = 1; (2a) print B;
(1b) B = 2; (2b) print A;

- possible outcomes for (A,B): (0,0), (1,0), (1,2); impossible under SC: (0,2)
- · we know 1a->1b and 2a->2b by program order
 - A = 0 implies 2b->1a, which implies 2a->1b
 - B = 2 implies 1b->2a, which leads to a contradiction
- BUT, actual execution 1b->1a->2b->2a is 5C.

- 19 -

Implementing SC

Two kinds of requirements


- · Program order
 - memory operations issued by a process must appear to become visible (to others and itself) in program order
- · Atomicity
 - in the overall total order, one memory operation should appear to complete with respect to all processes before the next one is issued
 - needed to guarantee that total order is consistent across processes
 - tricky part is making writes atomic

- 21 - CS 740 F'03

Write Atomicity

Write Atomicity: Position in total order at which a write appears to perform should be the same for all processes

- · Nothing a process does after it has seen the new value produced by a write W should be visible to other processes until they too have seen W
- · In effect, extends write serialization to writes from multiple processes



- •Transitivity implies A should print as 1 under SC
- •Problem if P₂ leaves loop, writes B, and P₃ sees new B but old A (from its cache, say)

__ - 22 - _____ CS 740 F'03 =

Sufficient Conditions for SC

- 1. Every process issues memory ops in program order
- 2. After a write op is issued, the issuing process waits for the write to complete before issuing its next op
- 3. After a read op is issued, the issuing process waits for the read to complete, and for the write whose value is being returned by the read to complete, before issuing its next operation (provides write atomicity)
- · Issues:
 - · Compilers (loop transforms, register allocation)
 - · Hardware (write buffers, OO-execution)
- Reason: uniprocessors care only about dependences to same location (i.e., above conditions VERY restrictive)

SC in Write-through Example

Provides SC, not just coherence

Extend arguments used for coherence

- Writes and read misses to all locations serialized by bus into bus order
- · If read obtains value of write W, W guaranteed to have completed
 - since it caused a bus transaction
- · When write W is performed w.r.t. any processor, all previous writes in bus order have completed

24 -

Write-Back Snoopy Protocols

No need to change processor, main memory, cache ...

• Extend cache controller and exploit bus (provides serialization)

Dirty state now also indicates exclusive ownership

- Exclusive: only cache with a valid copy (main memory may be too)
- · Owner: responsible for supplying block upon a request for it

Design space

- Invalidation versus Update-based protocols
- · Set of states

- 25 - CS 740 F'0

Invalidation-based Protocols

"Exclusive" state means can modify without notifying anyone else

- · i.e. without bus transaction
- · Must first get block in exclusive state before writing into it
- · Even if already in valid state, need transaction, so called a write miss

Store to non-dirty data generates a read-exclusive bus transaction

- · Tells others about impending write, obtains exclusive ownership
 - makes the write visible, i.e. write is performed
 - may be actually observed (by a read miss) only later
 - write hit made visible (performed) when block updated in writer's cache
- · Only one RdX can succeed at a time for a block: serialized by bus

Read and Read-exclusive bus transactions drive coherence actions

- Writeback transactions also, but not caused by memory operation and quite incidental to coherence protocol
 - note: replaced block that is not in modified state can be dropped

26 - CS 740 F'03 =

Update-based Protocols

A write operation updates values in other caches

· New, update bus transaction

Advantages

- · Other processors don't miss on next access: reduced latency
 - In invalidation protocols, they would miss and cause more transactions
- Single bus transaction to update several caches can save bandwidth
 - Also, only the word written is transferred, not whole block

Disadvantages

- Multiple writes by same processor cause multiple update transactions
 - In invalidation, first write gets exclusive ownership, others local

Detailed tradeoffs more complex

Invalidate versus Update

Basic question of program behavior

 Is a block written by one processor read by others before it is rewritten?

Invalidation:

- · Yes => readers will take a miss
- · No => multiple writes without additional traffic
 - and clears out copies that won't be used again

Update:

- · Yes => readers will not miss if they had a copy previously
 - single bus transaction to update all copies
- · No => multiple useless updates, even to dead copies

Need to look at program behavior and hardware complexity Invalidation protocols much more popular

· Some systems provide both, or even hybrid

Basic MSI Writeback Inval Protocol

States

- · Invalid (I)
- · Shared (S): one or more
- · Dirty or Modified (M): one only

Processor Events:

- · PrRd (read)
- · PrWr (write)

Bus Transactions


- · BusRd: asks for copy with no intent to modify
- · BusRdX: asks for copy with intent to modify
- · BusWB: updates memory

Actions

· Update state, perform bus transaction, flush value onto bus

9 - ______ CS 740 F


State Transition Diagram



- · Write to shared block:
 - Already have latest data; can use upgrade (BusUpgr) instead of BusRdX
- · Replacement changes state of two blocks: outgoing and incoming

= - 30 - CS 740 F'03 =

State Transition Diagram



- Write to shared block:
 - Already have latest data; can use upgrade (BusUpgr) instead of BusRdX
- · Replacement changes state of two blocks: outgoing and incoming

Satisfying Coherence

Write propagation is clear Write serialization?

- \cdot All writes that appear on the bus (BusRdX) ordered by the bus
 - Write performed in writer's cache before it handles other transactions, so ordered in same way even w.r.t. writer
- · Reads that appear on the bus ordered wrt these
- · Writes that don't appear on the bus:
 - sequence of such writes between two bus xactions for the block must come from same processor, say P
 - in serialization, the sequence appears between these two bus xactions
 - reads by P will seem them in this order w.r.t. other bus transactions
 - reads by other processors separated from sequence by a bus xaction, which places them in the serialized order w.r.t the writes
 - so reads by all processors see writes in same order

32 - CS 740 F/03 =

Satisfying Sequential Consistency

1. Appeal to definition:

- · Bus imposes total order on bus xactions for all locations
- · Between xactions, procs perform reads/writes locally in program order
- · So any execution defines a natural partial order
- In segment between two bus transactions, any interleaving of ops from different processors leads to consistent total order
- · In such a segment, writes observed by processor P serialized as follows
 - Writes from other processors by the previous bus xaction P issued
 - Writes from P by program order

2. Show sufficient conditions are satisfied

- · Write completion: can detect when write appears on bus
- Write atomicity: if a read returns the value of a write, that write has already become visible to all others already (can reason different cases)

33 - ______ CS 740 F'0

Lower-level Protocol Choices

BusRd observed in M state: what transition to make?

Depends on expectations of access patterns

- \cdot S: assumption that I'll read again soon, rather than other will write
 - good for mostly read data
 - what about "migratory" data
 - »I read and write, then you read and write, then X reads and writes...
 - » better to go to I state, so I don't have to be invalidated on your write
- · Synapse transitioned to I state
- · Sequent Symmetry and MIT Alewife use adaptive protocols

Choices can affect performance of memory system

. 34 ~ ______ CS 740 F'03 =

MESI (4-state) Invalidation Protocol


Problem with MSI protocol

- · Reading and modifying data is 2 bus transactions, even if no sharing
 - e.g. even in sequential program
 - BusRd (I->S) followed by BusRdX or BusUpgr (S->M)

Add exclusive state: write locally without xaction, but not modified

- · Main memory is up to date, so cache not necessarily owner
- States
 - invalid
 - exclusive or exclusive-clean (only this cache has copy, but not modified)
 - shared (two or more caches may have copies)
 - modified (dirty)
- · I -> E on PrRd if no other processor has a copy
 - needs "shared" signal on bus: wired-or line asserted in response to BusRd

MESI State Transition Diagram



- · BusRd(S) means shared line asserted on BusRd transaction
- · Flush': if cache-to-cache sharing (see next), only one cache flushes data
- · MOESI protocol: Owned state: exclusive but memory not valid

35 - CS 740 E'03

Lower-level Protocol Choices

Who supplies data on miss when not in M state: memory or cache Original, *Illinois* MESI: cache, since assumed faster than memory

· Cache-to-cache sharing

Not true in modern systems

• Intervening in another cache more expensive than getting from memory

Cache-to-cache sharing also adds complexity

- · How does memory know it should supply data (must wait for caches)
- · Selection algorithm if multiple caches have valid data

But valuable for cache-coherent machines with distributed memory

- · May be cheaper to obtain from nearby cache than distant memory
- · Especially when constructed out of SMP nodes (Stanford DASH)

37 - ______ CS 740 F'0

Dragon Write-back Update Protocol

4 states

- · Exclusive-clean or exclusive (E): I and memory have it
- · Shared clean (Sc): I, others, and maybe memory, but I'm not owner
- Shared modified (Sm): I and others but not memory, and I'm the owner
 - Sm and Sc can coexist in different caches, with only one Sm
- · Modified or dirty (D): I and nobody else

No invalid state

- · If in cache, cannot be invalid
- If not present in cache, can view as being in not-present or invalid state

New processor events: PrRdMiss, PrWrMiss


· Introduced to specify actions when block not present in cache

New bus transaction: BusUpd


· Broadcasts single word written on bus; updates other relevant caches

CS 740 F'03 =

Dragon State Transition Diagram



Dragon State Transition Diagram



Lower-level Protocol Choices

Can shared-modified state be eliminated?

- If update memory as well on BusUpd transactions (DEC Firefly)
- · Dragon protocol doesn't (assumes DRAM memory slow to update)

Should replacement of an Sc block be broadcast?

- · Would allow last copy to go to E state and not generate updates
- · Replacement bus xaction is not in critical path, later update may be

Shouldn't update local copy on write hit before controller gets bus

· Can mess up serialization

Coherence, consistency considerations much like write-through case

In general, many subtle race conditions in protocols But first, let's illustrate quantitative assessment at logical level

Assessing Protocol Tradeoffs

Tradeoffs affected by performance and organization characteristics Part art and part science


- · Art: experience, intuition and aesthetics of designers
- · Science: Workload-driven evaluation for cost-performance
 - want a balanced system: no expensive resource heavily underutilized

Methodology:

- · Use simulator; choose parameters per earlier methodology (default 1MB, 4-way cache, 64-byte block, 16 processors; 64K cache for some)
- · Focus on frequencies, not end performance for now
 - transcends architectural details, but not what we're really after
- · Use idealized memory performance model to avoid changes of reference interleaving across processors with machine parameters
 - Cheap simulation: no need to model contention

Impact of Protocol Optimizations

(Computing traffic from state transitions discussed in book) Effect of E state, and of BusUpgr instead of BusRdX



- · MSI versus MESI doesn't seem to matter for bw for these workloads
- Upgrades instead of read-exclusive helps
- · Same story when working sets don't fit for Ocean, Radix, Raytrace

Update versus Invalidate


Much debate over the years: tradeoff depends on sharing patterns Intuition:

- · If those that used continue to use, and writes between use are few, which should do better?
 - e.g. producer-consumer pattern
- · If those that use unlikely to use again, or many writes between reads which should do better?
 - "pack rat" phenomenon particularly bad under process migration
 - useless updates where only last one will be used

Can construct scenarios where one or other is much better Can combine them in hybrid schemes!

· E.g. competitive: observe patterns at runtime and change protocol Let's look at real workloads

Update vs Invalidate: Miss Rates




- · Lots of capacity misses: updates hurt (keep data in cache uselessly)
- · Updates seem to help, but this ignores upgrade and update traffic

03 /40 |

Upgrade and Update Rates (Traffic)

- · Update traffic is substantial
- Main cause is multiple writes by a processor before a read by other
 - many bus transactions versus one in invalidation case
 - could delay updates or use merging
- Overall, trend is away from update based protocols as default
 - bandwidth, complexity, large blocks trend, pack rat for process migration
- Will see later that updates have greater problems for scalable systems



Impact of Cache Block Size

Multiprocessors add new kind of miss to cold, capacity, conflict

- · Coherence misses: true sharing and false sharing
 - latter due to granularity of coherence being larger than a word
- · Both miss rate and traffic matter

Reducing misses architecturally in invalidation protocol

- · Capacity: enlarge cache; increase block size (if spatial locality)
- · Conflict: increase associativity
- · Cold and Coherence: only block size


Increasing block size has advantages and disadvantages


- · Can reduce misses if spatial locality is good
- · Can hurt too
 - increase misses due to false sharing if spatial locality not good
 - increase misses due to conflicts in fixed-size cache
 - increase traffic due to fetching unnecessary data and due to false sharing
 - can increase miss penalty and perhaps hit cost

Impact of Block Size on Miss Rate

Results shown only for default problem size: varied behavior

· Need to examine impact of problem size and p as well








·Working set doesn't fit: impact on capacity misses much more critical

Impact of Block Size on Traffic

Traffic affects performance indirectly through contention







- · Results different than for miss rate: traffic almost always increases
- $\boldsymbol{\cdot}$ When working sets fits, overall traffic still small, except for Radix
- · Fixed overhead is significant component
 - So total traffic often minimized at 16-32 byte block, not smaller
- · Working set doesn't fit: even 128-byte good for Ocean due to capacity

Making Large Blocks More Effective

Software

- · Improve spatial locality by better data structuring
- · Compiler techniques

Hardware

- \cdot Retain granularity of transfer but reduce granularity of coherence
 - use subblocks: same tag but different state bits
 - one subblock may be valid but another invalid or dirty
- · Reduce both granularities, but prefetch more blocks on a miss
- · Proposals for adjustable cache size
- More subtle: delay propagation of invalidations and perform all at once
 - But can change consistency model: discuss later in course
- Use update instead of invalidate protocols to reduce false sharing effect

- 50 - C5 740 F'03