# Processor Programming Reference (PPR) for AMD Family 17h Model A0h, Revision A0 Processors

## **Legal Notices**

## © 2022 Advanced Micro Devices, Inc. All rights reserved.

The information contained herein is for informational purposes only, and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.

#### Trademarks:

AMD, the AMD Arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

AGESA is a trademark of Advanced Micro Devices, Inc.

AMD Virtualization is a trademark of Advanced Micro Devices, Inc.

AMD-V is a trademark of Advanced Micro Devices, Inc.

Adobe is a registered trademark of Adobe.

Infinity Fabric is a trademark of Advanced Micro Devices, Inc.

Linux is a registered trademark of Linus Torvalds.

Microsoft is a registered trademark of Microsoft Corporation.

PCI Express is a registered trademark of PCI-SIG Corporation.

PCIe is a registered trademark of PCI-SIG Corporation.

Windows is a registered trademark of Microsoft Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Reverse engineering or disassembly is prohibited.

USE OF THIS PRODUCT IN ANY MANNER THAT COMPLIES WITH THE MPEG ACTUAL OR DE FACTO VIDEO AND/OR AUDIO STANDARDS IS EXPRESSLY PROHIBITED WITHOUT ALL NECESSARY LICENSES UNDER APPLICABLE PATENTS. SUCH LICENSES MAY BE ACQUIRED FROM VARIOUS THIRD PARTIES INCLUDING, BUT NOT LIMITED TO, IN THE MPEG PATENT PORTFOLIO, WHICH LICENSE IS AVAILABLE FROM MPEG LA, L.L.C., 6312 S. FIDDLERS GREEN CIRCLE, SUITE 400E, GREENWOOD VILLAGE, COLORADO 80111.

## **List of Chapters**

- 1 Overview
- 2 Core Complex (CCX)
- 3 Reliability, Availability, and Serviceability (RAS) Features
- 4 System Management Unit (SMU)
- 5 Advanced Platform Management Link (APML)
- 6 SB Temperature Sensor Interface (SB-TSI)

List of Namespaces List of Definitions Memory Map - MSR Memory Map - SMN

## **Table of Contents**

Over	view		
1.1	Intended Audience		
1.2	Reference Documents		
	1.2.1 Documentation Conventions		
1.3	Adobe® Reader		
	1.3.1 Adobe® Reader Configuration		
	1.3.1.1 Open Hyperlink Document in New Window		
	1.3.1.2 Show Toolbars		
	1.3.1.3 Show "Previous View" and "Next View" Buttons		
	1.3.2 Adobe® Reader Usage		
	1.3.2.1 Searching a Multiple Volume PPR		
	1.3.2.2 Cross-References and Hyperlinks		
	1.3.2.3 Expand Current Bookmark		
1.4	Conventions		
	1.4.1 Numbering		
	1.4.2 Arithmetic And Logical Operators		
	1.4.2.1 Operator Precedence and Associativity		
	1.4.3 Register Mnemonics		
	1.4.3.1 Logical Mnemonic		
	1.4.3.2 Physical Mnemonic		
	1.4.4 Register Format		
	1.4.4.1 Register Instances		
	1.4.4.2 Register Physical Mnemonic, Title, and Name		
	1.4.4.3 Full Width Register Attributes		
	1.4.4.4 Register Description		
	1.4.4.5 Register Instance Table		
	1.4.4.5.1 Content Ordering in a Row		
	1.4.4.5.2 Multiple Instances Per Row		
	1.4.4.5.3 MSR Access Method		
	1.4.4.5.3.1 MSR Per-Thread Example		
	1.4.4.5.3.2 MSR Range Example		
	1.4.4.5.4 BAR Access Method		
	1.4.4.5.4.1 BAR as a Register Reference		
	1.4.4.5.5 PCICFG Access Method		
	1.4.4.5.5.1 PCICFG Bus Implied to be 00h		
	1.4.4.5.6 Data Port Access Method		
	1.4.4.6 Register Field Format		
	1.4.4.7 Simple Register Field Format		
	1.4.4.8 Complex Register Field Format		
	1.4.4.9 Field Name is Reserved		
	1.4.4.10 Field Access Type		
	1.4.4.10.1 Conditional Access Type Expression		
	1.4.4.11 Field Reset		
	1.4.4.12 Field Initialization		
	1.4.4.13 Field Check		
	1.4.4.14 Field Valid Values		
1.5	Definitions		
1.6	Changes Between Revisions and Product Variations		
	1.6.1 Revision Conventions		
1.7	Package		

	1.7.1	Package type
1.8	Processo	or Overview
	1.8.1	Features
Core	Complex	(CCX)
2.1	_	or x86 Core
	2.1.1	Core Functional Information
	2.1.1.1	Core Definitions
	2.1.2	Secure Virtual Machine Mode (SVM)
	2.1.2.1	, ,
	2.1.2.1.1	
	2.1.2.1.2	Disable AMD Virtualization <sup>TM</sup>
	2.1.2.1.3	Disable AMD Virtualization <sup>TM</sup> , with a user supplied key
	2.1.3	Memory Encryption
		Effective Frequency
		Address Space
	2.1.5.1	-
	2.1.5.2	-
	2.1.5.3	
	2.1.5.3.1	1
	2.1.5.3.1.	3
		Configuration Space
	2.1.6.1	Memory Mapped IO (MMIO) Configuration Coding Requirements
	2.1.6.2	MMIO Configuration Ordering
	2.1.6.3	Processor Configuration Space
		PCI Configuration Legacy Access
		System Software Interaction With SMT Enabled
		Register Sharing
		Timers
		Interrupts
	2.1.11.1	System Management Mode (SMM)
	2.1.11.1.1	` ,
	2.1.11.1.2	
	2.1.11.1.3	e e e e e e e e e e e e e e e e e e e
	2.1.11.1.4	<u> </u>
	2.1.11.1.5	
	2.1.11.1.6	
	2.1.11.1.7	
	2.1.11.1.8	1 1
	2.1.11.1.9	
	2.1.11.1.1	
	2.1.11.2	Local APIC
	2.1.11.2.1	Local APIC Functional Description
	2.1.11.2.1	•
	2.1.11.2.1	8 8
	2.1.11.2.1	· ·
	2.1.11.2.1	•
	2.1.11.2.1	· · · · · · · · · · · · · · · · · · ·
	2.1.11.2.1	<del>-</del>
	2.1.11.2.1	1
	2.1.11.2.1	
	2.1.11.2.1	•
	2.1.11.2.1	•
	2.1.11.2.1	
		· .

	2.1.11.2.1.1	2 Inter-Processor Interrupts
	2.1.11.2.1.1	3 APIC Timer Operation
	2.1.11.2.1.1	4 Generalized Local Vector Table
	2.1.11.2.1.1	5 State at Reset
	2.1.11.2.2	Local APIC Registers
	2.1.12 C	PUID Instruction
	2.1.12.1	CPUID Instruction Functions
		SR Registers
	2.1.13.1	MSRs - MSR0000_xxxx
	2.1.13.2	MSRs - MSRC000_0xxx
	2.1.13.2.1	MSRs - MSRC000_2xxx
		MSRs - MSRC001_0xxx
	2.1.13.4	——————————————————————————————————————
		erformance Monitor Counters
	2.1.14.1	RDPMC Assignments
	2.1.14.2	Large Increment per Cycle Events
	2.1.14.3	Core Performance Monitor Counters
	2.1.14.3.1	• ,
	2.1.14.3.2	
	2.1.14.3.3	
	2.1.14.3.4	
	2.1.14.3.5	EX (SC) Events
	2.1.14.3.6	
		L3 Cache Performance Monitor Counters
		L3 Cache PMC Events
n I		struction Based Sampling (IBS)
		ability, and Serviceability (RAS) Features Check Architecture
3.1		
	3.1.1 0	
	3.1.1.1	Legacy Machine Check Architecture Machine Check Architecture Extensions
	3.1.1.2	Use of MCA Information
	3.1.1.3.1	
	3.1.1.3.1	•
		Tault Management  Jachine Check Registers
	3.1.2.1	Global Registers
	3.1.2.2	Machine Check Banks
	3.1.2.2.1	Legacy MCA Registers
	3.1.2.2.2	Legacy MCA MSRs
	3.1.2.2.3	MCAX Registers
	3.1.2.2.4	MCAX MSRs
	3.1.2.3	Access Permissions
		Cachine Check Errors
	3.1.3.1	Error Severities
	3.1.3.2	Exceptions and Interrupts
	3.1.3.3	Error Codes
	3.1.3.4	Extended Error Codes
	3.1.3.5	DOER and SEER State
	3.1.3.6	MCA Overflow Recovery
	3.1.3.7	MCA Recovery
		achine Check Features
	3.1.4.1	Error Thresholding

Error Simulation

3.1.4.2

5

	3.1.5	Software Guidelines
	3.1.5.1	Recognizing MCAX Support
	3.1.5.2	Communicating MCAX Support
	3.1.5.3	Machine Check Initialization
	3.1.5.4	Determining Bank Count
	3.1.5.5	Determining Bank Type
	3.1.5.6	Recognizing Error Type
	3.1.5.7	Machine Check Error Handling
3.2		ne Check Architecture Implementation
	3.2.1	Implemented Machine Check Banks
	3.2.2	Implemented Machine Check Bank Registers
	3.2.3	Mapping of Banks to Blocks
	3.2.4	Decoding Error Type
	3.2.5	MCA Banks
	3.2.5.1	LS
	3.2.5.1	IF
	3.2.5.3	L2
	3.2.5.4	DE
	3.2.5.5	EX
	3.2.5.6 3.2.5.7	FP L3
	3.2.5.8	CS
	3.2.5.9	PIE UMC
Creat	3.2.5.10	
4.1	_	gement Unit (SMU)
4.1		Registers
4.2	4.2.1	al (THM)
۸ ds.		Registers  form Management Link (APML)
5.1	Overvi	· · · · · · · · · · · · · · · · · · ·
3.1	5.1.1	Definitions
5.2		s Characteristics
۷,∠	5.2.1	SMBus Protocol Support
	5.2.1	
5.3		I2C Support occasion
3.3		SBI Processor Pins
	5.3.1	
	5.3.1.1 5.3.2	Physical Layer Characteristics Processor States
5.4	SBI Pro	
5.4	5.4.1	SBI Modified Block Write-Block Read Process Call
	5.4.2 5.4.2.1	SBI Remote Management Interface (SB-RMI) SB-RMI Processor State Access
	5.4.2.1.1	
	5.4.2.1.1	8
		9
	5.4.2.1.3	SB-RMI Protocol Status Codes SB-RMI Mailbox Service
	5.4.2.2	
	5.4.2.2.1	*
	5.4.2.3	SB-RMI Boot code status
	5.4.2.4	SB-RMI Register Access
	5.4.2.4.1	S .
	5.4.2.4.2	
	5.4.2.5	SB-RMI Alert
	5 <b>4</b> 3	SBI Error Detection and Recovery

	5.4.3.1	Error Detection
	5.4.3.1.1	ACK/NAK Mechanism
	5.4.3.1.2	Packet Error Correction (PEC)
	5.4.3.1.3	Bus Timeouts
	5.4.3.2	Error Recovery
	5.4.3.2.1	SBI Bus Reset
5.5	SBI Phy	ysical Interface
	5.5.1	SBI SMBus Address
	5.5.2	SBI Bus Timing
5.6	SB-RM	I Registers
SB Te	emperatu	re Sensor Interface (SB-TSI)
6.1	Overvie	2W
		Definitions
6.2	SB-TSI	Protocol
		SB-TSI Send/Receive Byte Protocol
	6.2.1.1	
		SB-TSI Read/Write Byte Protocol
		Alert Behavior
		Atomic Read Mechanism
		SB-TSI Temperature and Threshold Encodings
	6.2.6	
6.3		Physical Interface
		SB-TSI SMBus Address
		SB-TSI Bus Timing
		SB-TSI Bus Electrical Parameters
		Pass-FET Option
6.4	SB-TSI	Registers

## **List of Figures**

Figure 1:	Adobe® Reader Hyperlink Opens New Window Configuration
Figure 2:	Adobe® Reader Select Between Opened Files
Figure 3:	Adobe® Reader Show Toolbars Configuration
Figure 4:	Adobe® Reader Prev/Next Buttons
Figure 5:	Adobe® Reader Searching a Multiple Volume PPR
Figure 6:	Adobe® Reader Expand Current Bookmark Button
Figure 7:	Register Physical Mnemonic, Title, and Name
Figure 8.	Full Width Register Attributes

Figure 8: Full Width Register Attributes
Figure 9: Register Description

Figure 10: Register Instance Table: Content Ordering in a Row

Figure 11: Register Instance Table: MSR Example
Figure 12: Register Instance Table: MSR Range Example
Figure 13: Register Instance Table: BAR as Register Reference

Figure 14: Register Instance Table: Bus Implied to be 00h Figure 15: Register Instance Table: Data Port Select

Figure 16: Simple Register Field Example

Figure 17: Register Field Sub-Row for {Reset,AccessType,Init,Check}

Figure 18: Register Field Sub-Row for Description
Figure 19: Register Field Sub-Row for Valid Value Table
Figure 20: Register Field Sub-Row for Valid Bit Table

Figure 21: Register Sharing Domains Figure 22: Instance Parameters

Figure 23: SBI Transmission Protocol

Figure 24: RTS Thermal Management Example Figure 25: SB-TSI Thermal Management Example

Figure 26: Alert Assertion Diagram Figure 27: Pass FET Implementation

Table 50:

MCA STATUS FP

## **List of Tables**

Table 1: Reference Documents Listing Arithmetic and Logical Operator Definitions Table 2: Table 3: **Function Definitions** Table 4: Operator Precedence and Associativity Table 5: Register Mnemonic Definitions Table 6: **Logical Mnemonic Definitions** Table 7: Physical Mnemonic Definitions Table 8: AccessType Definitions Table 9: **Reset Type Definitions** Table 10: **Init Type Definitions Definitions** Table 11: Table 12: Package Definitions Table 13: PCI Device ID Assignments. Table 14: **Definitions** Table 15: SMM Initial State Table 16: SMM Save State Table 17: ICR Valid Combinations Table 18: **PMC** Definitions Table 19: Machine Check Terms and Acronyms Table 20: Legacy MCA MSR Layout MCAX MSR Layout Table 21: MCAX Implementation-Specific Register Layout Table 22: **Error Overwrite Priorities** Table 23: Table 24: Error Scope Hierarchy Table 25: Error Code Types Error code: transaction type (TT) Table 26: Error codes: cache level (LL) Table 27: Table 28: Error codes: memory transaction type (RRRR) Blocks Capable of Supporting MCA Banks Table 29: Mapping of Blocks to MCA\_IPID[HwId] and MCA\_IPID[McaType] Table 30: Table 31: Legacy MCA Registers MCAX Registers Table 32: Table 33: Core MCA Bank to Block Mapping Table 34: Non-core MCA Bank to Block Mapping Table 35: MCA STATUS LS Table 36: MCA ADDR LS Table 37: MCA\_SYND\_LS Table 38: MCA\_STATUS\_IF Table 39: MCA\_ADDR\_IF Table 40: MCA SYND IF MCA\_STATUS\_L2 Table 41: Table 42: MCA ADDR L2 MCA SYND L2 Table 43: Table 44: MCA STATUS DE Table 45: MCA ADDR DE MCA\_SYND\_DE Table 46: Table 47: MCA\_STATUS\_EX Table 48: MCA ADDR EX MCA SYND EX Table 49:

```
Table 51:
           MCA_ADDR_FP
           MCA SYND FP
Table 52:
           MCA_STATUS_L3
Table 53:
Table 54:
           MCA_ADDR_L3
Table 55:
           MCA SYND L3
Table 56:
           MCA STATUS CS
           MCA ADDR CS
Table 57:
Table 58:
           MCA_SYND_CS
Table 59:
           MCA_STATUS_PIE
Table 60:
           MCA_ADDR_PIE
           MCA_SYND_PIE
Table 61:
Table 62:
           MCA STATUS UMC
Table 63:
           MCA_ADDR_UMC
Table 64:
           MCA_SYND_UMC
Table 65:
           APML Definitions
Table 66:
           SB-RMI Functions
```

Table 67: SB-RMI Read Processor Register Command Protocol

Table 68: SB-RMI Read CPUID Command Protocol
 Table 69: SB-RMI Read Data/Status Command Protocol
 Table 70: SB-RMI Load Address Command Protocol

Table 71: SB-RMI Write Processor Register Command Protocol

Table 72: SB-RMI Status Codes

Table 73: SB-RMI Soft Mailbox Message
Table 74: SB-RMI Soft Mailbox Error Code
Table 75: SB-RMI Register Block Write Protocol
Table 76: SB-RMI Register Block Read Protocol
Table 77: SB-RMI Register Write Byte Protocol
Table 78: SB-RMI Register Read Byte Protocol

Table 79: SB-TSI Definitions

Table 80: SB-TSI CPU Temperature and Threshold Encoding Examples

Table 81: SB-TSI Temperature Offset Encoding Examples

Table 82: SB-TSI Address Encodings

#### 1 Overview

#### 1.1 Intended Audience

This document provides the processor behavioral definition and associated design notes. It is intended for platform designers and for programmers involved in the development of BIOS functions, drivers, and operating system kernel modules.

#### 1.2 Reference Documents

*Table 1: Reference Documents Listing* 

Table 1. Reference Documents Listing			
Term	Description		
docAPM1	AMD64 Architecture Programmer's Manual Volume 1: Application Programming, order# 24592.		
docAPM2	AMD64 Architecture Programmer's Manual Volume 2: System Programming, order# 24593.		
docAPM3	AMD64 Architecture Programmer's Manual Volume 3: Instruction-Set Reference, order# 24594.		
docAPM4	AMD64 Architecture Programmer's Manual Volume 4: 128-Bit and 256-Bit Media Instructions, order# 26568.		
docAPM5	AMD64 Architecture Programmer's Manual Volume 5: 64-Bit Media and x87 Floating-Point Instructions, order# 26569.		
docACPI	Advanced Configuration and Power Interface (ACPI) Specification. <a href="http://www.acpi.info">http://www.acpi.info</a> .		
docASF	Alert Standard Format Specification. <a href="http://dmtf.org/standards/asf">http://dmtf.org/standards/asf</a> .		
docDP	VESA DisplayPort Standard. <a href="http://www.vesa.org/vesa-standards">http://www.vesa.org/vesa-standards</a> .		
docIOMMU	AMD I/O Virtualization Technology Specification, order# 48882.		
docI2C	I2C Bus Specification. http://www.nxp.com/documents/user_manual/UM10204.pdf		
docJEDEC	JEDEC Standards. http://www.jedec.org.		
docPCIe	PCI Express® Specification. <a href="http://www.pcisig.org">http://www.pcisig.org</a> .		
docPCIlb	PCI Local Bus Specification. http://www.pcisig.org.		
docSDHC	Secure Digital Host Controller Standard Specification. <a href="https://www.sdcard.org">https://www.sdcard.org</a> .		
docSMB	System Management Bus (SMBus) Specification. <a href="http://www.smbus.org">http://www.smbus.org</a> .		
docUSB	Universal Serial Bus Specification. <a href="http://www.usb.org">http://www.usb.org</a> .		

#### 1.2.1 Documentation Conventions

When referencing information found in external documents listed in Reference Documents, the "=>" operator is used. This notation represents the item to be searched for in the reference document. For example:

docExDoc => Header1 => Header2

is to have the reader use the search facility when opening referenced document "docExDoc" and search for "Header2". "Header2" may appear more than once in "docExDoc", therefore, referencing the one that follows "Header1". In that case, the easiest way to get to Header2 is to use the search to locate Header1, then again to locate "Header2".

#### 1.3 Adobe® Reader

This section describes how to configure and use Adobe® Reader for the PPR PDFs.

Adobe Reader is the recommended tool for viewing PPR pdfs and can be downloaded at <a href="https://get.adobe.com/reader/">https://get.adobe.com/reader/</a>.

## 1.3.1 Adobe® Reader Configuration

This section describes how to configure Adobe Reader for the PPR PDFs.

## 1.3.1.1 Open Hyperlink Document in New Window

The Open Hyperlink Document in New Window setting opens a new window for a hyperlink, instead of opening the hyperlink document in the same window.

• Only when deselected are previously opened files visible in the Windows® pull-down menu.

#### Edit->Preferences:

- Documents
  - Open Settings:
    - Deselect: Open cross-document links in same window




Figure 1: Adobe® Reader Hyperlink Opens New Window Configuration

Figure 2 shows how when hyperlinking from volume 2 to volume 1, that volume 2 is left open. The check indicates the foreground window.




Figure 2: Adobe® Reader Select Between Opened Files

#### 1.3.1.2 Show Toolbars

If Toolbars is not shown:

- View->Show/Hide->Toolbar Items->Show Toolbars
- The toolbar is needed to see the "Previous View" and "Next View" buttons.



Figure 3: Adobe® Reader Show Toolbars Configuration

## 1.3.1.3 Show "Previous View" and "Next View" Buttons

If the "Previous View" (left arrow) and "Next View" (right arrow) buttons are not shown:

• Right click on toolbar-> Page Navigation-> select "Previous View" and "Next View" items.



Figure 4: Adobe® Reader Prev/Next Buttons

## 1.3.2 Adobe® Reader Usage

This section describes how to use Adobe Reader for the PPR PDFs.

NOTE: PDF's are distributed in zip format. In order to search and hyperlink between PDF volumes, the zip contents must be extracted to a folder.

## 1.3.2.1 Searching a Multiple Volume PPR

The PPR is a multiple PDF document and searching all PDFs is performed as follows:

- The zip of PDF files must be extracted to a directory where the search will be performed. A search across multiple PDF files can not be performed from within a zip of PDF's.
- Open search by selecting Edit -> Advanced Search (Shift+Ctrl+F)
- Select "All PDF Documents in" and select "Browse for Location...", which opens the "Browse For Folder" window.
- In the "Browse For Folder" window, select the folder that contains the PPR PDFs that need to be searched, and select OK.




Figure 5: Adobe® Reader Searching a Multiple Volume PPR

## 1.3.2.2 Cross-References and Hyperlinks

A cross-reference is a link to a location within the same PDF. A hyperlink is a link to a location within a different PDF.

- For cross-references, use "Previous View" to return from the current location to the previous location.
- Hyperlinks between documents leave the current location unchanged in the PDF that contained the hyperlink.
- In order for hyperlinks to work properly the zip of PDF's must be extracted to a directory. Hyperlinks will not function within a zip of PDF's.

## 1.3.2.3 Expand Current Bookmark

The bookmark pane can highlight the current bookmark associated with the viewer pane by selecting the "expand current bookmark" button, as shown below.




Figure 6: Adobe® Reader Expand Current Bookmark Button

#### 1.4 Conventions

## 1.4.1 Numbering

- Binary numbers: Binary numbers are indicated either by appending a "b" at the end (e.g., 0110b) or by Verilog syntax (e.g., 4'b0110).
- Hexadecimal numbers: Hexadecimal numbers are indicated by appending an "h" to the end (e.g., 45F8h) or by Verilog syntax (e.g., 16'h45F8).
- Decimal numbers: A number is decimal if not specified to be binary or hex.
- Exception: Physical register mnemonics are implied to be hex without the h suffix.
- Underscores in numbers: Underscores are used to break up numbers to make them more readable. They do not imply any operation (e.g., 0110\_1100).

## 1.4.2 Arithmetic And Logical Operators

In this document, formulas generally follow Verilog conventions for logic equations.

Table 2: Arithmetic and Logical Operator Definitions

Operator	Definition		
{}	Concatenation. Curly brackets are used to indicate a group of bits that are concatenated together.		
	Each set of bits is separated by a comma (e.g., {Addr[3:2], Xlate[3:0]} represents a 6-bit values;		
	the two MSBs are Addr[3:2] and the four LSBs are Xlate[3:0]).		
	Bitwise OR (e.g., 01b   10b == 11b).		
	Logical OR (e.g., 01b    10b == 1b). It treats a multi-bit operand as 1 if >= 1 and produces a 1-bit		
	result.		
&	Bitwise AND (e.g., 01b & 10b == 00b).		
&&	Logical AND (e.g., 01b && 10b == 1b). It treats a multi-bit operand as 1 if >= 1 and produces a 1-		
	bit result.		

٨	Bitwise exclusive-OR (e.g., $01b \land 10b == 11b$ ). Sometimes used as "raised to the power of" as well, as indicated by the context in which it is used (e.g., $2^2 == 4$ ).		
~	Bitwise NOT (also known as one's complement). (e.g., ~10b == 01b).		
!	Logical NOT (e.g., !10b == 0b). It treats a multi-bit operand as 1 if >= 1 and produces a 1-bit result.		
<, <=, >,	Relational. Less than, Less than or equal, greater, greater than or equal, equal, and not		
>=, ==, !=	equal.		
+, -, *, /, %	Arithmetic. Addition, subtraction, multiplication, division, and modulus.		
<<	Bitwise left shift. Shift left first operand by the number of bits specified by the 2nd operand (e.g., 01b << 01b == 10b).		
>>	Bitwise right shift. Shift right first operand by the number of bits specified by the 2nd operand (e.g., $10b >> 01b == 01b$ ).		
?:	Ternary conditional (e.g., condition? value if true: value if false).		

*Table 3: Function Definitions* 

Term	Description		
ABS	ABS(integer expression): Remove sign from signed value.		
FLOOR	FLOOR(integer expression): Rounds real number down to nearest integer.		
CEIL	CEIL(real expression): Rounds real number up to nearest integer.		
MIN	MIN(integer expression list): Picks minimum integer or real value of comma separated list.		
MAX	MAX(integer expression list): Picks maximum integer or real value of comma separated list.		
COUNT	COUNT(integer expression): Returns the number of binary 1's in the integer.		
ROUND	ROUND(real expression): Rounds to the nearest integer; halfway rounds away from zero.		
UNIT	UNIT(register field reference): Input operand is a register field reference that contains a valid values table that defines a value with a unit (e.g., clocks, ns, ms, etc.). This function takes the value in the register field		
POW	and returns the value associated with the unit (e.g., If the field had a valid value definition where 1010b was defined as 5 ns). Then if the field had the value of 1010b, then UNIT() would return the value 5.  POW(base, exponent): POW(x,y) returns the value x to the power of y.		

## 1.4.2.1 Operator Precedence and Associativity

This document follows C operator precedence and associativity. The following table lists operator precedence (highest to lowest). Their associativity indicates in what order operators of equal precedence in an expression are applied. Parentheses are also used to group subexpressions to force a different precedence; such parenthetical expressions can be nested and are evaluated from inner to outer (e.g., " $X = A \parallel B \& C$ " is the same as " $X = A \parallel (B \& C)$ ").

*Table 4: Operator Precedence and Associativity* 

Operator	Description	Associativity
!, ~	Logical negation/bitwise complement	right to left
*, /, %	Multiplication/division/modulus	left to right
+, -	Addition/subtraction	left to right
<<,>>	Bitwise shift left, Bitwise shift right	left to right
< , <=, >,	Relational operators	left to right
>=, ==, !=		
&	Bitwise AND	left to right
٨	Bitwise exclusive OR	left to right
	Bitwise inclusive OR	left to right
&&	Logical AND	left to right

	Logical OR	left to right
?:	Ternary conditional	right to left

## 1.4.3 Register Mnemonics

A register mnemonic is a short name that uniquely refers to a register, either all instances of that register, some instances, or a single instance.

Every register instance can be expressed in 2 forms, logical and physical, as defined below.

*Table 5: Register Mnemonic Definitions* 

Term	Description	
logical mnemonic	The register mnemonic format that describes the register functionally, what namespace to	
	which the register belongs, a name for the register that connotes its function, and optionally,	
	named parameters that indicate the different function of each instance (e.g.,	
	Link::Phy::PciDevVendIDF3). See 1.4.3.1 [Logical Mnemonic].	
physical mnemonic	The register mnemonic that is formed based on the physical address used to access the	
	register (e.g., D18F3x00). See 1.4.3.2 [Physical Mnemonic].	

## 1.4.3.1 Logical Mnemonic

The logical mnemonic format consists of a register namespace, a register name, and optionally a register instance specifier (e.g., register namespace::register name register instance specifier).

#### For Unb::PciDevVendIDF3:

- The register namespace is Unb, which is the UNB IP register namespace.
- The register name is PciDevVendIDF3, which reads as PCICFG device and vendor ID in Function 3.
- There is no register instance specifier because there is just a single instance of this register.

## For Dct::Phy::CalMisc2\_dct[1:0]\_chiplet[BCST,3:0]\_pad[BCST,11:0]:

- The register namespace is Dct::Phy, which is the DCT PHY register namespace.
- The register name is CalMisc2, which reads as miscellaneous calibration register 2.
- The register instance specifier is \_dct[1:0]\_chiplet[BCST,3:0]\_pad[BCST,11:0], which indicates that there are 2 DCTPHY instances, each IP for this register has 5 chiplets (0-3 and BCST), and for each chiplet 13 pads (0-11 and BCST). This register has 130 instances. (2\*5\*13)

*Table 6: Logical Mnemonic Definitions* 

Term	Description	
register namespace	A namespace for which the register name must be unique. A register namespace	
	indicates to which IP it belongs and an IP may have multiple namespaces. A	
	namespace is a string that supports a list of "::" separated names. The convention is	
	for the list of names to be hierarchical, with the most significant name first and the	
	least significant name last (e.g., Link::Phy::Rx is the RX component in the Link	
	PHY).	
register name	A name that connotes the function of the register.	
register instance specifier	The register instance specifier exists when there is more than one instance for a	
	register. The register instance specifier consists of one or more register instance	
	parameter specifier (e.g., The register instance specifier	
	_dct[1:0]_chiplet[BCST,3:0]_pad[BCST,11:0] consists of 3 register instance	
	parameter specifiers, _dct[1:0], _chiplet[BCST,3:0], and _pad[BCST,11:0]).	

register instance parameter specifier	A register instance parameter specifier is of the form _register parameter name[register parameter value list] (e.g., The register instance parameter specifier _dct[1:0] has a register parameter name of dct (The DCT PHY instance name) and a register parameter value list of "1:0" or 2 instances of DCT PHY).	
register parameter name	A register parameter name is the name of the number of instances at some level of the logical hierarchy (e.g., The register parameter name dct specifies how many instances of the DCT PHY exist).	
register parameter value list	The register parameter value list is the logical name for each instance of the register parameter name (e.g., For _dct[1:0], there are 2 DCT PHY instances, with the logical names 0 and 1, but it should be noted that the logical names 0 and 1 can correspond to physical values other than 0 and 1). It is the purpose of the AddressMappingTable to map these register parameter values to physical address values for the register.	

## 1.4.3.2 Physical Mnemonic

The physical register mnemonic format varies by the access method. The following table describes the supported physical register mnemonic formats.

Table 7: Physical Mnemonic Definitions

Term	Description	
PCICFG	The PCICFG, or PCI defined configuration space, physical register mnemonic format	
	is of the form DXFYxZZZ. X specifies the hexadecimal device number (this may be	
	1or 2 digits). Y specifies the function number. ZZZ specifies the hexadecimal byte	
	address (This may be 2 or 3 digits. e.g., D18F3x40 specifies the register at device 18h,	
	function 3, and address 40h).	
BAR	The BAR, or base address register, physical register mnemonic format is of the form	
	PREFIXxZZZ. PREFIX is an all capital letter name that connotes the BAR to which	
	the offset is added to get the physical address of the operation. ZZZ is the offset.	
MSR	The MSR, or x86 model specific register, physical register mnemonic format is of the	
	form MSRXXXX_XXXX, where XXXX_XXXX is the hexadecimal MSR number.	
	This space is accessed through x86 defined RDMSR and WRMSR instructions.	
PMC	The PMC, or x86 performance monitor counter, physical register mnemonic format is	
	any of the forms {PMCxXXX, L2IPMCxXXX, NBPMCxXXX}, where XXX is the	
	performance monitor select.	
CPUID	The CPUID, or x86 processor identification state, physical register mnemonic format	
	is of the form CPUID FnXXXX_XXXX_EiX[_xYYY], where XXXX_XXXX is the	
	hex value in the EAX and YYY is the hex value in ECX.	

## 1.4.4 Register Format

A register is a group of register instances that have the same field format (same bit indices and field names).

## 1.4.4.1 Register Instances

All instances of a register:

- Have the same:
  - Field bit indices and names
  - Field titles, descriptions, valid values.
  - Register title

- · Register description
- Fields may have different: (instance specific)
  - Access Type. See 1.4.4.10 [Field Access Type].
  - Reset. See 1.4.4.11 [Field Reset].
  - Init. See 1.4.4.12 [Field Initialization].
  - Check. See 1.4.4.13 [Field Check].

## 1.4.4.2 Register Physical Mnemonic, Title, and Name

A register definition is identified by a table that starts with a heavy bold line. The information above the bold line in order is:

- 1. The physical mnemonic of the register.
  - A register that has multiple instances, may have instances that have different access methods, each with it's own physical mnemonic format.
  - In the event that there are multiple physical mnemonic formats, the physical mnemonic format chosen is the most commonly used physical mnemonic.
  - The physical mnemonic is not intended to represent the physical mnemonics of all instances of the register. It is only a visual aid to identify a register when scanning down a list, for readers that prefer to find registers by physical mnemonic. If "..." occurs in the physical mnemonic, the range is first ... last. There is no implication as to how many instances exist between first and last. See 1.4.4.5 [Register Instance Table].
- 2. The register title in brackets.
- 3. The register name in parenthesis.

Physical M	nemonic Title Name		
MSR00	00_0010 [Time Stamp Counter] (TSC)		
Read-w	Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
Core::X86	::Msr::TSC_lthree[1:0]_core[3:0]_thread[1:0]; MSR00000010		
Bits	Description		
63:0	TSC: time stamp counter. Read-write, Volatile. Reset: 0. The TSC increments at the P0 frequency. The TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest mode is affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based value (as if TSCRatio == 1.0) when (TSCRatio!= 1.0).		

*Figure 7: Register Physical Mnemonic, Title, and Name* 

## 1.4.4.3 Full Width Register Attributes

The first line that follows the bold line contains the attributes that apply to all fields of the register. This row is rendered as a convenience to the reader and replicates content that exists in the register field.

- AccessType: If all non-reserved fields of a register have the same access type, then the access type is rendered in this row.
  - The supported access types are specified by 1.4.4.10 [Field Access Type].
  - The example figure shows that the access type "Read-write, Volatile" applies to all non-reserved fields of the register.
- Reset: If all non-reserved fields of a register have a constant reset and are all the same type (Warm, Cold, Fixed), then the full width register reset is rendered in this row. The example figure shows the reset "0000 0000 0000 0000h". See 1.4.4.11 [Field Reset].
  - The value zero (0) is assumed for display purposes for all reserved fields.
- If none of the above content is rendered, then this row of the register is not rendered.

MSR00	MSR0000_0010 [Time Stamp Counter] (TSC)		
Read-wr	Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
Core::X86::	re::X86::Msr::TSC_lthree[1:0]_core[3:0]_thread[1:0]; MSR00000010		
Bits	Description		
63:0	TSC: time stamp counter. Read-write, Volatile. Reset: 0. The TSC increments at the P0 frequency. The		
	TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest mode is		
	affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based		

Figure 8: Full Width Register Attributes

value (as if TSCRatio == 1.0) when (TSCRatio != 1.0).

## 1.4.4.4 Register Description

The register description is optional and appears after the "full width register attributes" row and before the "register instance table" rows. The register description can be one or more paragraphs.

PciDevV	endIDF3 [Device/Vendor ID]	
Read-onl	Read-only. Reset: 0000_1022h.	
A register	A register description.	
	That can be multiple paragraphs.	
Link::Phy::T	Link::Phy::Tx::PciDevVendIDF3; D18F3x00	
Bits	Description	
31:16	DeviceID: device ID. Read-only. Reset: Fixed,0000h.	
15:0	VendorID: vendor ID. Read-only. Reset: Fixed,1022h. Init: 1234h.	

Figure 9: Register Description

## 1.4.4.5 Register Instance Table

The zero or more rows of 8-pt font before the Bits/Description row is the register instance table.

The register instance table can generally be described as follows:

- Each row describes the access method of one or more register instances.
- If a row describes two or more instances, then the logical instance range, left to right, corresponds to the physical range, left to right.
- The absence of register instance rows indicates that the register exists for documentation purposes, and no access method is described for the register.

Because there are multiple access methods for all the registers, each of the following subsections describes an aspect of the register instance table in isolation.

## 1.4.4.5.1 Content Ordering in a Row

Content in a register instance table row is ordered as follows:

- The text up to the first semicolon is the logical mnemonic.
  - See 1.4.3.1 [Logical Mnemonic].
- The text after the first semicolon is the physical mnemonic.
  - See 1.4.3.2 [Physical Mnemonic].

 Optionally, content after the physical mnemonic provides additional information about the access method for the register instances in the row.

## BXXD00F0x000 (NB\_VENDOR\_ID)

Read-only. Reset: 1022h.
Vendor ID Register
IOHC::NB_VENDOR_ID_aliasHOS[T; BXXD00F0x00 <mark>0; BXX=IOHC::NB_BUS_NUM_CNTL_aliasSMN[NB_BUS_NUM]</mark>
IOHC::NB_VENDOR_ID_aliasSMN; NBCFGx00000000; NBCFG=13B0_0000h

Figure 10: Register Instance Table: Content Ordering in a Row

## 1.4.4.5.2 Multiple Instances Per Row

Multiple instances in a row is represented by a single dimension "range" in the logical mnemonic and the physical mnemonic.

The single dimension order of instances is the same for both the logical and physical mnemonic. The first logical mnemonic is associated with the first physical mnemonic, so forth for the 2nd, up until the last.

- Brackets indicates a list, most significant to least significant.
- The ":" character indicates a continuous range between 2 values.
- The "," character separates non-contiguous values.
- There are some cases where more than one logical mnemonic maps to a single physical mnemonic.

Note that it is implied that the MSR {lthree,core,thread} parameters are not part of a range.

#### Example:

NAMESP::REGNAME inst[BLOCK[5:0],BCST] aliasHOST; FFF1x00000088 x[000[B:6] 0001,00000000]

- There are 7 instances.
- NAMESP is the namespace.
- 6 instances are represented by the sub-range 000[B:6] 0001.
- \_instBCST corresponds to FFF1x00000088\_x00000000.
- \_inst BLOCK 0 corresponds to FFF1x00000088\_x00060001.
- .
- \_inst BLOCK 5 corresponds to FFF1x00000088\_x000B0001.

## 1.4.4.5.3 MSR Access Method

The MSR parameters {lthree,core,thread} are implied by the identity of the core on which the RDMSR/WRMSR is being executed, and therefore are not represented in the physical mnemonic.

#### MSRs that are:

- per-thread have the {lthree,core,thread} parameters.
- per-core do not have the thread parameter.
- per-L3 do not have the {core,thread} parameters.
- common to all L3's do not have the {lthree,core,thread} parameters.

#### 1.4.4.5.3.1 MSR Per-Thread Example

An MSR that is per-thread has all three {lthree,core,thread} parameters and all instances have the same physical mnemonic.

MSR0000_0010 [Time S	tamp Counter] (TSC)
----------------------	---------------------

Read-wri	Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Core::X86::N	Core::X86::Msr::TSC_lthree[1:0]_core[3:0]_thread[1:0].MSR00000010	
Bits	Description	
63:0	TSC: time stamp counter. Read-write, Volatile. Reset: 0. The TSC increments at the P0 frequency. The	
	TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest mode is	
	affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based	
	value (as if TSCRatio == 1.0) when (TSCRatio != 1.0).	

Figure 11: Register Instance Table: MSR Example

## 1.4.4.5.3.2 MSR Range Example

An MSR can exist as a range for a parameter other than the {lthree,core,thread} parameters.

In the following example the n parameter is a range. The \_n0 value corresponds to MSR0000\_0201, and so on.

## MSR0000 0201 [Variable-Size MTRRs Mask] (MtrrVarMask)

Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::MtrrVarMask_n[7:0]_lthree[1:0]_core[3:0]; MSR0000_020[[F,D,B,9,7,5,3,1]]	

Figure 12: Register Instance Table: MSR Range Example

#### 1.4.4.5.4 BAR Access Method

The BAR access method is indicated by a physical mnemonic that has the form PREFIXxNUMBER.

• Example: APICx0000. The BAR prefix is "APIC".

The BAR prefix represents either a constant or an expression that consists of a register reference.

## 1.4.4.5.4.1 BAR as a Register Reference

A relocatable BAR is when the base of an IP is not a constant.

• The prefix NTBPRIBAR0 represents the base of the IP, the value of which comes from the register NBIFEPFNCFG::BASE ADDR 1 aliasHOST instNBIF0 func1[BASE ADDR].

## NTBPRIBAR0x00000 (NTB\_SMU\_PCTRL0)

Reset: 0000_0000h.
NTB::NTB_SMU_PCTRL0_aliasHOSTPRI_NTBPRIBAR0x00000;
NTBPRIBARO-NBIFEPFNCFG::BASE_ADDR_1_aliasHOST_instNBIF0_func1[BASE_ADDR]
NTB::NTB_SMU_PCTRL0_aliasHOSTSEC; NTBSECBAR0x100000; NTBSECBAR0=NBIFEPFNCFG::BASE ADDR 1 aliasHOST instNBIF2 func1[BASE ADDR]
NTB::NTB_SMU_PCTRL0_aliasSMN; NTBx00000000; NTB=0400_0000h

Figure 13: Register Instance Table: BAR as Register Reference

## 1.4.4.5.5 PCICFG Access Method

The PCICFG access method is indicated by a physical mnemonic that has the form DXXFXxNUMBER. There are 2 cases:

- Bus omitted and implied to be 00h.
- Bus represented as BXX and indicates that the bus is indicated by a register field.

#### Example:

- Example: D18F0x000. (The bus, when omitted, is implied to be 00h)
- Example: BXXD0F0x000. (The bus as an expression that includes a register reference)

## 1.4.4.5.5.1 PCICFG Bus Implied to be 00h

#### Example:

• The absence of a B before the D14 implies that the bus is 0.

FCH::ITF::LPC::PciDevVendID\_aliasHOST; D14F3x000

Figure 14: Register Instance Table: Bus Implied to be 00h

## 1.4.4.5.6 Data Port Access Method

A data port requires that the data port select be written before the register is accessed via the data port.

## Example:

- The data port select value follows the "\_x".
- The data port select register follows the "DataPortWrite=".

```
DF::FabricBlockInstanceCount_inst[PIE0,BCST]_aliasHOST; D18F0x040_x[00050001,00000000]; DataPortWrite=DF::FabricConfigAccessControl
DF::FabricBlockInstanceCount_inst[PIE0,BCST]_aliasSMN; DFF0x000000040_x[00050001,00000000]; DFF0=0001_C000h;
DataPortWrite=DF::FabricConfigAccessControl
```

Figure 15: Register Instance Table: Data Port Select

#### 1.4.4.6 Register Field Format

The register field definition are all rows that follow the Bits/Description row. Each field row represents the definition of a bit range, with the bit ranges ordered from most to least significant. There are 2 columns, with the left column defining the field bit range, and the right column containing the field definition.

There are 2 field definition formats, simple and complex. If the description can be described in the simple one paragraph format then the simple format is used, else the complex format is used.

## 1.4.4.7 Simple Register Field Format

The simple register format compresses all content into a single paragraph with the following implied order:

- 1. Field Name (required)
  - Allowed to be Reserved. See 1.4.4.9 [Field Name is Reserved].
  - "FFXSE" in the example figure.
- 2. Field Title
  - "fast FXSAVE/FRSTOR enable" in the example figure.
- 3. Field Access Type. See 1.4.4.10 [Field Access Type].
  - In the example figure the access type is "Read-write".

- 4. Field Reset. See 1.4.4.11 [Field Reset].
  - In the example figure the reset is warm reset and "0".
- 5. Field Init. See 1.4.4.12 [Field Initialization].
- 6. Field Check. See 1.4.4.13 [Field Check].
- 7. Field Valid Values. If the valid values are single bit (e.g., 0=, 1=). See 1.4.4.14 [Field Valid Values].
  - In the example figure the 1= definition begins with "Enables" and ends with "mechanism".
  - In the example figure there is no 0= definition.
- 8. Field Description. If it is a single paragraph.
  - In the example figure the field description begins with "This is" and ends with "afterwards".

All fields that do not exist are omitted.

14 FFXSE: fast FXSAVE/FRSTOR enable. Read-write Reset: 0. 1=Enables the fast FXSAVE/FRSTOR mechanism. A 64-bit operating system may enable the fast FXSAVE/FRSTOR mechanism if (Core::X86::Cpuid::FeatureExtIdEdx[FFXSR] == 1). This bit is set once by the operating system and its value is not changed afterwards.

Figure 16: Simple Register Field Example

#### 1.4.4.8 Complex Register Field Format

Content that cannot be expressed in the single paragraph format is broken out to a separate sub-row (a definition column row).

Additional sub-rows are added in the following order:

- 1. Complex expression for {Reset, AccessType, Init, Check}.
- 2. Instance specific {Reset,AccessType,Init,Check} values.
- 3. Description, if more than 1 paragraph.
- 4. Valid values, if more than 0=/1=. Or a Valid bit table. (see figure)

The following figure highlights a complex access type specification.

63:0 APerfReadOnly: read-only actual core clocks counter. Reset: 0. This register increments in proportion to the actual number of core clocks cycles while the core is in C0. See Core::X86::Msr::MPerfReadOnly. This register is not affected by writes to Core::X86::Msr::APERF.

AccessType: Core::X86::Msr::HWCR[EffFreqReadOnlyLock]? Read-only, Volatile: Readwrite, Volatile.

Figure 17: Register Field Sub-Row for {Reset,AccessType,Init,Check}

The following figure highlights a complex description specification.

4 INVDWBINVD: INVD to WBINVD conversion. Read-write. Reset: 1. Check: 1. 1=Convert INVD to WBINVD.

**Description**: This bit is required to be set for normal operation when any of the following are true:

- An L2 is shared by multiple threads.
- · An L3 is shared by multiple cores.
- CC6 is enabled.
- Probe filter is enabled.

Figure 18: Register Field Sub-Row for Description

The following figure highlights a complex valid value table, used either when the field is more than 1 bit or when the definition is more than a single sentence.

2:1	CpuWdtTimeBase: CPU watchdog timer time base. Read-write. Reset: 0. Specifies the time base for the timeout period specified in CpuWdtCountSel.							
	ValidValues:							
	Value Description							
00b 1.31ms								
	01b 1.28us 10b Reserved (5ns)							
	11b	Reserved						

Figure 19: Register Field Sub-Row for Valid Value Table

The following figure highlights a valid bit table which is used when each bit has a specific function.

	II						
55:52	Reserved.						
51:48	SliceMask. Read-write. Reset: 0.						
1	ValidValues:						
	Bit Description						
	[0] L3 Slice 0 mask.						
	L3 Slice 1 mask.						
	L3 Slice 2 mask.						
	[3]	L3 Slice 3 mask.					

Figure 20: Register Field Sub-Row for Valid Bit Table

#### 1.4.4.9 Field Name is Reserved

When a register field name is Reserved, and it does not explicitly specify an access type, then the implied access type is "write-as-read".

- Reads must not depend on the read value.
- Writes must only write the value that was read.

## 1.4.4.10 Field Access Type

The AccessType keyword is optional and specifies the access type for a register field. The access type for a field is a comma separated list of the following access types.

*Table 8: AccessType Definitions* 

	· ·
Term	Description
Read-only	Readable; writes are ignored.
Read-write	Readable and writable.
Read	Readable; must be associated with one of the following {Write-once, Write-1-only, Write-1-to-
	clear, Error-on-write}.
Write-once	Capable of being written once; all subsequent writes have no effect. If not associated with Read,
	then reads are undefined.

Write-only	Writable. Reads are undefined.						
Write-1-only	Writing a 1 sets to a 1; Writing a 0 has no effect. If not associated with Read, then reads are undefined.						
Write-1-to-clear	Writing a 1 clears to a 0; Writing a 0 has no effect. If not associated with Read, then reads are undefined.						
Write-0-only	Writing a 0 clears to a 0; Writing a 1 has no effect. If not associated with Read, then reads are undefined.						
Error-on-read	Error occurs on read.						
Error-on-write	Error occurs on write.						
Error-on-write-0	Error occurs on bitwise write of 0.						
Error-on-write-1	Error occurs on bitwise write of 1.						
Inaccessible	Not readable or writable (e.g., Hide ? Inaccessible : Read-Write).						
Configurable	Indicates that the access type is configurable as described by the documentation.						
Unpredictable	The behavior of both reads and writes is unpredictable.						
Reserved-write-	Reads are undefined. Must always write 1.						
as-1							
Reserved-write-	Reads are undefined. Must always write 0.						
as-0							
Volatile	Indicates that a register field value may be modified by hardware, firmware, or microcode when						
	fetching the first instruction and/or might have read or write side effects. No read may depend on						
	the results of a previous read and no write may be omitted based on the value of a previous read or						
	write. Not volatile indicates that software may service a read from the results of a previous read and						
	that a write may be dropped if it's value matches the value previously read or written.						

## 1.4.4.10.1 Conditional Access Type Expression

The ternary operator can be used to express an access type that is conditional on an expression that can contain any of the following:

- A register field value
- A constant
- A definition

#### **1.4.4.11** Field Reset

The Reset keyword is optional and specifies the value for a register field at the time that hardware exits reset, before firmware initialization initiates.

Unless preceded by one of the following prefixes, the reset value is called warm reset and the value is applied at both warm and cold reset.

*Table 9: Reset Type Definitions* 

Type	Description		
Cold	Cold reset. The value is applied only at cold reset.		
Fixed	The read value that applies at all times.		

### 1.4.4.12 Field Initialization

The Init keyword is optional and specifies an initialization recommendation for a register field.

If present, then there is an optional prefix that specifies the owner of the initialization. See Table 10 [Init Type Definitions].

• Example: Init: BIOS,2'b00. //A initialization recommendation for a field to be programmed by BIOS.

*Table 10: Init Type Definitions* 

Type	Description
BIOS	Initialized by AMD provided AMD Generic Encapsulated Software Architecture (AGESA™)
	x86 software.
SBIOS	Initialized by OEM or IBV provided x86 software, also called Platform BIOS.
OS	Initialized by OS or Driver.

## 1.4.4.13 Field Check

The Check keyword is optional and specifies the value that is recommended for firmware/software to write for a register field. It is a recommendation, not a requirement, and may not under all circumstances be what software programs.

## 1.4.4.14 Field Valid Values

A register can optionally have either a valid values table or a valid bit table:

- A valid values table specifies the definition for specific field values.
- A valid bit table specifies the definition for specific field bits.

## 1.5 Definitions

Table 11: Definitions

Term	Description					
AGESA <sup>TM</sup>	AMD Generic Encapsulated Software Architecture.					
AP	Applications Processor.					
APML	Advanced Platform Management Link.					
APU	Accelerated Processing Unit.					
BatteryPower	The system is running from a limited energy or battery power source or otherwise undocked from a continuous power supply. Setting using this definition may be required to change during run time.					
BCD	Binary Coded Decimal number format.					
BCS	Base Configuration Space.					
BIST	Built-In Self-Test. Hardware within the processor that generates test patterns and verifies that they are stored correctly (in the case of memories) or received without error (in the case of links).					
Boot VID	Boot Voltage ID. This is the VDD and VDDNB voltage level that the processor requests from the external voltage regulator during the initial phase of the cold boot sequence.					
C-states	These are ACPI defined core power states. C0 is operational. All other C-states are low-power states in which the processor is not executing code. See docACPI.					
Cold reset	PWROK is de-asserted and RESET_L is asserted.					
COF	Current operating frequency of a given clock domain.					
DID	Divisor Identifier. Specifies the post-PLL divisor used to reduce the COF.					
Doubleword	A 32-bit value.					
DW	Doubleword.					
EDC	Electrical design current. Indicates the maximum current the voltage rail can demand for a short, thermally insignificant time.					

ECS	Extended Configuration Space.							
FCH	The integrated platform subsystem that contains the IO interfaces and bridges them to the system							
	BIOS. Previously included in the Southbridge.							
FID	Frequency Identifier. Specifies the PLL frequency multiplier for a given clock domain.  An internal free running timer used by many power management features.							
FreeRunSampleTim	An internal free running timer used by many power management features.							
er								
GB	Gbyte or Gigabyte; 1,073,741,824 bytes. Giga-Transfers per second.							
GT/s	Giga-Transfers per second. Hardware Thermal Control.							
НТС								
HTC-active state	Hardware-controlled lower-power, lower performance state used to reduce temperature.							
IFCM	Isochronous flow-control mode, as defined in the link specification.							
IO configuration	Access to configuration space though IO ports CF8h and CFCh.							
IP	In electronic design, a semiconductor Intellectual Property, IP, or IP block is a reusable unit of logic, cell, or integrated circuit layout design that is the intellectual property of one party.							
KB	Kbyte or Kilobyte; 1024 bytes.							
Master abort	This is a PCI-defined term that is applied to transactions on other than PCI buses. It indicates that the transaction is terminated without affecting the intended target; Reads return all 1s; Writes are discarded; the master abort error code is returned in the response, if applicable; master abort error bits are set if applicable.							
MB	Megabyte; 1024 KB.							
MMIO	Memory-Mapped Input-Output range. This is physical address space that is mapped to the IO functions such as the IO links or MMIO configuration.							
MMIO	Access to configuration space through memory space.							
configuration								
OW	Octword. An 128-bit value.							
PCIe®	PCI Express.							
PCS	Physical Coding Sublayer.  A package containing one or more Nodes, See Node							
Processor	A package containing one or more Nodes. See Node.							
QW	Quadword. A 64-bit value.							
REFCLK	Reference clock. Refers to the clock frequency (100 MHz) or the clock period (10 ns) depending on the context used.							
RX	Receiver.							
Shutdown	A state in which the affected core waits for either INIT, RESET, or NMI. When shutdown state is entered, a shutdown special cycle is sent on the IO links.							
SMAF	System Management Action Field. This is the code passed from the SMC to the processors in STPCLK assertion messages.							
SMC	System Management Controller. This is the platform device that communicates system management state information to the processor through an IO link, typically the system IO hub.							
Speculative event	A performance monitor event counter that counts all occurrences of the event even if the event occurs during speculative code execution.							
SSC	Spread Spectrum Clocking.							
TDC	Thermal Design Current.							
TDP	Thermal Design Power. A power consumption parameter that is used in conjunction with thermal specifications to design appropriate cooling solutions for the processor.							
TOM	Top of Memory.							
TOM2	Top of extended Memory.							
TX	Transmitter.							
UMI	Unified Media Interface. The link between the processor and the FCH.							
VID	Voltage level identifier.							
Warm reset	RESET_L is asserted only (while PWROK stays high).							

XBAR	Cross bar; command packet switch.

## 1.6 Changes Between Revisions and Product Variations

#### 1.6.1 Revision Conventions

The processor revision is specified by CPUID\_Fn00000001\_EAX (FamModStep) or CPUID\_Fn80000001\_EAX (FamModStepExt). This document uses a revision letter instead of specific model numbers. Where applicable, the processor stepping is indicated after the revision letter. All behavior marked with a revision letter apply to future revisions unless they are superseded by a change in a later revision. See the revision guide in 1.2 [Reference Documents] for additional information about revision determination.

#### 1.7 Package

## 1.7.1 Package type

The following packages are supported.

*Table 12: Package Definitions* 

Term	Description
FT6	Smaller form factor package for direct solder boards (BGA).

#### 1.8 Processor Overview

#### 1.8.1 Features

The Family 17h Models A0h-AFh addition to AMD's offering of Accelerated Processing Units (APUs). This System-On-a-Chip (SoC) has been created to meet the needs of energy efficient laptop computing environments based on the x86 CPU architecture for 9th Generation APUs. It features AMD's Infinity Fabric™ (Scalable Data Fabric or SDF) for these market segments maximizing bandwidth utilization across the system with minimal latencies to boost overall system performance. The SoC is a solution that includes integrated IO, graphics, multimedia, and memory interfaces, where no supporting chipset is necessary, resulting in a lower Bill of Materials (BoM) cost.

- Package:
  - FT6 Notebook class package.
  - Note: Package revisions are used to define different functionality, see applicable FDS.
- Energy Efficiency:
- Central Processing Units (CPU):
  - Core Complex (CCX) with up to 4 CUs, where each CU may run in single-thread mode (1T) or two-thread SMT mode (2T), for a total of up to 8T.
  - 512KiB of L2 per CU, for a total of 2MiB L2.
  - 4MB L3 size for the CCX.
- Integrated Graphics.
- Multimedia Hub (MMHUB).
  - Video Controller
  - Audio Co-Processor:

- Audio DSP for low power audio playback (Azalea).
- High Definition Audio.
- Wake on Voice support.
- Display Controller:
  - Supports maximum 4 independent display timings simultaneously.
- Scalable Data Fabric.
- Memory interface:
  - 2 Unified Memory Controllers (UMC), supporting two x32b DRAM channels for LPDDR5.
  - Note:
    - Only soldered-down form factor supported.
    - Doesn't support non-power of 2 DRAM channel interleaving.
- System Management Unit (SMU):
  - Platform Security Processor and System Management Unit
  - Thermal monitoring.
  - · Power gating.
- NBIO:
  - 1 IOHUB
  - 6x8 Gen4 PCIe® Controller (4 ports and 4 lanes supported in FT6 package)
  - Support for OBFF and LTR end-to-end.
- FCH:
  - ACPI.
  - CLKGEN/CGPLL.
  - GPIOs (varying number depending on muxing).
  - Real-Time Clock (RTC).
  - SMBus (2 ports).
  - · eSPI.
  - Up to 3 UART ports.
- USB:
  - 2 ports of USB3.1 Gen2 with integrated Type-C Switch with DP Alt Mode support.
  - 1 ports of USB3.1 Gen2.
  - 3 ports of USB2.0.
- PHY for USB Type-C with integrated DP Alt Mode Switching.

The table, Table 13 [PCI Device ID Assignments.], shows the Family 17h, Models A0h-AFh PCI Vendor ID and Device ID assignments. Graphics uses the ATI Vendor ID of 1002h, the others use the AMD Vendor ID of 1022h.

*Table 13: PCI Device ID Assignments.* 

Tweete 10.1 et 2 evice 12 1 2019evice						
Vendor ID	Device ID	Bus	Device	Function	Component	
1022h	1455h	A	0	0	PCIe® Dummy Function	
1022h	1455h	В	0	0	PCIe® Dummy Function	
1022h	1455h	С	0	0	PCIe® Dummy Function	
1022h	14B5h	0	0	0	Root Complex	
1022h	1724h	0	24	0	Data Fabric: Device 18h; Function 0	
1022h	1725h	0	24	1	Data Fabric: Device 18h; Function 1	
1022h	1726h	0	24	2	Data Fabric: Device 18h; Function 2	
1022h	1727h	0	24	3	Data Fabric: Device 18h; Function 3	
1022h	1728h	0	24	4	Data Fabric: Device 18h; Function 4	
1022h	1729h	0	24	5	Data Fabric: Device 18h; Function 5	
1022h	172Ah	0	24	6	Data Fabric: Device 18h; Function 6	
1022h	172Bh	0	24	7	Data Fabric: Device 18h; Function 7	

1022h	14B6h	0	0	2	IOMMU
1022h	14B7h	0	1	0	PCIe® Dummy Host Bridge
1022h	14B7h	0	2	0	PCIe® Dummy Host Bridge
1022h	14B7h	0	8	0	PCIe® Dummy Host Bridge
1022h	14B9h	0	8	1	Internal PCIe® GPP Bridge 0 to Bus A
1022h	14B9h	0	8	2	Internal PCIe® GPP Bridge 0 to Bus B
1022h	14B9h	0	8	3	Internal PCIe® GPP Bridge 0 to Bus C
1022h	14BAh	0	2	1	PCIe® GPP Bridge 0
1022h	14BAh	0	2	2	PCIe® GPP Bridge 1
1022h	14BAh	0	2	3	PCIe® GPP Bridge 2
1022h	14BAh	0	2	4	PCIe® GPP Bridge 3
1022h	14BAh	0	2	5	PCIe® GPP Bridge 4
1022h	14BAh	0	2	6	PCIe® GPP Bridge 5
1022h	790Bh	0	20	0	SMBus Controller
1022h	790Eh	0	20	3	LPC Bridge
1022h	1503h	A	0	3	USB3.1 USB0
1022h	1504h	A	0	4	USB3.1 USB1
1022h	1505h	С	0	0	Secure USB, USB BIOmetric
1022h	15E2h	A	0	5	Audio Coprocessor (ACP)
1022h	15E3h	A	0	6	Standalone HD audio controller (AZ)
1002h	1506h	A	0	0	Internal GPU (GFX)
1002h	1640h	A	0	1	Display Controller Engine (DCN/DCE), HD Audio
					Controller (GFXAZ)

Note: In Table 13 [PCI Device ID Assignments.], programmable bus numbers are labeled A and B. Buses with different labels cannot be assigned the same bus number.

Note: Vendor ID 1002h is used for Internal GPU (1506h) and Display HD Audio Controller (1640h).

## 2 Core Complex (CCX)

## 2.1 Processor x86 Core

## 2.1.1 Core Functional Information

## 2.1.1.1 Core Definitions

*Table 14: Definitions* 

Term	Description
BSC	Boot strap core. Core 0 of the BSP.
BSP	Boot strap processor.
Canonical-address	An address in which the state of the most-significant implemented bit is duplicated in all the
	remaining higher-order bits, up to bit[63].
CCX	Core Complex where more than one core shares L3 resources.
СМР	Specifies the core number.
Core	The instruction execution unit of the processor when the term Core is used in a x86 core context.
CoreCOF	Core current operating frequency in MHz. CoreCOF = (Core::X86::Msr::PStateDef[CpuFid[7:0]]/Core::X86::Msr::PStateDef[CpuDfsId])*200. A nominal frequency reduction can occur if spread spectrum clocking is enabled.
CPL	Current Privilege Level of the running task when the term CPL is used in a x86 core context.
CpuCoreNum	Specifies the core number.
#GP	A general-protection exception.
#GP(0)	Notation indicating a general-protection exception (#GP) with error code of 0.
HWPF	Hardware Prefetcher.
IBS	Instruction based sampling.
IO configuration	Access to configuration space through IO ports CF8h and CFCh.
IORR	IO range register.
L1 cache	The level 1 caches (instruction cache and the data cache).
L2 cache	The level 2 caches.
L3	Level 3 Cache. The L3 term is also in Addrmaps to enumerate CCX units.
L3 cache	Level 3 Cache.
Linear (virtual) address	The address generated by a core after the segment is applied.
LINT	Local interrupt.
Logical address	The address generated by a core before the segment is applied.
LRU	Least recently used.
LVT	Local vector table. A collection of APIC registers that define interrupts for local events (e.g., APIC[530:500] [Extended Interrupt [3:0] Local Vector Table]).
Macro-op	The front-end of the pipeline breaks instructions into macro-ops and transfers (dispatches) them to the back-end of the pipeline for scheduling and execution. See Software Optimization Guide.
Micro-op	Processor schedulers break down macro-ops into sequences of even simpler instructions called micro-ops, each of which specifies a single primitive operation. See Software Optimization

	Guide.
NBC	NBC=(CPUID Fn00000001_EBX[LocalApicId[3:0]] == 0). Node Base Core. The lowest
	numbered core in the node.
MTRR	Memory-type range register. The MTRRs specify the type of memory associated with various
	memory ranges.
NTA	Non-Temporal Access.
PTE	Page table entry.
SMI	System management interrupt.
SMM	System Management Mode.
SMT	Simultaneous multithreading. See Core::X86::Cpuid::CoreId[ThreadsPerCore].
Speculative event	A performance monitor event counter that counts all occurrences of the event even if the event
	occurs during speculative code execution.
SVM	Secure virtual machine.
Thread	One architectural context for instruction execution.
WDT	Watchdog timer. A timer that detects activity and triggers an error if a specified period of time
	expires without the activity.
X2APICEN	x2 APIC is enabled. X2APICEN = (Core::X86::Msr::APIC_BAR[ApicEn] &&
	Core::X86::Msr::APIC_BAR[x2ApicEn]).

## 2.1.2 Secure Virtual Machine Mode (SVM)

Support for SVM mode is indicated by Core::X86::Cpuid::FeatureExtIdEcx[SVM].

## 2.1.2.1 BIOS support for SVM Disable

The BIOS should include the following user setup options to enable and disable AMD Virtualization™ technology.

#### 2.1.2.1.1 Enable AMD Virtualization<sup>TM</sup>

- Core::X86::Msr::VM\_CR[SvmeDisable] = 0.
- Core::X86::Msr::VM\_CR[Lock] = 1.
- Core::X86::Msr::SvmLockKey[SvmLockKey] = 0000\_0000\_0000\_0000h.

## 2.1.2.1.2 Disable AMD Virtualization<sup>TM</sup>

- Core::X86::Msr::SvmLockKey[SvmLockKey] = 0000\_0000\_0000\_0000h.
- Core::X86::Msr::VM\_CR[SvmeDisable] = 1.
- Core::X86::Msr::VM\_CR[Lock] = 1.

The BIOS may also include the following user setup options to disable AMD Virtualization technology.

## 2.1.2.1.3 Disable AMD Virtualization™, with a user supplied key

- Core::X86::Msr::VM CR[SvmeDisable] = 1.
- Core::X86::Msr::VM\_CR[Lock] = 1.
- Core::X86::Msr::SvmLockKey[SvmLockKey] programmed with value supplied by user. This value should be stored in NVRAM.

## 2.1.3 Memory Encryption

For details of the memory encryption, see docAPM2 section Secure Encrypted Virtualization. See docAPM2 section Enabling Memory Encryption Extensions for details about enabling memory encryption extensions.

## 2.1.4 Effective Frequency

The effective frequency interface allows software to discern the average, or effective, frequency of a given core over a configurable window of time. This provides software a measure of actual performance rather than forcing software to assume the current frequency of the core is the frequency of the last P-state requested. Core::X86::Msr::MPERF is incremented by hardware at the P0 frequency while the core is in C0. Core::X86::Msr::APERF increments in proportion to the actual number of core clocks cycles while the core is in C0.

The following procedure calculates effective frequency using Core::X86::Msr::MPERF and Core::X86::Msr::APERF:

- 1. At some point in time, write 0 to both MSRs.
- 2. At some later point in time, read both MSRs.
- 3. Effective frequency = (value read from Core::X86::Msr::APERF / value read from Core::X86::Msr::MPERF) \* P0 frequency.

#### Additional notes:

- The amount of time that elapses between steps 1 and 2 is determined by software.
- It is software's responsibility to disable interrupts or any other events that may occur in between the Write of Core::X86::Msr::MPERF and the Write of Core::X86::Msr::APERF in step 1 or between the Read of Core::X86::Msr::MPERF and the Read of Core::X86::Msr::APERF in step 2.
- The behavior of Core::X86::Msr::MPERF and Core::X86::Msr::APERF may be modified by Core::X86::Msr::HWCR[EffFreqCntMwait].
- The effective frequency interface provides +/- 50MHz accuracy if the following constraints are met:
  - Effective frequency is read at most one time per millisecond.
  - When reading or writing Core::X86::Msr::MPERF and Core::X86::Msr::APERF software executes only MOV instructions, and no more than 3 MOV instructions, between the two RDMSR or WRMSR instructions.
  - Core::X86::Msr::MPERF and Core::X86::Msr::APERF are invalid if an overflow occurs.

#### 2.1.5 Address Space

#### 2.1.5.1 Virtual Address Space

The processor supports 48-bit address bits of virtual memory space (256 TB) as indicated by Core::X86::Cpuid::LongModeInfo.

## 2.1.5.2 Physical Address Space

The processor supports a 48-bit physical address space. See Core::X86::Cpuid::LongModeInfo. The processor master aborts the following upper-address transactions (to address PhysAddr):

Link or core requests with non-zero PhysAddr[63:48].

## 2.1.5.3 System Address Map

The processor defines a Reserved memory address region starting at FFFD\_0000\_0000h and extending up to FFFF\_FFFFh. System software must not map memory into this region. Downstream host accesses to the Reserved

address region results in a page fault. Upstream system device accesses to the reserved address region results in an undefined operation.

## 2.1.5.3.1 Memory Access to the Physical Address Space

All memory accesses to the physical address space from a core are sent to its associated Data Fabric (DF). All memory accesses from a link are routed through the DF. An IO link access to physical address space indicates to the DF the cache attribute (Coherent or Non-coherent, based on bit[0] of the Sized Read and Write commands).

A core access to physical address space has two important attributes that must be determined before issuing the access to the NB: the memory type (e.g., WB, WC, UC; as described in the MTRRs) and the access destination (DRAM or MMIO).

If the memory map maps a region as DRAM that is not populated with real storage behind it, then that area of DRAM must be mapped as UC memtype.

This mechanism is managed by the BIOS and does not require any setup or changes by system software.

## 2.1.5.3.1.1 Determining Memory Type

The memory type for a core access is determined by the highest priority of the following ranges that the access falls in: 1=Lowest priority.

- 1. The memory type as determined by architectural mechanisms.
  - See the docAPM2 chapter titled "Memory System", sections "Memory-Type Range Registers" and "Page-Attribute Table Mechanism".
  - See the docAPM2 chapter titled "Nested Paging", section "Combining Memory Types, MTRRs".
  - See Core::X86::Msr::MTRRdefType, Core::X86::Msr::MtrrVarBase, Core::X86::Msr::MtrrVarMask, Core::X86::Msr::MtrrFix\_64K and Core::X86::Msr::MtrrFix\_16K\_0 through Core::X86::Msr::MtrrFix\_4K\_7.
- 2. TSeg & ASeg SMM mechanism (See Core::X86::Msr::SMMAddr and Core::X86::Msr::SMMMask).
- 3. CR0[CD]: If (CR0[CD] == 1) then MemType = CD.
- 4. MMIO configuration space, APIC space.
  - MMIO APIC space and MMIO config space must not overlap.
  - MemType = UC.
- 5. If ("In SMM Mode"&& ~((Core::X86::Msr::SMMMask[AValid] && "The address falls within the ASeg region") || (Core::X86::Msr::SMMMask[TValid] && "The address falls within the TSeg region"))) then MemType = CD.

## 2.1.6 Configuration Space

PCI-defined configuration space was originally defined to allow up to 256 bytes of register space for each function of each device; these first 256 bytes are called base configuration space (BCS). It was expanded to support up to 4096 bytes per function; bytes 256 through 4095 are called extended configuration space (ECS).

The processor includes configuration space registers located in both BCS and ECS. Processor configuration space is accessed through bus 0, devices 18h to 1Fh, where device 18h corresponds to node 0 and device 1Fh corresponds to node 7. See 2.1.6.3 [Processor Configuration Space].

Configuration space is accessed by the processor through two methods as follows:

- IO-space configuration: IO instructions to addresses CF8h and CFCh.
  - Enabled through IO::IoCfgAddr[ConfigEn], which allows access to BCS.
  - Use of IO-space configuration can be programmed to generate GP faults through Core::X86::Msr::HWCR[IoCfgGpFault].
  - SMI trapping for these accesses is specified by Core::X86::Msr::SMI\_ON\_IO\_TRAP\_CTL\_STS and

Core::X86::Msr::SMI\_ON\_IO\_TRAP.

- Memory Mapped IO (MMIO) configuration: configuration space is a region of memory space.
  - The base address and size of this range is specified by Core::X86::Msr::MmioCfgBaseAddr. The size is controlled by the number of configuration-space bus numbers supported by the system. Accesses to this range are converted configuration space as follows:
- Address[31:0] = {0h, bus[7:0], device[4:0], function[2:0], offset[11:0]}.

The BIOS may use either configuration space access mechanism during boot. Before booting the OS, BIOS must disable IO access to ECS, enable MMIO configuration and build an ACPI defined MCFG table. BIOS ACPI code must use MMIO to access configuration space.

## 2.1.6.1 Memory Mapped IO (MMIO) Configuration Coding Requirements

MMIO configuration space accesses must use the uncacheable (UC) memory type. Instructions used to read MMIO configuration space are required to take the following form: mov eax/ax/al, any\_address\_mode;

Instructions used to write MMIO configuration space are required to take the following form: mov any\_address\_mode, eax/ax/al;

No other source/target registers may be used other than eax/ax/al.

In addition, all such accesses are required not to cross any naturally aligned DW boundary. Access to MMIO configuration space registers that do not meet these requirements result in undefined behavior.

## 2.1.6.2 MMIO Configuration Ordering

Since MMIO configuration cycles are not serializing in the way that IO configuration cycles are, their ordering rules relative to posted may result in unexpected behavior.

Therefore, processor MMIO configuration space is designed to match the following ordering relationship that exists naturally with IO-space configuration: if a core generates a configuration cycle followed by a posted Write cycle, then the posted Write is held in the processor until the configuration cycle completes. As a result, any unexpected behavior that might have resulted if the posted Write cycle were to pass MMIO configuration cycle is avoided.

## 2.1.6.3 Processor Configuration Space

Accesses to unimplemented registers of implemented functions are ignored: Writes dropped; Reads return 0. Accesses to unimplemented functions also ignored: Writes are dropped; however, Reads return all F's. The processor does not log any master abort events for accesses to unimplemented registers or functions.

Accesses to device numbers of devices not implemented in the processor are routed based on the configuration map registers. If such requests are master aborted, then the processor can log the event.

## 2.1.7 PCI Configuration Legacy Access

## IOx0CF8 [IO-Space Configuration Address] (IO::IoCfgAddr)

Read-write. Reset: 0000 0000h.

IO::IoCfgAddr, and IO::IoCfgData are used to access system configuration space, as defined by the PCI specification. IO::IoCfgAddr provides the address register and IO::IoCfgData provides the data port. Software sets up the

configuration address by writing to IO::IoCfgAddr. Then, when an access is made to IO::IoCfgData, the processor generates the corresponding configuration access to the address specified in IO::IoCfgAddr. See 2.1.6 [Configuration Space].

IO::IoCfgAddr may only be accessed through aligned, DW IO Reads and Writes; otherwise, the accesses are passed to the appropriate IO link. Accesses to IO::IoCfgAddr and IO::IoCfgData received from an IO link are treated as all other IO transactions received from an IO link. IO::IoCfgAddr and IO::IoCfgData in the processor are not accessible from an IO link.

_aliasIO;	_aliasIO; IOx0CF8; IO=0000_0000h			
Bits	Description			
31	<b>ConfigEn</b> : <b>configuration space enable</b> . Read-write. Reset: 0. 0=IO Read and Write accesses are passed to the			
	appropriate IO link and no configuration access is generated. 1=IO Read and Write accesses to IO::IoCfgData are			
	translated into configuration cycles at the configuration address specified by this register.			
30:28	Reserved.			
27:24	ExtRegNo: extended register number. Read-write. Reset: 0h. ExtRegNo provides bits[11:8] and RegNo			
	provides bits[7:2] of the byte address of the configuration register.			
23:16	<b>BusNo:</b> bus number. Read-write. Reset: 00h. Specifies the bus number of the configuration cycle.			
15:11	<b>Device</b> : <b>device number</b> . Read-write. Reset: 00h. Specifies the device number of the configuration cycle.			
10:8	<b>Function</b> . Read-write. Reset: 0h. Specifies the function number of the configuration cycle.			
7:2	RegNo: register address. Read-write. Reset: 00h. See IO::IoCfgAddr[ExtRegNo].			
1:0	Reserved.			

IOx0CFC [IO-Space Configuration Data Port] (IO::10CfgData)				
Read-	Read-write. Reset: 0000_0000h.			
_aliasIO	_aliasIO; IOx0CFC; IO=0000_0000h			
Bits	Bits Description			
31:0	Data. Read-write. Reset: 0000_0000h. See IO::IoCfgAddr.			

.. D . D .] (TO T Of D . )

## 2.1.8 System Software Interaction With SMT Enabled

If Core::X86::Cpuid::CoreId[ThreadsPerCore] > 0, then SMT is enabled in all cores in the system. When SMT is enabled, the resources of each core are dynamically balanced among the hardware threads executing on that core. The number of hardware threads (hereafter "threads") supported by a single core when SMT is enabled is reported in Core::X86::Cpuid::CoreId[ThreadsPerCore]. System software that is SMT-aware may take advantage of the knowledge that core resources are being shared among multiple threads when scheduling tasks to be run by each thread on each core. System software that is not SMT-aware sees each thread as an independent core.

## 2.1.9 Register Sharing




Figure 21: Register Sharing Domains

MSR0000\_0010 [Time Stamp Counter] (TSC)

Read-write, Volatile. Reset: 0000_0000_0000h.					
Core::X86::1	Core::X86::Msr::TSC lthree0_core[3:0]_thread[1:0]; MSR00000010				
Bits	Description				
	TSC: time stamp counter. Read-write, Volatile. Reset: 0. The TSC increments at the P0 frequency. The				
	TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest mode is				
	affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based				
	value (as if TSCRatio == 1.0) when (TSCRatio != 1.0).				

Figure 22: Instance Parameters

Instances of core registers are designated as lthree[n:0]\_core[n:0]\_thread[1:0]. Core registers may be shared at various levels of hierarchy as one register instance per node, per L3 complex, per core or per thread. The absence of the instance parameter \_thread[1:0] signifies that there is not a specific instance of said register per thread and thus the register is shared between thread[1] and thread[0]. Similarly, the absence of the instance parameter \_core[n:0] signifies that there is not a specific instance of said register per core and thus the register is shared by all cores in that L3 complex, and so on. The absence of instance parameters indicate there is one shared register at the node level. Software must coordinate writing to shared registers with other threads in the same sharing hierarchy level.

#### **2.1.10** Timers

Each core includes the following timers. These timers do not vary in frequency regardless of the current P-state or C-state.

- Core::X86::Msr::TSC; the TSC increments at the rate specified by the P0 Pstate.
- The APIC timer (Core::X86::Apic::TimerInitialCount and Core::X86::Apic::TimerCurrentCount), which increments at the rate of 2xCLKIN; the APIC timer may increment in units of between 1 and 8.

## 2.1.11 Interrupts

## 2.1.11.1 System Management Mode (SMM)

System management mode (SMM) is typically used for system control activities such as power management. These activities are typically transparent to the operating system.

#### 2.1.11.1.1 SMM Overview

SMM is entered by a core on the next instruction boundary after a system management interrupt (SMI) is received and recognized. A core may be programmed to broadcast a special cycle to the system, indicating that it is entering SMM mode. The core then saves its state into the SMM memory state save area and jumps to the SMI service routine (or SMI handler). The pointer to the SMI handler is specified by MSRs. The code and data for the SMI handler are stored in the SMM memory area, which may be isolated from the main memory accesses.

The core returns from SMM by executing the RSM instruction from the SMI handler. The core restores its state from the SMM state save area and resumes execution of the instruction following the point where it entered SMM. The core may be programmed to broadcast a special bus cycle to the system, indicating that it is exiting SMM mode.

## 2.1.11.1.2 Mode and Default Register Values

The software environment after entering SMM has the following characteristics:

- Addressing and operation is in Real mode.
  - A far jump, call or return in the SMI handler can only address the lower 1M of memory, unless the SMI handler first switches to protected mode.
  - If (Core::X86::Msr::SMM\_BASE[SmmBase] >= 0010\_0000h) then:
    - The value of the CS selector is undefined upon SMM entry.
    - The undefined CS selector value should not be used as the target of a far jump, call, or return.
- 4-Gbyte segment limits.
- Default 16-bit operand, address, and stack sizes (instruction prefixes can override these defaults).
- Control transfers that do not override the default operand size truncate the EIP to 16 bits.
- Far jumps or calls cannot transfer control to a segment with a base address requiring more than 20 bits, as in Real mode segment-base addressing, unless a change is made into protected mode.
- Interrupt vectors use the Real mode interrupt vector table.
- The IF flag in EFLAGS is cleared (INTR is not recognized).
- The TF flag in EFLAGS is cleared.
- The NMI and INIT interrupts are masked.
- Debug register DR7 is cleared (debug traps are disabled).

The SMM base address is specified by Core::X86::Msr::SMM\_BASE[SmmBase]. Important offsets to the base address pointer are:

- Core::X86::Msr::SMM\_BASE[SmmBase] + 8000h: SMI handler entry point.
- Core::X86::Msr::SMM\_BASE[SmmBase] + FE00h FFFFh: SMM state save area.

## 2.1.11.1.3 SMI Sources And Delivery

The processor accepts SMIs as link-defined interrupt messages only. The core/node destination of these SMIs is a function of the destination field of these messages. However, the expectation is that all such SMI messages are specified to be delivered globally (to all cores of all nodes).

There are also several local events that can trigger SMIs. However, these local events do not generate SMIs directly. Each of them triggers a programmable IO cycle that is expected to target the SMI command port in the IO hub and trigger a global SMI interrupt message back to the coherent fabric.

Local sources of SMI events that generate the IO cycle specified in Core::X86::Msr::SmiTrigIoCycle are:

- In the core, as specified by:
  - Core::X86::Msr::McExcepRedir.
  - Core::X86::Msr::SMI\_ON\_IO\_TRAP.
- All local APIC LVT registers programmed to generate SMIs.

The status for these are stored in Core::X86::Smm::LocalSmiStatus.

#### **2.1.11.1.4 SMM Initial State**

After storing the save state, execution starts at Core::X86::Msr::SMM\_BASE[SmmBase] + 08000h. The SMM initial state is specified in the following table.

Table 15: SMM Initial State

Register	SMM Initial State
CS	SmmBase[19:4]
DS	0000h
ES	0000h
FS	0000h
GS	0000h
SS	0000h
General-Purpose Registers	Unmodified.
EFLAGS	0000_0002h
RIP	0000_0000_0000_8000h
CR0	Bits[0,2,3,31] cleared (PE, EM, TS, and PG); remainder is unmodified.
CR4	0000_0000_0000_0000h
GDTR	Unmodified.
LDTR	Unmodified.
IDTR	Unmodified.
TR	Unmodified.
DR6	Unmodified.
DR7	0000_0000_0000_0400h
EFER	All bits are cleared except bit[12] (SVME) which is unmodified.

## 2.1.11.1.5 SMM Save State

In the following table, the offset field provides the offset from the SMM base address specified by Core::X86::Msr::SMM\_BASE[SmmBase].

Table 16: SMM Save State

Offset	Size	Content	Contents	
FE00h	Word	ES	Selector	Read-only
FE02h	6 Bytes		Reserved	
FE08h	Quadword		Descriptor in memory format	
FE10h	Word	CS	Selector	Read-only
FE12h	6 Bytes		Reserved	
FE18h	Quadword		Descriptor in memory format	

FE20h	Word	SS	Selector	Read-only
FE22h	6 Bytes	-	Reserved	ittedd omy
FE28h	Quadword	-	Descriptor in memory format	
FE30h	Word	DS	Selector	Read-only
FE32h	6 Bytes		Reserved	Tredu omy
FE38h	Quadword	-	Descriptor in memory form	
FE40h	Word	FS	Selector	Read-only
FE42h	2 Bytes	-	Reserved	- Redu-only
FE44h	Doublewor	1	FS Base {16'b[47], 47:32}(note 1)	
1 1.7711	d		13 Dase (100[47], 47.32] (Note 1)	
FE48h	Quadword	1	Descriptor in memory format	
FE50h	Word	GS	Selector	Read-only
FE52h	2 Bytes	_	Reserved	
FE54h	Doublewor		GS Base {16'b[47], 47:32}(note 1)	
	d			
FE58h	Quadword		Descriptor in memory format	
FE60h	4 Bytes	GDTR	Reserved	Read-only
FE64h	Word		Limit	
FE66h	2 Bytes		Reserved	
FE68h	Quadword		Descriptor in memory format	
FE70h	Word	LDTR	Selector	Read-only
FE72h	Word		Attributes	
FE74h	Doublewor		Limit	
EE 701	d		D	
FE78h	Quadword	IDTD	Base	Dood only
FE80h	4 Bytes	IDTR	Reserved	Read-only
FE84h	Word	-	Limit	
FE86h	2 Bytes		Reserved	
FE88h	Quadword	TD	Base	D d l
FE90h	Word	TR	Selector	Read-only
FE92h	Word		Attributes	
FE94h	Doublewor d		Limit	
FE98h	Quadword		Base	
FEA0h	Quadword	IO_RES	TART_RIP	
FEA8h	Quadword	IO_RES	TART_RCX	
FEB0h	Quadword	IO_RES	TART_RSI	
FEB8h	Quadword	IO_RES	TART_RDI	
FEC0h	Doublewor	Core::X	86::Smm::TrapOffset [SMM IO Trap Offset]	Read-only
	d			
FEC4	Doublewor	Core::X	86::Smm::LocalSmiStatus	Read-only
	d			
FEC8h	Byte		86::Smm::IoRestart	Read-write
FEC9h	Byte	+	86::Smm::AutoHalt	Read-write
FECAh	Byte		86::Smm::NmiMask	Read-write
FECBh	5 Bytes	Reserve	d	
FED0h	Quadword	EFER		Read-only
FED8h	Quadword		86::Smm::SvmState	Read-only
FEE0h	Quadword	Guest V	Read-only	

FEE8h	Quadword	SVM Virtual Interrupt Control	Read-only
FEF0h	16 Bytes	Reserved	
FEFCh	Doublewor d	Core::X86::Smm::SmmRevID	Read-only
FF00h	Doublewor d	Core::X86::Smm::SmmBase	Read-write
FF04h	28 Bytes	Reserved	
FF20h	Quadword	Guest PAT	Read-only
FF28h	Quadword	Host EFER (note 2)	
FF30h	Quadword	Host CR4 (note 2)	7
FF38h	Quadword	Nested CR3 (note 2)	7
FF40h	Quadword	Host CR0 (note 2)	7
FF48h	Quadword	CR4	7
FF50h	Quadword	CR3	7
FF58h	Quadword	CR0	
FF60h	Quadword	DR7	Read-only
FF68h	Quadword	DR6	
FF70h	Quadword	RFLAGS	Read-write
FF78h	Quadword	RIP	Read-write
FF80h	Quadword	R15	
FF88h	Quadword	R14	
FF90h	Quadword	R13	
FF98h	Quadword	R12	7
FFA0h	Quadword	R11	
FFA8h	Quadword	R10	7
FFB0h	Quadword	R9	7
FFB8h	Quadword	R8	7
FFC0h	Quadword	RDI	Read-write
FFC8h	Quadword	RSI	7
FFD0h	Quadword	RBP	7
FFD8h	Quadword	RSP	
FFE0h	Quadword	RBX	7
FFE8h	Quadword	RDX	7
FFF0h	Quadword	RCX	7
FFF8h	Quadword	RAX	7

#### Notes:

- 1. This notation specifies that bit[47] is replicated in each of the 16 MSBs of the DW (sometimes called sign extended). The 16 LSBs contain bits[47:32].
- 2. Only used for an SMI in guest mode with nested paging enabled.

The SMI save state includes most of the integer execution unit. Not included in the save state are: the floating-point state, MSRs, and CR2. In order to be used by the SMI handler, these must be saved and restored. The save state is the same, regardless of the operating mode (32-bit or 64-bit).

## 2.1.11.1.6 System Management State

The following are offsets in the SMM save state area.

SMMxFEC0 [SMM IO Trap Offset] (Core::X86::Smm::TrapOffset)

## Read-only, Volatile. Reset: 0000 0000h.

If the assertion of SMI is recognized on the boundary of an IO instruction, Core::X86::Smm::TrapOffset contains information about that IO instruction. For example, if an IO access targets an unavailable device, the system can assert SMI and trap the IO instruction. Core::X86::Smm::TrapOffset then provides the SMI handler with information about the IO instruction that caused the trap. After the SMI handler takes the appropriate action, it can reconstruct and then reexecute the IO instruction from SMM. Or, more likely, it can use Core::X86::Smm::IoRestart to cause the core to reexecute the IO instruction immediately after resuming from SMM.

CACCUI	e the 10 histraction immediately triter resuming from Switt.
Bits	Description
31:16	Port: trapped IO port address. Read-only, Volatile. Reset: 0000h. This provides the address of the IO
	instruction.
15:12	BPR: IO breakpoint match. Read-only, Volatile. Reset: 0h.
11	<b>TF</b> : <b>EFLAGS TF value</b> . Read-only, Volatile. Reset: 0.
10:7	Reserved.
6	SZ32: size 32 bits. Read-only, Volatile. Reset: 0. 1=Port access was 32 bits.
5	<b>SZ16</b> : <b>size 16 bits</b> . Read-only, Volatile. Reset: 0. 1=Port access was 16 bits.
4	SZ8: size 8 bits. Read-only, Volatile. Reset: 0. 1=Port access was 8 bits.
3	<b>REP</b> : repeated port access. Read-only, Volatile. Reset: 0.
2	STR: string-based port access. Read-only, Volatile. Reset: 0.
1	<b>V</b> : <b>IO trap word valid</b> . Read-only, Volatile. Reset: 0. 0=The other fields of this offset are not valid. 1=The core
	entered SMM on an IO instruction boundary; all information in this offset is valid.
0	<b>RW</b> : <b>port access type</b> . Read-only, Volatile. Reset: 0. 0=IO Write (OUT instruction). 1=IO Read (IN instruction).

## SMMxFEC4 [Local SMI Status] (Core::X86::Smm::LocalSmiStatus)

Read-only, Volatile. Reset: 0000\_0000h.

This offset stores status bits associated with SMI sources local to the core. For each of these bits, 1=The associated mechanism generated an SMI.

	- 0			
Bits	Description			
31:9	Reserved.			
8	<b>IceRedirSts</b> : machine check exception redirection status. Read-only, Volatile. Reset: 0. This bit is associated			
	with the SMI source specified in Core::X86::Msr::McExcepRedir[RedirSmiEn].			
7:4	Reserved.			
3:0	<b>IoTrapSts</b> : <b>IO trap status</b> . Read-only, Volatile. Reset: 0h. Each of these bits is associated with each of the			
	respective SMI sources specified in Core::X86::Msr::SMI_ON_IO_TRAP.			

## SMMxFEC8 [IO Restart Byte] (Core::X86::Smm::IoRestart)

Read-write. Reset: 00h.

If the core entered SMM on an IO instruction boundary, the SMI handler may write this to FFh. This causes the core to re-execute the trapped IO instruction immediately after resuming from SMM. The SMI handler should only write to this byte if Core::X86::Smm::TrapOffset[V] == 1; otherwise, the behavior is undefined.

If a second SMI is asserted while a valid IO instruction is trapped by the first SMI handler, the core services the second SMI prior to re-executing the trapped IO instruction. Core::X86::Smm::TrapOffset[V] == 0 during the second entry into SMM, and the second SMI handler must not rewrite this byte.

If there is a simultaneous SMI IO instruction trap and debug breakpoint trap, the processor first responds to the SMI and postpones recognizing the debug exception until after resuming from SMM. If debug registers other than DR6 and DR7 are used while in SMM, they must be saved and restored by the SMI handler. If Core::X86::Smm::IoRestart is set to FFh when the RSM instruction is executed, the debug trap does not occur until after the IO instruction is re-executed.

Bits	Description
7:0	RST: SMM IO Restart Byte. Read-write. Reset: 00h.

Read-	Read-write. Reset: UUh.				
Bits	Description				
7:1	Reserved.				
0	<b>HLT</b> : <b>halt restart</b> . Read-write. Reset: 0. 0=Entered SMM on a normal x86 instruction boundary. 1=Entered				
	SMM from the Halt state. Upon SMM entry, this bit indicates whether SMM was entered from the Halt state.				
	Before returning from SMM, this bit can be written by the SMI handler to specify whether the return from SMM				
	should take the processor back to the Halt state or to the instruction-execution state specified by the SMM state				
	save area (normally, the instruction after the halt). Clearing this bit the returns to the instruction specified in the				
	SMM save state. Setting this bit returns to the halt state. If the return from SMM takes the processor back to the				
	Halt state, the HLT instruction is not refetched and re-executed. However, the Halt special bus cycle is broadcast				
	and the processor enters the Halt state.				

## SMMxFECA [NMI Mask] (Core::X86::Smm::NmiMask)

R	Read-write. Reset: 00h.	
F	Bits Description	
	7:1	Reserved.
	0	NmiMask: NMI Mask. Read-write. Reset: 0. 0=NMI not masked. 1=NMI masked. Specifies whether NMI was
		masked upon entry to SMM.

## SMMxFED8 [SMM SVM State] (Core::X86::Smm::SvmState)

0111111	MANUAL EDG [SIMILE] (COTCOMISSIONIC)		
Read-	Read-only, Volatile. Reset: 0000_0000_0000_0000h.		
This o	This offset stores the SVM state of the processor upon entry into SMM.		
Bits	Descripti	on	
63:4	Reserved.		
3	HostEfla	gesIF: host EFLAGS IF. Read-only, Volatile. Reset: 0.	
2:0	SvmState. Read-only, Volatile. Reset: 0h.		
	ValidValues:		
	Value	Description	
	0h	SMM entered from a non-guest state.	
	1h	Reserved.	
	2h	SMM entered from a guest state.	
	5h-3h	Reserved.	
	6h	SMM entered from a guest state with nested paging enabled.	
	7h	Reserved.	

## SMMxFEFC [SMM Revision Identifier] (Core::X86::Smm::SmmRevID)

CIVIIVI	invital El G [Giving Revision recentate] (Core room committee (E)	
Read-	Read-only. Reset: 0003_0064h.	
This o	ffset stores the SVM state of the processor upon entry into SMM.	
Bits	Bits Description	
31:18	Reserved.	
17	<b>BRL</b> . Read-only. Reset: 1. 1=Base relocation supported.	
16	IOTrap. Read-only. Reset: 1. 1=IO trap supported.	
15:0	Revision. Read-only. Reset: 0064h.	

## SMMxFE00 [SMM Base Address] (Core::X86::Smm::SmmBase)

Read-	Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
This o	This offset stores the base of the SMM-State of the processor upon entry into SMM.		
Bits Description			
63:32 Reserved.			

31:0 **SmmBase**. Read-write, Volatile. Reset: 0000\_0000h. See Core::X86::Msr::SMM\_BASE[SmmBase].

## 2.1.11.1.7 Exceptions and Interrupts in SMM

When SMM is entered, the core masks INTR, NMI, SMI, and INIT interrupts. The core clears the IF flag to disable INTR interrupts. To enable INTR interrupts within SMM, the SMM handler must set the IF flag to 1.

Generating an INTR interrupt can be used for unmasking NMI interrupts in SMM. The core recognizes the assertion of NMI within SMM immediately after the completion of an IRET instruction. Once NMI is recognized within SMM, NMI recognition remains enabled until SMM is exited, at which point NMI masking is restored to the state it was in before entering SMM.

While in SMM, the core responds to STPCLK interrupts, as well as to all exceptions that may be caused by the SMI handler.

## 2.1.11.1.8 The Protected ASeg and TSeg Areas

These ranges are controlled by Core::X86::Msr::SMMAddr and Core::X86::Msr::SMMMask; see those registers for details.

## 2.1.11.1.9 SMM Special Cycles

Special cycles can be initiated on entry and exit from SMM to acknowledge to the system that these transitions are occurring. These are controlled by Core::X86::Msr::HWCR[RsmSpCycDis,SmiSpCycDis].

#### 2.1.11.1.10 Locking SMM

The SMM registers (Core::X86::Msr::SMMAddr and Core::X86::Msr::SMMMask) can be locked from being altered by setting Core::X86::Msr::HWCR[SmmLock]. SBIOS must lock the SMM registers after initialization to prevent unexpected changes to these registers.

## 2.1.11.2 **Local APIC**

The processor supports the APIC interrupt controller and the X2APIC interrupt controllers. See 2.1.11.2.2 [Local APIC Registers] for the APIC registers and Core::X86::Msr::APIC\_ID through Core::X86::Msr::ExtendedInterruptLvtEntries for the X2APIC registers.

## 2.1.11.2.1 Local APIC Functional Description

The local APIC contains logic to receive interrupts from a variety of sources and to send interrupts to other local APICs, as well as registers to control its behavior and report status. Interrupts can be received from:

- IO devices including the IO hub (IO APICs)
- Other local APICs (inter-processor interrupts)
- APIC timer
- Thermal events
- Performance counters
- Legacy local interrupts from the IO hub (INTR and NMI)
- APIC internal errors

The APIC timer, thermal events, performance counters, local interrupts, and internal errors are all considered local

interrupt sources, and their routing is controlled by local vector table entries. These entries assign a message type and vector to each interrupt, allow them to be masked, and track the status of the interrupt.

IO and inter-processor interrupts have their message type and vector assigned at the source and are unaltered by the local APIC. They carry a destination field and a mode bit that together determine which local APIC(s) accepts them. The destination mode (DM) bit specifies if the interrupt request packet should be handled in physical or logical destination mode.

## 2.1.11.2.1.1 Detecting and Enabling

The presence of APIC is detected via Core::X86::Cpuid::FeatureIdEdx[APIC], and the presence of X2APIC is detected via Core::X86::Cpuid::FeatureIdEcx[X2APIC].

The local APIC is enabled via Core::X86::Msr::APIC\_BAR[ApicEn]. The X2APIC is enabled via

Core::X86::Msr::APIC\_BAR[x2ApicEn]. Reset forces the APIC and X2APIC disabled.

## 2.1.11.2.1.2 APIC Register Space

## MMIO APIC space:

- Memory mapped to a 4-KB range. The memory type of this space is the UC memory type. The base address of this range is specified by {Core::X86::Msr::APIC\_BAR[ApicBar[47:12]],000h}.
- The mnemonic is defined to be APICxXXX; where XXX is the byte address offset from the base address starting with APICx020 through APICx530 (Core::X86::Apic::ApicId Core::X86::Apic::ExtendedInterruptLvtEntries).
- Treated as normal memory space when APIC is disabled, as specified by Core::X86::Msr::APIC\_BAR[ApicEn]. MSR X2APIC space:
  - The local APIC register space in x2APIC mode.
  - MMIO APIC registers in x2APIC mode is defined by the register from MSR0000\_0802 to MSR0000\_08[53:50] (Core::X86::Msr::APIC\_ID through Core::X86::Msr::ExtendedInterruptLvtEntries).
  - If (Core::X86::Msr::APIC\_BAR[x2ApicEn] == 0) then GP-read-write.
  - RDMSR/WRMSR will occur in program order.

## 2.1.11.2.1.3 ApicId Enumeration Requirements

Note: Family 17h processors do not require contiguous ApicId assignments.

Operating systems are expected to use Core::X86::Cpuid::SizeId[ApicIdSize], the number of least significant bits in the Initial APIC ID that indicate core ID within a processor, in constructing per-core CPUID masks. Core::X86::Cpuid::SizeId[ApicIdSize] determines the maximum number of cores (MNC) that the processor could theoretically support, not the actual number of cores that are actually implemented or enabled on the processor, as indicated by Core::X86::Cpuid::SizeId[NC].

## 2.1.11.2.1.4 Physical Destination Mode

The interrupt is only accepted by the local APIC whose Core::X86::Apic::ApicId[ApicId] matches the destination field of the interrupt. Physical mode allows up to 255 APICs to be addressed individually.

## 2.1.11.2.1.5 Logical Destination Mode

A local APIC accepts interrupts selected by Core::X86::Apic::LocalDestination and the destination field of the interrupt using either cluster or flat format as configured by Core::X86::Apic::DestinationFormat[Format].

If flat destinations are in use, bits[7:0] of Core::X86::Apic::LocalDestination[Destination] are checked against bits[7:0] of

the arriving interrupt's destination field. If any bit position is set in both fields, the local APIC is a valid destination. Flat format allows up to 8 APICs to be addressed individually.

If cluster destinations are in use, bits[7:4] of Core::X86::Apic::LocalDestination[Destination] are checked against bits[7:4] of the arriving interrupt's destination field to identify the cluster. If all of bits[7:4] match, then bits[3:0] of Core::X86::Apic::LocalDestination[Destination] and the interrupt destination are checked for any bit positions that are set in both fields to identify processors within the cluster. If both conditions are met, the local APIC is a valid destination. Cluster format allows 15 clusters of 4 APICs each to be addressed.

## 2.1.11.2.1.6 Interrupt Delivery

SMI, NMI, INIT, Startup, and External interrupts are classified as non-vectored interrupts.

When an APIC accepts a non-vectored interrupt, it is handled directly by the processor instead of being queued in the APIC. When an APIC accepts a fixed or lowest-priority interrupt, it sets the bit in Core::X86::Apic::InterruptRequest corresponding to the vector in the interrupt. For local interrupt sources, this comes from the vector field in that interrupt's local vector table entry. The corresponding bit in Core::X86::Apic::TriggerMode is set if the interrupt is level-triggered and cleared if edge-triggered. If a subsequent interrupt with the same vector arrives when the corresponding bit in Core::X86::Apic::InterruptRequest[RequestBits] is already set, the two interrupts are collapsed into one. Vectors[15:0] are Reserved.

## 2.1.11.2.1.7 Vectored Interrupt Handling

Core::X86::Apic::TaskPriority and Core::X86::Apic::ProcessorPriority each contain an 8-bit priority divided into a main priority (bits[7:4]) and a priority sub-class (bits[3:0]). The task priority is assigned by software to set a threshold priority at which the processor is interrupted.

The processor priority is calculated by comparing the main priority (bits[7:4]) of Core::X86::Apic::TaskPriority[Priority] to bits[7:4] of the 8-bit encoded value of the highest bit set in Core::X86::Apic::InService. The processor priority is the higher of the two main priorities.

The processor priority is used to determine if any accepted interrupts (indicated by Core::X86::Apic::InterruptRequest[RequestBits]) are high enough priority to be serviced by the processor. When the processor is ready to service an interrupt, the highest bit in Core::X86::Apic::InterruptRequest[RequestBits] is cleared,

and the corresponding bit is set in Core::X86::Apic::InService[InServiceBits].

When the processor has completed service for an interrupt, it performs a Write to Core::X86::Apic::EndOfInterrupt, clearing the highest bit in Core::X86::Apic::InService[InServiceBits] and causing the next-highest interrupt to be serviced. If the corresponding bit in Core::X86::Apic::TriggerMode[TriggerModeBits] is set, a Write to Core::X86::Apic::EndOfInterrupt is performed on all APICs to complete service of the interrupt at the source.

## 2.1.11.2.1.8 Interrupt Masking

Interrupt masking is controlled by the Core::X86::Apic::ExtendedApicControl. If

Core::X86::Apic::ExtendedApicControl[IerEn] is set, Core::X86::Apic::InterruptEnable are used to mask interrupts. Any bit in Core::X86::Apic::InterruptEnable[InterruptEnableBits] that is clear indicates the corresponding interrupt is masked. A masked interrupt is not serviced and the corresponding bit in Core::X86::Apic::InterruptRequest[RequestBits] remains set.

#### 2.1.11.2.1.9 Spurious Interrupts

In the event that the task priority is set to or above the level of the interrupt to be serviced, the local APIC delivers a spurious interrupt vector to the processor, as specified by Core::X86::Apic::SpuriousInterruptVector.

Core::X86::Apic::EndOfInterrupt occurs.

### 2.1.11.2.1.10 Spurious Interrupts Caused by Timer Tick Interrupt

A typical interrupt is asserted until it is serviced. An interrupt is de-asserted when software clears the interrupt status bit within the interrupt service routine. Timer tick interrupt is an exception since it is de-asserted regardless of whether it is serviced or not.

The processor is not always able to service interrupts immediately (i.e., when interrupts are masked by clearing EFLAGS.IM).

If the processor is not able to service the timer tick interrupt for an extended period of time, the INTR caused by the first timer tick interrupt asserted during that time is delivered to the local APIC in ExtInt mode and latched, and the subsequent timer tick interrupts are lost. The following cases are possible when the processor is ready to service interrupts:

- An ExtInt interrupt is pending, and INTR is asserted. This results in timer tick interrupt servicing. This occurs 50 percent of the time.
- An ExtInt interrupt is pending, and INTR is de-asserted. The processor sends the interrupt acknowledge cycle, but when the PIC receives it, INTR is de-asserted, and the PIC sends a spurious interrupt vector. This occurs 50 percent of the time.

There is a 50 percent probability of spurious interrupts to the processor.

## 2.1.11.2.1.11 Lowest-Priority Interrupt Arbitration

Fixed and non-vectored interrupts are accepted by their destination APICs without arbitration.

Delivery of lowest-priority interrupts requires all APICs to arbitrate to determine which one accepts the interrupt. If Core::X86::Apic::SpuriousInterruptVector[FocusDisable] is clear, then the focus processor for an interrupt always accepts the interrupt. A processor is the focus of an interrupt if it is already servicing that interrupt (corresponding bit in Core::X86::Apic::InService[InServiceBits] is set) or if it already has a pending request for that interrupt (corresponding bit in Core::X86::Apic::InterruptRequest[RequestBits] is set). If Core::X86::Apic::ExtendedApicControl[IerEn] is set, the interrupt must also be enabled in Core::X86::Apic::InterruptEnable[InterruptEnableBits] for a processor to be the focus processor. If there is no focus processor for an interrupt, or focus processor checking is disabled, then each APIC calculates an arbitration priority value, stored in Core::X86::Apic::ArbitrationPriority, and the one with the lowest result accepts the interrupt.

The arbitration priority value is calculated by comparing Core::X86::Apic::TaskPriority[Priority] with the 8-bit encoded value of the highest bit set in Core::X86::Apic::InterruptRequest[RequestBits] (IRRVec) and the 8-bit encoded value of the highest bit set Core::X86::Apic::InService[InServiceBits] (ISRVec). If Core::X86::Apic::ExtendedApicControl[IerEn] is set the IRRVec and ISRVec are based off the highest enabled interrupt. The main priority bits[7:4] are compared as follows:

```
if ((TaskPriority[Priority[7:4]] >= InterruptRequest[IRRVec[7:4]])
&&(TaskPriority[Priority[7:4]] > InService[ISRVec[7:4]])) {
ArbitrationPriority[Priority] = TaskPriority[Priority]
} elsif { (InterruptRequest[IRRVec[7:4]] > InService[ISRVec[7:4]])
ArbitrationPriority[Priority] = {InterruptRequest[IRRVec[7:4]],0h}
} else {
ArbitrationPriority[Priority] = {InService[ISRVect[7:4]],0h}
}
```

## 2.1.11.2.1.12 Inter-Processor Interrupts

The Core::X86::Apic::InterruptCommandLow and Core::X86::Apic::InterruptCommandHigh provide a mechanism for generating interrupts in order to redirect an interrupt to another processor, originate an interrupt to another processor, or allow a processor to interrupt itself. A Write to register Core::X86::Apic::InterruptCommandLow causes an interrupt to be generated with the properties specified by the Core::X86::Apic::InterruptCommandLow and Core::X86::Apic::InterruptCommandHigh fields.

Message type (bits[10:8]) == 011b (Remote Read) is deprecated.

Not all combinations of ICR fields are valid. Only the following combinations are valid: Note: x indicates a don't care.

Table 17: ICR Valid Combinations

Message Type	Trigger Mode	Level	Destination Shorthand
Fixed	Edge	x	X
	Level	Assert	X
Lowest Priority, SMI, NMI, INIT	Edge	X	Destination or all excluding self
	Level	Assert	Destination or all excluding self
Startup	X	X	Destination or all excluding self

## 2.1.11.2.1.13 APIC Timer Operation

The local APIC contains a 32-bit timer, controlled by Core::X86::Apic::TimerLvtEntry,

Core::X86::Apic::TimerInitialCount, and Core::X86::Apic::TimerDivideConfiguration. The processor bus clock is divided by the value in Core::X86::Apic::TimerDivideConfiguration[Div[3:0]] to obtain a time base for the timer. When Core::X86::Apic::TimerInitialCount[Count] is written, the value is copied into Core::X86::Apic::TimerCurrentCount. Core::X86::Apic::TimerCurrentCount[Count] is decremented at the rate of the divided clock. When the count reaches 0, a timer interrupt is generated with the vector specified in Core::X86::Apic::TimerLvtEntry[Vector]. If Core::X86::Apic::TimerLvtEntry[Mode] specifies periodic operation, Core::X86::Apic::TimerCurrentCount[Count] is reloaded with the Core::X86::Apic::TimerInitialCount[Count] value, and it continues to decrement at the rate of the divided clock. If Core::X86::Apic::TimerLvtEntry[Mask] is set, timer interrupts are not generated.

## 2.1.11.2.1.14 Generalized Local Vector Table

All LVTs (Core::X86::Apic::ThermalLvtEntry to Core::X86::Apic::LVTLINT, and

Core::X86::Apic::ExtendedInterruptLvtEntries) support a generalized message type as follows:

- 000b=Fixed
- 010b=SMI
- 100b=NMI
- 111b=ExtINT
- All other messages types are Reserved.

#### 2.1.11.2.1.15 State at Reset

At power-up or reset, the APIC is hardware disabled (Core::X86::Msr::APIC\_BAR[ApicEn] == 0) so only SMI, NMI, INIT, and ExtInt interrupts may be accepted.

The APIC can be software disabled through Core::X86::Apic::SpuriousInterruptVector[APICSWEn]. The software disable has no effect when the APIC is hardware disabled.

When a processor accepts an INIT interrupt, the APIC is reset as at power-up, with the exception that:

- Core::X86::Apic::ApicId is unaffected.
- Pending APIC register writes complete.

## 2.1.11.2.2 Local APIC Registers

15:8 Reserved.

APIC	APICx020 [APIC ID] (Core::X86::Apic::ApicId)		
Read-	Read-only.		
_lthree0_	_core[3:0]_thread[1:0]; APICx020; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31:24	<b>ApicId</b> : <b>APIC ID</b> . Read-only. Reset: XXh. The reset value varies based on core number. See 2.1.11.2.1.3 [ApicId		
	Enumeration Requirements].		
23:0	Reserved.		

Read-	Read-only.		
_lthree0	_core[3:0]_thread[1:0]; APICx030; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Bits Description		
31	<b>ExtApicSpace</b> : <b>extended APIC register space present</b> . Read-only. Reset: 1. 1=Indicates the presence of		
	extended APIC register space starting at Core::X86::Apic::ExtendedApicFeature.		
30:25	0:25 Reserved.		
24	DirectedEoiSupport: directed EOI support. Read-only. Reset: Fixed,0. 0=Directed EOI capability not		
	supported.		

23:16 **MaxLvtEntry**. Read-only. Reset: XXh. Specifies the number of entries in the local vector table minus one.

7:0 **Version**. Read-only. Reset: 10h. Indicates the version number of this APIC implementation.

APIC	x080 [Task Priority] (Core::X86::Apic::TaskPriority)

APICx030 [APIC Version] (Core::X86::Apic::ApicVersion)

Read-	Read-write. Reset: 0000_0000h.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; APICx080; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}		
Bits	Description		
31:8	Reserved.		
7:0	<b>Priority</b> . Read-write. Reset: 00h. This field is assigned by software to set a threshold priority at which the core is		
	interrupted.		

## APICx090 [Arbitration Priority] (Core::X86::Apic::ArbitrationPriority)

	i		
Read-	Read-only, Volatile. Reset: 0000_0000h.		
_lthree0	_core[3:0]_thread[1:0]; APICx090; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}		
Bits	Description		
31:8	Reserved.		
7:0	<b>Priority</b> . Read-only, Volatile. Reset: 00h. Indicates the current priority for a pending interrupt, or a task or		
	interrupt being serviced by the core. The priority is used to arbitrate between cores to determine which accepts a		
	lowest-priority interrupt request.		

## APICx0A0 [Processor Priority] (Core::X86::Apic::ProcessorPriority)

Read-	only,Volatile. Reset: 0000_0000h.
_lthree0	_core[3:0]_thread[1:0]; APICx0A0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}
Bits	Description
31:8	Reserved.

**Priority**. Read-only, Volatile. Reset: 00h. Indicates the core's current priority servicing a task or interrupt, and is used to determine if any pending interrupts should be serviced. It is the higher value of the task priority value and the current highest in-service interrupt.

## APICx0B0 [End of Interrupt] (Core::X86::Apic::EndOfInterrupt)

Write-only.

This register is written by the software interrupt handler to indicate the servicing of the current interrupt is complete.

\_lthree0\_core[3:0]\_thread[1:0]; APICx0B0; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

Bits Description

Read-write. Reset: F000\_0000h.

27:0 Reserved.

31:0 Reserved.

## APICx0C0 [Reserved] (Core::X86::Apic::RemoteRead)

Read-only. Reset: 0000_0000h.	
Remote Read is deprecated.	
_lthree0_core[3:0]_thread[1:0]; APICx0C0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}	
Bits Description	
31:0 Reserved.	

## APICx0D0 [Logical Destination] (Core::X86::Apic::LocalDestination)

Read-write, Volatile. Reset: 0000_0000h.			
_lthree0_	_lthree0_core[3:0]_thread[1:0]; APICx0D0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31:24	<b>Destination</b> . Read-write, Volatile. Reset: 00h. This APIC's destination identification. Used to determine which		
	interrupts should be accepted.		
23:0	Reserved.		

## APICx0E0 [Destination Format] (Core::X86::Apic::DestinationFormat)

Only s	upported i	n xAPIC mode.		
_lthree0_	_core[3:0]_thre	ead[1:0]; APICx0E0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}		
Bits	Descripti	on		
31:28	Format.	Read-write. Reset: Fh. Controls which format to use when accepting interrupts with a logical destination		
	mode.			
	ValidValu	ValidValues:		
	Value	Description		
	0h	Cluster destinations are used.		
	Eh-1h	Reserved.		
	Fh	Flat destinations are used.		

## APICx0F0 [Spurious-Interrupt Vector] (Core::X86::Apic::SpuriousInterruptVector)

Reset:	Reset: 0000_00FFh.		
_lthree0_	_core[3:0]_thread[1:0]; APICx0F0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31:10	Reserved.		
9	<b>FocusDisable</b> . Read-write. Reset: 0. 1=Disable focus core checking during lowest-priority arbitrated interrupts.		
8	<b>APICSWEn</b> : <b>APIC software enable</b> . Read-write, Volatile. Reset: 0. 0=SMI, NMI, INIT, LINT[1:0], and Startup		
	interrupts may be accepted; pending interrupts in Core::X86::Apic::InService and		
	Core::X86::Apic::InterruptRequest are held, but further fixed, lowest-priority, and ExtInt interrupts are not		
	accepted. All LVT entry mask bits are set and cannot be cleared.		
7:0	<b>Vector</b> . Read-write, Volatile. Reset: FFh. The vector that is sent to the core in the event of a spurious interrupt.		

## APICx1[0...7]0 [In-Service] (Core::X86::Apic::InService)

Read-only,	Volatile.	Reset:	0000	0000h.

The in-service registers provide a bit per interrupt to indicate that the corresponding interrupt is being serviced by the core. The first 16 InServiceBits of the first Core::X86::Apic::InService register are Reserved.

lthree0\_core[3:0]\_thread[1:0]\_n0; APICx100; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

lthree0\_core[3:0]\_thread[1:0]\_n1; APICx110; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]] , 000h}

lthree0\_core[3:0]\_thread[1:0]\_n2; APICx120; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

hthree0\_core[3:0]\_thread[1:0]\_n3; APICx130; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

\_three0\_core[3:0]\_thread[1:0]\_n5; APICx150; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]] , 000h}

\_tunee0\_core[3:0]\_thread[1:0]\_n6; APICx160; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]] , 000h}

hthree0\_core[3:0]\_thread[1:0]\_n7; APICx170; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

## Bits | Description

31:0 **InServiceBits**. Read-only, Volatile. Reset: 0000\_0000h. These bits are set when the corresponding interrupt is being serviced by the core.

## APICx1[8...F]0 [Trigger Mode] (Core::X86::Apic::TriggerMode)

Read-only, Volatile. Reset: 0000\_000h.

The trigger mode registers provide a bit per interrupt to indicate the assertion mode of each interrupt. The first 16 TriggerModeBits of the each thread's APIC[1F0:180] registers are Reserved.

lthree0\_core[3:0]\_thread[1:0]\_n0; APICx180; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

\_lthree0\_core[3:0]\_thread[1:0]\_n1; APICx190; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

lthree0\_core[3:0]\_thread[1:0]\_n2; APICx1A0; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

hthree0\_core[3:0]\_thread[1:0]\_n3; APICx1B0; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

 $\underline{lthree0\_core[3:0]\_thread[1:0]\_n4; APICx1C0; APIC=\{Core::X86::Msr::APIC\_BAR[ApicBar[47:12]]\ ,\ 000h\}}$ 

hthree0\_core[3:0]\_thread[1:0]\_n5; APICx1D0; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h.

 $\underline{\ \ \ } Lthree0\_core[3:0]\_thread[1:0]\_n6; APICx1E0; APIC=\{Core::X86::Msr::APIC\_BAR[ApicBar[47:12]]\ ,\ 000h\}$ 

lthree0\_core[3:0]\_thread[1:0]\_n7; APICx1F0; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

## Bits Description

31:0 **TriggerModeBits**. Read-only, Volatile. Reset: 0000\_0000h. The corresponding trigger mode bit is updated when an interrupt is accepted. 1=Level-triggered interrupt. 0=Edge-triggered interrupt.

#### ValidValues:

vanu values.				
Bit	Description			
[0]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[1]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[2]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[3]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[4]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[5]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[6]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[7]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[8]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[9]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[10]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[11]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[12]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[13]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[14]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[15]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[16]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[17]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[18]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			
[19]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.			

	[20]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
	[21]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
	[22]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
	[23]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
	[24]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
	[25]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
	[26]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
	[27]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
	[28]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
	[29]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
	[30]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
	[31]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.

## APICx2[0...7]0 [Interrupt Request] (Core::X86::Apic::InterruptRequest)

Read-only. Reset: 0000\_0000h.

The interrupt request registers provide a bit per interrupt to indicate that the corresponding interrupt has been accepted by the APIC. The first 16 RequestBits of the first Core::X86::Apic::InterruptRequest register are Reserved.

Ithree0\_core[3:0]\_thread[1:0]\_n1; APICx210; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

Ithree0\_core[3:0]\_thread[1:0]\_n2; APICx220; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

Ithree0\_core[3:0]\_thread[1:0]\_n3; APICx230; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

Ithree0\_core[3:0]\_thread[1:0]\_n4; APICx240; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

Ithree0\_core[3:0]\_thread[1:0]\_n5; APICx250; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

Ithree0\_core[3:0]\_thread[1:0]\_n6; APICx260; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

Ithree0\_core[3:0]\_thread[1:0]\_n7; APICx270; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

\_lthree0\_core[3:0]\_thread[1:0]\_n0; APICx200; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

## **Bits Description**

31:0 **RequestBits**. Read-only. Reset: 0000\_0000h. The corresponding request bit is set when the an interrupt is accepted by the APIC.

## ValidValues:

Bit	Description
[0]	0=Request bit not set. 1=Request bit set.
[1]	0=Request bit not set. 1=Request bit set.
[2]	0=Request bit not set. 1=Request bit set.
[3]	0=Request bit not set. 1=Request bit set.
[4]	0=Request bit not set. 1=Request bit set.
[5]	0=Request bit not set. 1=Request bit set.
[6]	0=Request bit not set. 1=Request bit set.
[7]	0=Request bit not set. 1=Request bit set.
[8]	0=Request bit not set. 1=Request bit set.
[9]	0=Request bit not set. 1=Request bit set.
[10]	0=Request bit not set. 1=Request bit set.
[11]	0=Request bit not set. 1=Request bit set.
[12]	0=Request bit not set. 1=Request bit set.
[13]	0=Request bit not set. 1=Request bit set.
[14]	0=Request bit not set. 1=Request bit set.
[15]	0=Request bit not set. 1=Request bit set.
[16]	0=Request bit not set. 1=Request bit set.
[17]	0=Request bit not set. 1=Request bit set.
[18]	0=Request bit not set. 1=Request bit set.
[19]	0=Request bit not set. 1=Request bit set.
[20]	0=Request bit not set. 1=Request bit set.

[21]	0=Request bit not set. 1=Request bit set.
[22]	0=Request bit not set. 1=Request bit set.
[23]	0=Request bit not set. 1=Request bit set.
[24]	0=Request bit not set. 1=Request bit set.
[25]	0=Request bit not set. 1=Request bit set.
[26]	0=Request bit not set. 1=Request bit set.
[27]	0=Request bit not set. 1=Request bit set.
[28]	0=Request bit not set. 1=Request bit set.
[29]	0=Request bit not set. 1=Request bit set.
[30]	0=Request bit not set. 1=Request bit set.
[31]	0=Request bit not set. 1=Request bit set.

## APICx280 [Error Status] (Core::X86::Apic::ErrorStatus)

Writes to this register trigger an update of the register state. The value written by software is arbitrary. Each write causes the internal error state to be loaded into this register, clearing the internal error state. Consequently, a second write prior to the occurrence of another error causes the register to be overwritten with cleared data.

lthree0\_core[3:0]\_thread[1:0]: APICx280: APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

_lthree0	_core[3:0]_thread[1:0]; APICx280; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}
Bits	Description
31:8	Reserved.
7	<b>IllegalRegAddr</b> : <b>illegal register address</b> . Read-write. Reset: 0. This bit indicates that an access to a nonexistent
	register location within this APIC was attempted. Can only be set in xAPIC mode.
6	<b>RcvdIllegalVector</b> : <b>received illegal vector</b> . Read-write. Reset: 0. This bit indicates that this APIC has received a
	message with an illegal vector (00h to 0Fh for fixed and lowest priority interrupts).
5	<b>SentIllegalVector</b> . Read-write. Reset: 0. This bit indicates that this APIC attempted to send a message with an
	illegal vector (00h to 0Fh for fixed and lowest priority interrupts).
4	Reserved.
3	<b>RcvAcceptError</b> : <b>receive accept error</b> . Read-write. Reset: 0. This bit indicates that a message received by this
	APIC was not accepted by this or any other APIC.
2	<b>SendAcceptError</b> . Read-write. Reset: 0. This bit indicates that a message sent by this APIC was not accepted by
	any APIC.
1:0	Reserved.

## APICx300 [Interrupt Command Low] (Core::X86::Apic::InterruptCommandLow)

111 102	THE TOXOGO [Interrupt Communic Low] (Core 200 spic interrupt Communic Low)			
Reset:	set: 0000_0000h.			
_lthree0_	_core[3:0]_thr	ead[1:0]; APICx300; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}		
Bits	Descripti	on		
31:20	Reserved.			
19:18	DestShrt	hnd: destination shorthand. Read-write. Reset: 0h.		
	Descripti	on: Provides a quick way to specify a destination for a message.		
	If all inclu	ading self or all excluding self is used, then destination mode is ignored and physical is automatically		
	used.			
	ValidValues:			
	Value Description			
	0h	No shorthand (Destination field).		
	1h	Self.		
	2h	All including self.		
	3h	All excluding self (This sends a message with a destination encoding of all 1s, so if lowest priority is		
		used the message could end up being reflected back to this APIC).		
17:16	RemoteRdStat. Read-only. Reset: 0h.			
	ValidValues:			

	Value	Description		
	0h	Read was invalid.		
	1h	Delivery pending.		
	2h	Delivery complete and access was valid.		
	3h	Reserved.		
15	TM: triggered.	<b>ger mode</b> . Read-write. Reset: 0. 0=Edge triggered. 1=Level triggered. Indicates how this interrupt is		
14	Level. Re	ead-write. Reset: 0. 0=De-asserted. 1=Asserted.		
13	Reserved			
12	indicate t	<b>rupt delivery status</b> . Read-only. Reset: 0. 0=Idle. 1=Send pending. In xAPIC mode this bit is set to hat the interrupt has not yet been accepted by the destination core(s). Software may repeatedly write 6::Apic::InterruptCommandLow without polling the DS bit; all requested IPIs are delivered.		
11		ination mode. Read-write. Reset: 0. 0=Physical. 1=Logical.		
10:8	MsgType	e. Read-write. Reset: 0h. The message types are encoded as follows:		
	ValidValı	ValidValues:		
	Value	Description		
	0h	Fixed.		
	1h	Lowest Priority.		
	2h	SMI.		
	3h	Reserved.		
	4h	NMI.		
	5h	INIT.		
	6h	Startup.		
	7h	External interrupt.		
7:0	<b>Vector</b> . Read-write. Reset: 00h. The vector that is sent for this interrupt source.			

## APICx310 [Interrupt Command High] (Core::X86::Apic::InterruptCommandHigh)

71110	THI TOADIV [Interrupt Communic High] (Coretptc://interrupt.communic.ingh)	
Read-write. Reset: 0000_0000h.		
_lthree0_	_core[3:0]_thread[1:0]; APICx310; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}	
Bits	Description	
31:24	<b>DestinationField</b> . Read-write. Reset: 00h. The destination encoding used when	
	Core::X86::Apic::InterruptCommandLow[DestShrthnd] is 00b.	
23:0	Reserved.	

## APICx320 [LVT Timer] (Core::X86::Apic::TimerLvtEntry)

	1 1/		
Reset:	Reset: 0001_0000h.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; APICx320; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}		
Bits	Description		
31:18	Reserved.		
17	<b>Mode</b> . Read-write. Reset: 0. 0=One-shot. 1=Periodic.		
16	Mask. Read-write. Reset: 1. 0=Not masked. 1=Masked.		
15:13	Reserved.		
12	<b>DS</b> : <b>interrupt delivery status</b> . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt		
	has not yet been accepted by the core.)		
11	Reserved.		
10:8	<b>MsgType</b> : <b>message type</b> . Read-write. Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].		
7:0	<b>Vector</b> . Read-write. Reset: 00h. Interrupt vector number.		

## APICx330 [LVT Thermal Sensor] (Core::X86::Apic::ThermalLvtEntry)

Reset: 0001\_0000h.

_lthree0_	_lthree0_core[3:0]_thread[1:0]; APICx330; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description	
31:17	Reserved.	
16	Mask. Read-write. Reset: 1. 0=Not masked. 1=Masked.	
15:13	Reserved.	
12	<b>DS</b> : <b>interrupt delivery status</b> . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt	
	has not yet been accepted by the core.)	
11	Reserved.	
10:8	<b>MsgType</b> : message type. Read-write. Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].	
7:0	<b>Vector</b> . Read-write. Reset: 00h. Interrupt vector number.	

## APICx340 [LVT Performance Monitor] (Core::X86::Apic::PerformanceCounterLvtEntry)

Reset:	eset: 0001_0000h.		
Interru	Interrupts for this local vector table are caused by overflows of:		
•	Core::X86::Msr::PERF_LEGACY_CTL(Performance Event Select [3:0]).		
•	Core::X86::Msr::PERF_CTL(Performance Event Select [5:0]).		
_lthree0_	_core[3:0]_thread[1:0]; APICx340; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31:17	Reserved.		
16	Mask. Read-write. Reset: 1. 0=Not masked. 1=Masked.		
15:13	Reserved.		
12	<b>DS</b> : <b>interrupt delivery status</b> . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt		
	has not yet been accepted by the core.)		
11	Reserved.		
10:8	<b>MsgType</b> : <b>message type</b> . Read-write. Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].		
7:0	<b>Vector</b> . Read-write. Reset: 00h. Interrupt vector number.		

## APICx3[5...6]0 [LVT LINT[1:0]] (Core::X86::Apic::LVTLINT)

Reset: 0001_0000h.		
_lthree0_core[3:0]_thread[1:0]_n0; APICx350; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree0_	_lthree0_core[3:0]_thread[1:0]_n1; APICx360; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description	
31:17	Reserved.	
16	Mask. Read-write. Reset: 1. 0=Not masked. 1=Masked.	
15	<b>TM</b> : <b>trigger mode</b> . Read-write. Reset: 0. 0=Edge. 1=Level.	
14	RmtIRR. Read-only, Volatile. Reset: 0. If trigger mode is level, remote Core::X86::Apic::InterruptRequest is set	
	when the interrupt has begun service. Remote Core::X86::Apic::InterruptRequest is cleared when the end of	
	interrupt has occurred.	
13	Reserved.	
12	<b>DS</b> : <b>interrupt delivery status</b> . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt	
	has not yet been accepted by the core.)	
11	Reserved.	
10:8	<b>MsgType</b> : <b>message type</b> . Read-write. Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].	
7:0	<b>Vector</b> . Read-write. Reset: 00h. Interrupt vector number.	

## APICx370 [LVT Error] (Core::X86::Apic::ErrorLvtEntry)

Reset:	Reset: 0001_0000h.	
_lthree0_	_lthree0_core[3:0]_thread[1:0]; APICx370; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}	
Bits	ts Description	
31:17	:17 Reserved.	
16	Mask. Read-write. Reset: 1. 0=Not masked. 1=Masked.	

15:13	Reserved.	
12	<b>DS</b> : <b>interrupt delivery status</b> . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt	
	has not yet been accepted by the core.)	
11	Reserved.	
10:8	<b>MsgType</b> : <b>message type</b> . Read-write. Reset: 0h. See 2.1.11.2.1.14 [Generalized Local Vector Table].	
7:0	<b>Vector</b> . Read-write. Reset: 00h. Interrupt vector number.	

## APICx380 [Timer Initial Count] (Core::X86::Apic::TimerInitialCount)

_	· · · · · · · · · · · · · · · · · ·		
Read-write, Volatile. Reset: 0000_0000h.			
_lthree0	_lthree0_core[3:0]_thread[1:0]; APICx380; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31:0	<b>Count</b> . Read-write, Volatile. Reset: 0000_0000h. The value copied into the current count register when the timer		
	is loaded or reloaded.		

## APICx390 [Timer Current Count] (Core::X86::Apic::TimerCurrentCount)

Read-only, Volatile. Reset: 0000_0000h.			
_lthree0_	_tthree0_core[3:0]_thread[1:0]; APICx390; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31.0	<b>Count</b> . Read-only, Volatile. Reset: 0000_0000h. The current value of the counter.		

## APICx3E0 [Timer Divide Configuration] (Core::X86::Apic::TimerDivideConfiguration)

Read-	Read-write. Reset: 0000_0000h.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; APICx3E0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}		
Bits	Descripti	on	
31:4	Reserved		
3:0	Div[3:0]. Read-write. Reset: 0h. Div[2] is unused.		
	ValidValu	ues:	
	Value	Description	
	0h	Divide by 2.	
	1h	Divide by 4.	
	2h	Divide by 8.	
	3h	Divide by 16.	
	7h-4h	Reserved.	
	8h	Divide by 32.	
	9h	Divide by 64.	
	Ah	Divide by 128.	
	Bh	Divide by 1.	
	Fh-Ch	Reserved.	

## APICx400 [Extended APIC Feature] (Core::X86::Apic::ExtendedApicFeature)

Read-only. Reset: 0004_0007h.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; APICx400; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description	
31:24	Reserved.	
23:16	<b>ExtLvtCount</b> : <b>extended local vector table count</b> . Read-only. Reset: 04h. This specifies the number of extended	
	LVT registers (Core::X86::Apic::ExtendedInterruptLvtEntries) in the local APIC.	
15:3	Reserved.	
2	<b>ExtApicIdCap: extended APIC ID capable</b> . Read-only. Reset: 1. 1=The processor is capable of supporting an	
	8-bit APIC ID, as controlled by Core::X86::Apic::ExtendedApicControl[ExtApicIdEn].	
1	SeoiCap: specific end of interrupt capable. Read-only. Reset: 1. 1=The	
	Core::X86::Apic::SpecificEndOfInterrupt is present.	

**IerCap: interrupt enable register capable**. Read-only. Reset: 1. This bit indicates that the Core::X86::Apic::InterruptEnable are present. See2.1.11.2.1.8 [Interrupt Masking].

Read-write. Reset: 0000_0000h.		
_lthree0	_lthree0_core[3:0]_thread[1:0]; APICx410; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description	
31:3	Reserved.	
2	ExtApicIdEn: extended APIC ID enable. Read-write. Reset: 0. 1=Enable 8-bit APIC ID;	
	Core::X86::Apic::ApicId[ApicId] supports an 8-bit value; an interrupt broadcast in physical destination mode	
	requires that the IntDest[7:0] == 1111_1111b (instead of XXXX_1111b); a match in physical destination mode	
	occurs when $(IntDest[7:0] == ApicId[7:0])$ instead of $(IntDest[3:0] == ApicId[3:0])$ .	
1	SeoiEn. Read-write. Reset: 0. 1=Enable SEOI generation when a Write to	
	Core::X86::Apic::SpecificEndOfInterrupt is received.	
0	<b>IerEn</b> . Read-write. Reset: 0. 1=Enable writes to the interrupt enable registers.	

## APICx420 [Specific End Of Interrupt] (Core::X86::Apic::SpecificEndOfInterrupt)

Read-	write. Reset: 0000_0000h.
_lthree0_	_core[3:0]_thread[1:0]; APICx420; APIC={Core::X86::Msr:::APIC_BAR[ApicBar[47:12]], 000h}
Bits	Description
31:8	Reserved.
7:0	<b>EoiVec: end of interrupt vector</b> . Read-write. Reset: 00h. A Write to this field causes an end of interrupt cycle to
	be performed for the vector specified in this field. The behavior is undefined if no interrupt is pending for the
	specified interrupt vector.

## APICx4[8...F]0 [Interrupt Enable] (Core::X86::Apic::InterruptEnable)

_lthree0_	_core[3:0]_thread[1:0]_n0; APICx480; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}
_lthree0_	_core[3:0]_thread[1:0]_n1; APICx490; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}
_lthree0_	_core[3:0]_thread[1:0]_n2; APICx4A0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}
_lthree0_	_core[3:0]_thread[1:0]_n3; APICx4B0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}
_lthree0_	_core[3:0]_thread[1:0]_n4; APICx4C0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree0_	_core[3:0]_thread[1:0]_n5; APICx4D0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree0_	_core[3:0]_thread[1:0]_n6; APICx4E0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree0_	_core[3:0]_thread[1:0]_n7; APICx4F0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
Bits	Description
31:0	<b>InterruptEnableBits</b> . Read-write. Reset: FFFF_FFFFh. The interrupt enable bits can be used to enable each of
	the 256 interrupts.

## APICx5[0...3]0 [Extended Interrupt Local Vector Table] (Core::X86::Apic::ExtendedInterruptLvtEntries)

Reset:	0001	0000h.

Assignments conventions:

Read-write. Reset: FFFF\_FFFFh.

- APIC500 provides a local vector table entry for IBS.
- APIC510 provides a local vector table entry for error thresholding. See Core:: X86:: Msr:: McaIntrCfg[ThresholdLvtOffset].

<ul> <li>APIC520 provides a local vector table entry for Deferred errors. See MCi_CONFIG[DeferredIntType].</li> </ul>		
_lthree0_core[3:0]_thread[1:0]_n0; APICx500; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}		
_lthree0_core[3:0]_thread[1:0]_n1; APICx510; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}		
_lthree0_	_core[3:0]_thread[1:0]_n2; APICx520; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}	
_tthree0_core[3:0]_thread[1:0]_n3; APICx530; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}		
Bits	Description	
31:17	Reserved.	
16	Mask Read-write Reset: 1 0=Not masked 1=Masked	

15:13 Reserved.

12	<b>DS</b> : <b>interrupt delivery status</b> . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt
	has not yet been accepted by the core.)
11	Reserved.
10:8	<b>MsgType</b> : <b>message type</b> . Read-write. Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].
7:0	Vector. Read-write. Reset: 00h. Interrupt vector number.

#### 2.1.12 CPUID Instruction

Unless otherwise specified, single-bit feature fields are encoded as: 1=Feature is supported by the processor. 0=Feature is not supported by the processor. CPUID functions not listed are Reserved.

## 2.1.12.1 CPUID Instruction Functions

CPUID_Fn0000000_EAX [Processor Vendor and Largest Standard Function Number]		
	(Core	::X86::Cpuid::LargFuncNum)
	Read-	only. Reset: Fixed,0000_0010h.
	_lthree0_	_core[3:0]_thread[1:0]; CPUID_Fn00000000_EAX
	Bits	Description
	31:0	LFuncStd: largest standard function. Read-only. Reset: Fixed,0000_0010h. The largest CPUID standard
		function input value supported by the processor implementation.

CPUID_Fn00000000_EBX [Processor Vendor (ASCII Bytes [3:0])] (Core::X86::Cpuid::ProcVendEbx)		
	Read-	only. Reset: Fixed,6874_7541h.
	Core::	X86::Cpuid::ProcVendEbx and Core::X86::Cpuid::ProcVendExtEbx return the same value.
	_lthree0_	_core[3:0]_thread[1:0]; CPUID_Fn00000000_EBX
	Bits	Description
	31:0	Vendor Read-only Reset: Fixed 6874, 7541h, ASCII Bytes [3:0] ("h t u A") of the string "Authentic AMD"

CPUID_Fn0000000_ECX [Processor Vendor (ASCII Bytes [11:8])] (Core::X86::Cpuid::ProcVendEcx)	
Read-only. Reset: Fixed,444D_4163h.	
Core::X86::Cpuid::ProcVendEcx and Core::X86::Cpuid::ProcVendExtEcx return the same value.	
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn00000000_ECX	
Bits Description	
24.0 X7 1 D 1 1 D 4 E' 1444D 44C21 A CCH D 4 [44.0] (ID M A II) (14.41 41 41 A M DII	

Dits	Description
31:0	<b>Vendor</b> . Read-only. Reset: Fixed,444D_4163h. ASCII Bytes [11:8] ("D M A c") of the string "AuthenticAMD".

CPUL	D_Fn00000000_EDX [Processor Vendor (ASC11 Bytes [7:4])] (Core::X86::Cpuid::ProcVendEdx)
Read-	only. Reset: Fixed,6974_6E65h.
Core::	X86::Cpuid::ProcVendEdx and Core::X86::Cpuid::ProcVendExtEdx return the same value.
_lthree0_	_core[3:0]_thread[1:0]; CPUID_Fn00000000_EDX
Bits	Description
31.0	Vendor Read-only Reset: Fixed 6974_6F65h_ASCII Bytes [7:4] ("i t n e") of the string "AuthenticAMD"

# CPUID\_Fn00000001\_EAX [Family, Model, Stepping Identifiers] (Core::X86::Cpuid::FamModStep) Read-only.

Core::X86::Cpuid::FamModStep and Core::X86::Cpuid::FamModStepExt return the same value.

Family: Is an 8-bit value and is defined as: Family[7:0]=({0000b,BaseFamily[3:0]}+ExtendedFamily[7:0]).

• E.g., If BaseFamily[3:0] == Fh and ExtendedFamily[7:0] == 08h, then Family[7:0] = 17h.

Model: Is an 8-bit value and is defined as: Model[7:0]={ExtendedModel[3:0],BaseModel[3:0]}.

- E.g., If ExtendedModel[3:0] == 1h and BaseModel[3:0] == 8h, then Model[7:0] = 18h.
- Model numbers vary with product.

_lthree0_	_core[3:0]_thread[1:0]; CPUID_Fn00000001_EAX
Bits	Description
31:28	Reserved.
27:20	ExtFamily: extended family. Read-only. Reset: 08h. See Family above.
19:16	ExtModel: extended model. Read-only. Reset: Xh. See Model above.
15:12	Reserved.
11:8	BaseFamily. Read-only. Reset: Fh. See Family description above.
7:4	BaseModel. Read-only. Reset: Xh. Model numbers vary with product.
3:0	<b>Stepping</b> . Read-only. Reset: Xh. Processor stepping (revision) for a specific model.

## CPUID\_Fn00000001\_EBX [LocalApicId, LogicalProcessorCount, CLFlush] (Core::X86::Cpuid::FeatureIdEbx)

Read-	only.
_lthree0_	_core[3:0]_thread[1:0]; CPUID_Fn00000001_EBX
Bits	Description
31:24	LocalApicId. Read-only. Reset: XXh. Initial local APIC physical ID.
23:16	<b>LogicalProcessorCount</b> : <b>logical processor count</b> . Read-only. Reset: Fixed,(Core::X86::Cpuid::SizeId[NC] + 1).
	Specifies the number of threads in the processor as Core::X86::Cpuid::SizeId[NC] + 1.
15:8	<b>CLFlush</b> . Read-only. Reset: Fixed,08h. CLFLUSH size in quadwords.
7:0	Reserved.

CPUI	D_Fn0000001_ECX [Feature Identifiers] (Core::X86::Cpuid::FeatureIdEcx)		
Read-only.			
These values can be over-written by Core::X86::Msr::CPUID_Features.			
	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn00000001_ECX		
Bits	Description		
31	Reserved.		
30	RDRAND. Read-only. Reset: Fixed,1. RDRAND instruction support.		
29	<b>F16C</b> . Read-only. Reset: Fixed,1. Half-precision convert instruction support.		
28	AVX. Read-only. Reset: Fixed,1. AVX instruction support.		
27	<b>OSXSAVE</b> . Read-only. Reset: X. 1=The OS has enabled support for XGETBV/XSETBV instructions to query		
	processor extended states. OS enabled support for XGETBV/XSETBV.		
26	<b>XSAVE</b> . Read-only. Reset: Fixed,1. 1=Support provided for the XSAVE, XRSTOR, XSETBV, and XGETBV		
	instructions and the XFEATURE_ENABLED_MASK register. XSAVE (and related) instruction support.		
25	AES: AES instruction support. Read-only. Reset: X. AES instruction support.		
24	Reserved.		
23	POPCNT. Read-only. Reset: Fixed,1. POPCNT instruction.		
22	MOVBE. Read-only. Reset: Fixed,1. MOVBE instruction support.		
21	<b>X2APIC</b> . Read-only. Reset: Fixed,1. x2APIC capability.		
20	SSE42. Read-only. Reset: Fixed,1. SSE4.2 instruction support.		
19	SSE41. Read-only. Reset: Fixed,1. SSE4.1 instruction support.		
18:14	Reserved.		
13	CMPXCHG16B. Read-only. Reset: Fixed,1. CMPXCHG16B instruction.		
12	FMA. Read-only. Reset: Fixed,1. FMA instruction support.		
11:10	Reserved.		

9	SSSE3. Read-only. Reset: Fixed,1. Supplemental SSE3 extensions.	
8:4	Reserved.	
3	<b>Monitor</b> . Read-only. Reset: !Core::X86::Msr::HWCR[MonMwaitDis]. Monitor/Mwait instructions.	
2	Reserved.	
1	PCLMULQDQ. Read-only. Reset: X. PCLMULQDQ instruction support.	
0	SSE3. Read-only. Reset: Fixed,1. SSE3 extensions.	

## CPUID\_Fn00000001\_EDX [Feature Identifiers] (Core::X86::Cpuid::FeatureIdEdx)

Read-o	Read-only.		
These	These values can be over-written by Core::X86::Msr::CPUID_Features.		
	ee0_core[3:0]_thread[1:0]; CPUID_Fn00000001_EDX		
	Description		
	Reserved.		
28	<b>HTT</b> . Read-only. Reset: Fixed,(Core::X86::Cpuid::SizeId[NC] != 0). 0=Single thread product		
	(Core::X86::Cpuid::SizeId[NC] == 0). 1=Multi thread product (Core::X86::Cpuid::SizeId[NC] != 0). Hyper-		
	threading technology.		
27	Reserved.		
26	SSE2. Read-only. Reset: Fixed,1. SSE2: SSE2 extensions.		
25	SSE. Read-only. Reset: Fixed,1. SSE extensions.		
24	<b>FXSR</b> . Read-only. Reset: Fixed,1. FXSAVE and FXRSTOR instructions.		
23	MMX. Read-only. Reset: Fixed,1. MMX instructions		
22:20	Reserved.		
19	CLFSH. Read-only. Reset: Fixed,1. CLFLUSH instruction.		
18	Reserved.		
17	<b>PSE36</b> . Read-only. Reset: Fixed,1. Page-size extensions.		
16	<b>PAT</b> . Read-only. Reset: Fixed,1. Page attribute table.		
15	<b>CMOV</b> . Read-only. Reset: Fixed,1. Conditional move instructions, CMOV, FCOMI, FCMOV.		
14	<b>MCA</b> . Read-only. Reset: Fixed,1. Machine check architecture, MCG_CAP.		
13	<b>PGE</b> . Read-only. Reset: Fixed,1. Page global extension, CR4.PGE.		
12	MTRR. Read-only. Reset: Fixed,1. Memory-type range registers.		
11	SysEnterSysExit. Read-only. Reset: Fixed,1. SYSENTER and SYSEXIT instructions.		
10	Reserved.		
9	APIC: advanced programmable interrupt controller (APIC) exists and is enabled. Read-only. Reset: X.		
	Core::X86::Msr::APIC_BAR[ApicEn].		
8	CMPXCHG8B. Read-only. Reset: Fixed,1. CMPXCHG8B instruction.		
7	MCE. Read-only. Reset: Fixed,1. Machine check exception, CR4.MCE.		
6	<b>PAE</b> . Read-only. Reset: Fixed,1. Physical-address extensions (PAE).		
5	MSR. Read-only. Reset: Fixed,1. AMD model-specific registers (MSRs), with RDMSR and WRMSR		
	instructions.		
4	<b>TSC</b> . Read-only. Reset: Fixed,1. Time Stamp Counter, RDTSC/RDTSCP instructions, CR4.TSD.		
3	<b>PSE</b> . Read-only. Reset: Fixed,1. Page-size extensions (4 MB pages).		
2	<b>DE</b> . Read-only. Reset: Fixed,1. Debugging extensions, IO breakpoints, CR4.DE.		
1	VME. Read-only. Reset: Fixed,1. Virtual-mode enhancements.		
0	<b>FPU</b> . Read-only. Reset: Fixed,1. x87 floating-point unit on-chip.		

## CPUID\_Fn00000005\_EAX [Monitor/MWait] (Core::X86::Cpuid::MonMWaitEax)

Read-only. Reset: Fixed,0000_0040h.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn00000005_EAX	
Bits	Description	

15:0	MonLineSizeMin. Read-onl	y. Reset: Fixed,0040h.	Smallest monitor-line size in by	tes.
------	--------------------------	------------------------	----------------------------------	------

#### CPUID Fn00000005 EBX [Monitor/MWait] (Core::X86::Cpuid::MonMWaitEbx)

<u> </u>	of off introduction [internation of the control of		
Read-	Read-only. Reset: Fixed,0000_0040h.		
_lthree0	hree0_core[3:0]_thread[1:0]; CPUID_Fn00000005_EBX		
Bits	Description		
31:16 Reserved.			
15:0	<b>MonLineSizeMax</b> . Read-only. Reset: Fixed,0040h. Largest monitor-line size in bytes.		

## CPUID Fn00000005 ECX [Monitor/MWait] (Core::X86::Cpuid::MonMWaitEcx)

	/		
Read-	Read-only. Reset: Fixed,0000_0003h.		
_lthree0	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn00000005_ECX		
Bits	Description		
31:2	Reserved.		
1	IBE. Read-only. Reset: Fixed,1. Interrupt break-event.		
0	<b>EMX</b> . Read-only. Reset: Fixed,1. Enumerate MONITOR/MWAIT extensions.		

## CPUID\_Fn00000005\_EDX [Monitor/MWait] (Core::X86::Cpuid::MonMWaitEdx)

Read-only. Reset: Fixed,0000_0011h.		
_lthree0_	ree0_core[3:0]_thread[1:0]; CPUID_Fn00000005_EDX	
Bits	Description	
31:8	Reserved.	
7:4	<b>MWaitC1SubStates</b> . Read-only. Reset: Fixed,1h. Number of C1 sub-cstates supported by MWAIT.	
3:0	<b>MWaitC0SubStates</b> . Read-only. Reset: Fixed,1h. Number of C0 sub-cstates supported by MWAIT.	

## CPUID\_Fn0000006\_EAX [Thermal and Power Management] (Core::X86::Cpuid::ThermalPwrMgmtEax)

Read-	Read-only. Reset: Fixed,0000_0004h.		
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn00000006_EAX			
Bits	Description		
31:3	Reserved.		
2 <b>ARAT</b> : always running APIC timer. Read-only. Reset: Fixed,1. 1=Indicates support for APIC timer alw			
	running feature.		
1:0	Reserved.		

## CPUID\_Fn00000006\_EBX [Thermal and Power Management] (Core::X86::Cpuid::ThermalPwrMgmtEbx)

_lthree0	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn00000006_EBX		
Bits	Description		
31:0	Reserved.		

## CPUID\_Fn0000006\_ECX [Thermal and Power Management] (Core::X86::Cpuid::ThermalPwrMgmtEcx)

Read-only. Reset: Fixed,0000_0001h.  These values can be over-written by Core::X86::Msr::CPUID_PWR_THERM.			
	Bits	Description Description	
	31:1	Reserved.	
	0 <b>EffFreq: effective frequency interface</b> . Read-only. Reset: Fixed,1. 1=Indicates presence of		
Core::X86::Msr::MPERF and Core::X86::Msr::APERF.		Core::X86::Msr::MPERF and Core::X86::Msr::APERF.	

## CPUID\_Fn0000006\_EDX [Thermal and Power Management] (Core::X86::Cpuid::ThermalPwrMgmtEdx)

_lthree0	_core[3:0]_thread[1:0]; CPUID_Fn00000006_EDX
Bits	Description
31:0	Reserved.

CPUID_Fn00000007_EAX_x00 [Structured Extended Feature Identifiers]
(Core::X86::Cpuid::StructExtFeatIdEax0)

_	i ,		
Read-only. Reset: Fixed,0000_0000h.			
_lthree0	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn00000007_EAX_x00		
Bits	Description		
31:0	StructExtFeatIdMax. Read-only. Reset: Fixed,0000_0000h. The largest CPUID Fn0000_0007 sub-function		
	supported by the processor implementation.		

## $CPUID\_Fn00000007\_EBX\_x00\ [Structured\ Extended\ Feature\ Identifiers]$

(Core::X86::Cpuid::StructExtFeatIdEbx0)

(Corc.	(GovernAdorn Ceptitution in the transfer of th		
	Read-only. Reset: Fixed,219C_91A9h.		
_lthree0_	e0_core[3:0]_thread[1:0]; CPUID_Fn00000007_EBX_x00		
Bits	Description		
31:30	Reserved.		
29	SHA. Read-only. Reset: Fixed,1. 1=SHA Extensions available.		
28:25	Reserved.		
24	<b>CLWB</b> . Read-only. Reset: Fixed,1. Cache line write back.		
23	CLFSHOPT. Read-only. Reset: Fixed,1. Optimized Cache Line Flush.		
22:21	Reserved.		
20	<b>SMAP</b> . Read-only. Reset: Fixed,1. Secure Mode Access Prevention is supported.		
19	ADX. Read-only. Reset: Fixed,1. ADCX and ADOX are present.		
18	RDSEED. Read-only. Reset: Fixed,1. RDSEED is present.		
17:16	Reserved.		
15	<b>PQE</b> . Read-only. Reset: Fixed,1. The processor supports Cache Allocation Technology.		
14:13	Reserved.		
12	PQM. Read-only. Reset: Fixed,1. Platform QoS Monitoring.		
11:9	Reserved.		
8	<b>BMI2</b> . Read-only. Reset: Fixed,1. Bit manipulation group 2 instruction support.		
7	<b>SMEP</b> . Read-only. Reset: Fixed,1. Supervisor Mode Execution protection.		
6	Reserved.		
5	<b>AVX2</b> . Read-only. Reset: Fixed,1. AVX extension support.		
4	Reserved.		
3	<b>BMI1</b> . Read-only. Reset: Fixed,1. Bit manipulation group 1 instruction support.		
2:1	Reserved.		
0	<b>FSGSBASE</b> . Read-only. Reset: Fixed,1. FS and GS base read write instruction support.		

# CPUID\_Fn0000007\_ECX\_x00 [Structured Extended Feature Identifier] (Core::X86::Cpuid::StructExtFeatIdEcx0)

_	·	
Read-	Read-only. Reset: Fixed,0040_0004h.	
_lthree0	_core[3:0]_thread[1:0]; CPUID_Fn00000007_ECX_x00	
Bits	Description	
31:23	Reserved.	
22	RDPID. Read-only. Reset: Fixed,1. Read Processor ID instruction support.	
21:3	Reserved.	
2	<b>UMIP</b> . Read-only. Reset: Fixed,1. User Mode Instruction Prevention enable.	
1:0	Reserved.	

## $CPUID\_Fn00000007\_EDX\_x00~[Structured~Extended~Feature~Identifiers]$

(Core::X86::Cpuid::StructExtFeatIdEdx0)

Reset: 0000\_0000h.

_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn00000007_EDX_x00		
Bits	Description		
31:0	Reserved.		

## CPUID\_Fn0000000B\_EAX\_x00 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEax0)

Read-only. Enable: (Core::X86::Cpuid::ExtTopEnumEbx0 > 0).

CPUID Fn0000\_000B\_E[D,C,B,A]X\_x[2:0] specifies the hierarchy of logical cores from the SMT level through the processor socket level.

Software determines the presence of CPUID Fn0000\_000B if (CPUID Fn0000\_000B\_EBX\_x0[31:0] != 0). Software reads CPUID Fn0000\_000B\_E[C,B,A]X for ascending values of ECX until (CPUID

 $Fn0000\_000B\_EBX[LogProcAtThisLevel] == 0).$ 

_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000B_EAX_x00		
	Bits	Description	
	31:5	Reserved.	
	4:0	<b>CoreMaskWidth</b> . Read-only. Number of bits to shift ExtendedApicId right to get unique topology ID of the next	
		level type.	
		Reset: SMT ? 01h : 00h.	

## CPUID\_Fn0000000B\_EBX\_x00 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEbx0)

Read-	Read-only.	
_lthree0	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000B_EBX_x00	
Bits	Description	
31:16	Reserved.	
15:0	LogProcAtThisLevel. Read-only. Number of threads in a core.	
	Reset: SMT ? 2: 0001h.	

## CPUID\_Fn0000000B\_ECX\_x00 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEcx0)

Read-	Read-only. Reset: Fixed,0000_0100h. Enable: (Core::X86::Cpuid::ExtTopEnumEbx0 > 0).		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000B_ECX_x00		
Bits	Descripti	on	
31:16	Reserved.		
15:8	LevelTyp	e. Read-only. Reset: Fixed,01h.	
	ValidValues:		
	Value	Description	
	00h	Invalid.	
	01h	Thread.	
	02h	Processor.	
	FFh-	Reserved.	
	03h		
7:0	EcxVal. F	Read-only, Reset: Fixed.00h, ECX input value.	

## CPUID\_Fn0000000B\_EAX\_x01 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEax1)

Read-only. Enable: (Core::X86::Cpuid::ExtTopEnumEbx1 > 0).		
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000B_EAX_x01		
Bits	Description	
31:5	Reserved.	
4:0	CoreMaskWidth. Read-only. ExtendedApicId right shift value.	
	Reset: SMT ? 7 : 6.	

## CPUID\_Fn0000000B\_EBX\_x01 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEbx1)

Read-only.

_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000B_EBX_x01	
Bits	Description	
31:16	Reserved.	
15:0	LogProcAtThisLevel. Read-only. Reset: XXXXh. Number of logical cores in processor socket.	

## CPUID Fn0000000B ECX x01 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEcx1)

CICI	<u></u>	OUOD_ECX_XVI [Extended Topology Enumeration] (CorexvovCpundExtTopEnumEcx1)	
Read-	Read-only. Reset: Fixed,0000_0201h. Enable: (Core::X86::Cpuid::ExtTopEnumEbx1 > 0).		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000B_ECX_x01		
Bits	Description		
31:16	Reserved		
15:8	LevelType. Read-only. Reset: Fixed,02h.		
	ValidValues:		
	Value	Description	
	00h	Invalid.	
	01h	Thread.	
	02h	Processor.	
	FFh-	Reserved.	
	03h		
7:0	7:0 <b>EcxVal</b> . Read-only. Reset: Fixed,01h. ECX input value.		

## CPUID\_Fn0000000B\_EAX\_x02 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEax2)

Read-only. Reset: Fixed,0000_0000h. Enable: (Core::X86::Cpuid::ExtTopEnumEbx2 > 0).			
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000B_EAX_x02		
Bits	Description		
31:5	Reserved.		
4:0	CoreMaskWidth. Read-only. Reset: Fixed,00h. Zero indicates no more levels.		

## CPUID Fn0000000B EBX x02 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEbx2)

_			
Read-	Read-only. Reset: 0000_0000h.		
_lthree0	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000B_EBX_x02		
Bits	Description		
31:16	Reserved.		
15:0	LogProcAtThisLevel. Read-only. Reset: 0000h. Zero indicates no more levels.		

## CPUID\_Fn0000000B\_ECX\_x02 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEcx2)

Read-	only. Reset	t: Fixed,0000_0002h. Enable: (Core::X86::Cpuid::ExtTopEnumEbx2 > 0).
_lthree0_	_core[3:0]_thr	ead[1:0]; CPUID_Fn0000000B_ECX_x02
Bits	Descripti	on
31:16	Reserved.	
15:8	LevelTyp	e. Read-only. Reset: Fixed,00h. Zero indicates no more levels.
	ValidValu	ies:
	Value	Description
	00h	Invalid.
	01h	Thread.
	02h	Processor.
	FFh-	Reserved.
	03h	
7:0	EcxVal. F	Read-only. Reset: Fixed,02h. ECX input value.

#### CPUID Fn0000000B EDX [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEdx)

or orall introduction of the state of the st
Read-only.
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000B_EDX

Bits	Description
31:0	ExtendedLocalApicId: extended APIC ID. Read-only. Reset: XXXX_XXXXh. Extended APIC_ID.

## CPUID\_Fn000000D\_EAX\_x00 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEax00)

Read-only. Reset: Fixed,0000 0207h.

lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000D\_EAX\_x00

## Bits Description

31:0 **XFeatureSupportedMask[31:0**]. Read-only. Reset: Fixed,0000\_0207h. Each set bit indicates the corresponding bit in register XCR0[31:0] is settable.

#### ValidValues:

Bit	Name	Description
[0]	X87	X87 Support.
[1]	SSE	128-bit SSE Support.
[2]	AVX	256-bit AVX support.
[8:3]		Reserved.
[9]	MPK	Memory Protection Keys. See Core::X86::Cpuid::StructExtFeatIdEcx0[PKU] for the availability of MPK feature support.
[31:10]		Reserved.

## CPUID\_Fn000000D\_EBX\_x00 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEbx00)

## Read-only, Volatile.

lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000D\_EBX\_x00

#### Bits Description

31:0 **XFeatureEnabledSizeMax**. Read-only, Volatile. Reset: XXXX\_XXXXh.

**Description**: Size in bytes of an uncompacted XSAVE/XRSTOR area for all features enabled in the XCR0 register.

IF (XCR0[AVX] == 1)

Return EBX = 0000\_0340h // legacy header + X87/SSE + AVX size

ELSIF(XCR0[SSE] == 1)

Return EBX=0000\_0240h // legacy header + X87/SSE size

ELSIF(XCR0[X87] == 1)

Return EBX =  $0000_{0240h}$ 

**END** 

## CPUID\_Fn000000D\_ECX\_x00 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEcx00)

Read-	Read-only. Reset: Fixed,0000_0380h.	
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000D_ECX_x00	
Bits	Description	
31:0	<b>XFeatureSupportedSizeMax</b> . Read-only. Reset: Fixed,0000_0380h. Size of legacy header + X87/SSE + AVX +	
	MPK	

## CPUID\_Fn000000D\_EDX\_x00 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEdx00)

Read-only. Reset: Fixed,0000_0000h.		
h0[2:0] thd[1:0]; CDLIID E0000000D	EDV	0

\_lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000D\_EDX\_x00

#### Bits Description

31:0 **XFeatureSupportedMask[63:32]**. Read-only. Reset: Fixed,0000\_0000h. Each set bit indicates the corresponding bit in register XCR0[63:32] is settable.

# CPUID\_Fn000000D\_EAX\_x01 [Processor Extended State Enumeration] (Core::X86::Cpuid::ProcExtStateEnumEax01)

_	•	
Read-	only. Reset: Fixed,0000_000Fh.	
_lthree0_	_three0_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EAX_x01	
Bits	Description Description	
31:4	Reserved.	
3	<b>XSAVES</b> . Read-only. Reset: Fixed,1. XSAVES,XRSTORS, and XSS supported.	
2	<b>XGETBV</b> . Read-only. Reset: Fixed,1. XGETBV with ECX = 1 supported.	
1	XSAVEC. Read-only. Reset: Fixed,1. XSAVEC and compact XRSTOR supported.	
0	<b>XSAVEOPT</b> . Read-only. Reset: Fixed,1. XSAVEOPT is available.	

# CPUID\_Fn000000D\_EBX\_x01 [Processor Extended State Enumeration] (Core::X86::Cpuid::ProcExtStateEnumEbx01)

\_\_lthree0\_\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000D\_EBX\_x01

Bits Description

31:0 XFeatureEnabledSizeMax. Read-only, Volatile. Reset: XXXX\_XXXXh. Value is 512 + 64 + ((XCR0[AVX])?

## ValidValues:

256:0).

Read-only, Volatile.

vana van	ues.
Value	Description
0000_0	Reserved.
23Fh-	
0000_0	
000h	
0000_0	Legacy header + FPU/SSE size; (XCR0[AVX] == 0)
240h	
0000_0	Reserved.
33Fh-	
0000_0	
241h	
0000_0	Legacy header + FPU/SSE + AVX size; (XCR0[AVX] == 1)
340h	
0000_0	Reserved.
37Fh-	
0000_0 341h	
	Logacy booder + EDLI/CCE + M/V + MDV size ((VCD0[AVV] == 1)0.0-(VCD0[MDV] == 1))
0000_0 380h	Legacy header + FPU/SSE + AVX + MPK size $((XCR0[AVX] == 1)\&\&(XCR0[MPK] == 1))$
FFFF_F	Reserved.
FFFh-	INESCI VEU.
0000_0	
381h	
50111	

## $CPUID\_Fn0000000D\_ECX\_x01~[Processor~Extended~State~Enumeration]$

(Core::X86::Cpuid::ProcExtStateEnumEcx01)

Read-only. Reset: Fixed,0000_0000h.
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000D_ECX_x01
Bits Description
31:0 Reserved.

## CPUID\_Fn000000D\_EDX\_x01 [Processor Extended State Enumeration]

(Core	::X86::Cpuid::ProcExtStateEnumEdx01)		
Read-	Read-only. Reset: Fixed,0000_0000h.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EDX_x01		
Bits	Description		
31:0	Reserved.		

## CPUID\_Fn000000D\_EAX\_x02 [Processor Extended State Enumeration]

#### (Core::X86::Cpuid::ProcExtStateEnumEax02)

Read-	Read-only. Reset: Fixed,0000_0100h.	
_lthree0	_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EAX_x02	
Bits	Description	

## CPUID\_Fn000000D\_EBX\_x02 [Processor Extended State Enumeration]

## (Core::X86::Cpuid::ProcExtStateEnumEbx02)

_	1 /	
Read-only. Reset: Fixed,0000_0240h.		
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EBX_x02		
Bits	Description Description	
31:0	YmmSaveStateOffset. Read-only. Reset: Fixed,0000_0240h. YMM save state byte offset.	

## CPUID\_Fn000000D\_ECX\_x02 [Processor Extended State Enumeration]

## (Core::X86::Cpuid::ProcExtStateEnumEcx02)

Read-only. Reset: Fixed,0000_0000h.		
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000D_ECX_x02		
Bits	Description	
31:0	Reserved.	

## CPUID\_Fn0000000D\_EDX\_x02 [Processor Extended State Enumeration]

## (Core::X86::Cpuid::ProcExtStateEnumEdx02)

Read-only. Reset: Fixed,0000_0000h.	
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EDX_x02	
Bits	Description
31:0	Reserved.

## CPUID\_Fn000000D\_EAX\_x09 [Processor Extended State Enumeration]

#### (Core::X86::Cpuid::ProcExtStateEnumEax09)

Read-only. Reset: Fixed,0000_0040h.	
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EAX_x09	
Rits	Description
Dits	Description

## CPUID\_Fn000000D\_EBX\_x09 [Processor Extended State Enumeration]

## (Core::X86::Cpuid::ProcExtStateEnumEbx09)

Read-only. Reset: Fixed,0000_0340h.	
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EBX_x09	
Bits	Description
31:0	<b>MpKSaveStateOffset</b> . Read-only. Reset: Fixed,0000_0340h. MPK save state uncompacted byte offset.

## CPUID\_Fn000000D\_ECX\_x09 [Processor Extended State Enumeration]

## (Core::X86::Cpuid::ProcExtStateEnumEcx09)

Re	ead-only. Reset: Fixed,0000_0000h.
_lth	nree0_core[3:0]_thread[1:0]; CPUID_Fn0000000D_ECX_x09

Bits	Description
31:0	Reserved.

## CPUID\_Fn000000D\_EDX\_x09 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEdx09)

Read-only. Reset: Fixed,0000 0000h.

lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000D\_EDX\_x09

Bits Description

31:0 Reserved.

## CPUID\_Fn0000000F\_EAX\_x00 [Resource Director Technology Monitor Capability]

(Core::X86::Cpuid::RsrcDirTechMonCapEax0)

Read-only. Reset: Fixed,0000\_0000h.

\_lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000F\_EAX\_x00

Bits Description
31:0 Reserved.

CPUID\_Fn0000000F\_EBX\_x00 [Resource Director Technology Monitor Capability]

(Core::X86::Cpuid::RsrcDirTechMonCapEbx0)

Read-only. Reset: Fixed,0000\_00FFh.

\_lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000F\_EBX\_x00

Bits Description

31:0 **RmidMaxRange**. Read-only. Reset: Fixed,0000\_00FFh. RMID maximum within this processor for all types.

## CPUID\_Fn0000000F\_ECX\_x00 [Resource Director Technology Monitor Capability]

(Core::X86::Cpuid::RsrcDirTechMonCapEcx0)

Read-only. Reset: Fixed,0000 0000h.

Bits Description

31:0 Reserved.

## $CPUID\_Fn0000000F\_EDX\_x00\ [Resource\ Director\ Technology\ Monitor\ Capability]$

(Core::X86::Cpuid::RsrcDirTechMonCapEdx0)

Read-only. Reset: Fixed,0000\_0002h.

\_lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000F\_EDX\_x00

Bits Description

31:2 Reserved.

1

**L3CacheRDT**. Read-only. Reset: Fixed,1. L3 Cache RDT Monitoring.

0 Reserved.

## CPUID\_Fn0000000F\_EAX\_x01 [Resource Director Technology L3 Monitor Capability]

(Core::X86::Cpuid::RsrcDirTechMonCapEax1)

Read-only, Reset: Fixed.0000 0000h.

lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000F\_EAX\_x01

Bits Description

31:0 Reserved.

## CPUID\_Fn0000000F\_EBX\_x01 [Resource Director Technology L3 Monitor Capability]

(Core::X86::Cpuid::RsrcDirTechMonCapEbx1)

Read-only. Reset: Fixed,0000 0040h.

lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000F\_EBX\_x01

Bits Description

31:0 **ConverFactor**. Read-only, Reset: Fixed,0000 0040h. Conversion Factor.

CPUID_Fn0000000F_ECX_x01 [Resource Director Technology L3 Monitor Capability]
(Core::X86::Cpuid::RsrcDirTechMonCapEcx1)

(Core	(CoreAooCpuidKsrcDir recinvolicapEcx1)	
Read-only. Reset: Fixed,0000_00FFh.		
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000F_ECX_x01		
Bits	Description	
31:0	RmidMaxRange. Read-only. Reset: Fixed,0000_00FFh. RMID Maximum Range of this resourse.	

# CPUID\_Fn000000F\_EDX\_x01 [Resource Director Technology L3 Monitor Capability] (Core::X86::Cpuid::RsrcDirTechMonCapEdx1)

Read-only. Reset: Fixed,0000_0007h.	
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn0000000F_EDX_x01	
Bits	Description
31:3	Reserved.
2	L3CacheLocalBndwdthMon. Read-only. Reset: Fixed,1. L3 Local Bandwidth monitoring.
1	L3CacheTotalBndwdthMon. Read-only. Reset: Fixed,1. L3 Total Bandwidth monitoring.
0	L3CacheOccpncyMon. Read-only. Reset: Fixed,1. L3 occupancy monitoring.

# CPUID\_Fn00000010\_EAX\_x00 [Resource Director Technology Allocation Enumeration] (Core::X86::Cpuid::RsrcDirTechAllocEnumEax0)

Read-only. Reset: Fixed,0000\_0000h. Enable: (Core::X86::Cpuid::RsrcDirTechAllocEnumEbx0 > 0).

Software determines the presence of CPUID Fn0000\_0010 if (CPUID Fn0000\_0010\_EBX\_x0[31:0] != 0). Software reads CPUID Fn0000\_0010\_E[D,C,B,A]X for ascending values of ECX until (CPUID Fn0000\_0010\_EBX[LogProcAtThisLevel] == 0).

\_\_\_\_\_lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn00000010\_EAX\_x00

_itineco_core[5.0]_tinetat[1.0], Gr GrB_r it	
Bits	Description
31:0	Reserved.

# CPUID\_Fn00000010\_EBX\_x00 [Resource Director Technology Allocation Enumeration] (Core::X86::Cpuid::RsrcDirTechAllocEnumEbx0)

Read-only. Reset: 0000_0002h.		
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn00000010_EBX_x00		
Bits	Bits Description	
31:3	Reserved.	
2	2 <b>L2CacheAllocTech</b> . Read-only. Reset: 0. L2 Cache Allocation Technology.	
1	1 <b>L3CacheAllocTech</b> . Read-only. Reset: 1. L3 Cache Allocation Technology.	
0	Reserved.	

# CPUID\_Fn00000010\_ECX\_x00 [Resource Director Technology Allocation Enumeration] (Core::X86::Cpuid::RsrcDirTechAllocEnumEcx0)

Read-only. Reset: Fixed,0000_0000h. Enable: (Core::X86::Cpuid::RsrcDirTechAllocEnumEbx0 > 0).	
_lthree0_	_core[3:0]_thread[1:0]; CPUID_Fn00000010_ECX_x00
Bits	Description
31:0	Reserved.

## CPUID\_Fn00000010\_EDX\_x00 [Resource Director Technology Allocation Enumeration] (Core::X86::Cpuid::RsrcDirTechAllocEnumEdx0)

Rea	d-only. Reset: Fixed,0000_0000h. Enable: (Core::X86::Cpuid::RsrcDirTechAllocEnumEbx0 > 0).
_lthre	e0_core[3:0]_thread[1:0]; CPUID_Fn00000010_EDX_x00
Bit	Description Description
24	Reserved.

# CPUID\_Fn00000010\_EAX\_x01 [Resource Director Technology L3 Allocation Enumeration] (Core::X86::Cpuid::RsrcDirTechAllocEnumEax1)

Read-	only. Enable: (Core::X86::Cpuid::RsrcDirTechAllocEnumEbx1 > 0).
_lthree0_	_core[3:0]_thread[1:0];
Bits	Description
31:5	Reserved.
4:0	CapacityMask. Read-only. Reset: Fixed,0Fh. Capacity bitmask length.

# CPUID\_Fn00000010\_EBX\_x01 [Resource Director Technology L3 Allocation Enumeration] (Core::X86::Cpuid::RsrcDirTechAllocEnumEbx1)

(0010	······································
Read-	only. Reset: 0000_0000h.
_lthree0	_core[3:0]_thread[1:0];
Bits	Description
31:0	AllocUnits. Read-only. Reset: 0000_0000h. Allocation Units.

# CPUID\_Fn00000010\_ECX\_x01 [Resource Director Technology L3 Allocation Enumeration] (Core::X86::Cpuid::RsrcDirTechAllocEnumEcx1)

Read-	only. Reset: Fixed,0000_0004h. Enable: (Core::X86::Cpuid::RsrcDirTechAllocEnumEbx1 > 0).
_lthree0_	_core[3:0]_thread[1:0]; CPUID_Fn00000010_ECX_x01
Bits	Description
31:3	Reserved.
2	<b>CDP</b> . Read-only. Reset: Fixed,1. Code and data prioritization.
1:0	Reserved.

# CPUID\_Fn00000010\_EDX\_x01 [Resource Director Technology L3 Allocation Enumeration] (Core::X86::Cpuid::RsrcDirTechAllocEnumEdx1)

Read-only. Reset: Fixed,0000_000Fh. Enable: (Core::X86::Cpuid::RsrcDirTechAllocEnumEbx1 > 0).	
_lthree0	_core[3:0]_thread[1:0]; CPUID_Fn00000010_EDX_x01
Bits	Description
31:16	Reserved.
15:0	HCS. Read-only. Reset: Fixed,000Fh. Highest COS supported.

## CPUID\_Fn80000000\_EAX [Largest Extended Function Number] (Core::X86::Cpuid::LargExtFuncNum)

	0_ 0_	== novovovo==nii [=uigeot=neenueu i uniteion i uniteion ( corevirous eparasseu anei unit
	Read-	only. Reset: Fixed,8000_0020h.
	_lthree0_	_core[3:0]_thread[1:0]; CPUID_Fn80000000_EAX
Bits Description		
	31:0	<b>LFuncExt</b> : <b>largest extended function</b> . Read-only. Reset: Fixed,8000_0020h. The largest CPUID extended
		function input value supported by the processor implementation.

## CPUID\_Fn80000000\_EBX [Processor Vendor (ASCII Bytes [3:0])] (Core::X86::Cpuid::ProcVendExtEbx)

ſ	Read-	only. Reset: Fixed,6874_7541h.
Ī	Core::	X86::Cpuid::ProcVendEbx and Core::X86::Cpuid::ProcVendExtEbx return the same value.
Γ	_lthree0_	_core[3:0]_thread[1:0]; CPUID_Fn80000000_EBX
Bits Description	Description	
	31:0	<b>Vendor</b> . Read-only. Reset: Fixed,6874_7541h. ASCII Bytes [3:0] ("h t u A") of the string "AuthenticAMD".

## CPUID\_Fn80000000\_ECX [Processor Vendor (ASCII Bytes [11:8])] (Core::X86::Cpuid::ProcVendExtEcx)

_		
I	Read-	only. Reset: Fixed,444D_4163h.
(	Core::	X86::Cpuid::ProcVendEcx and Core::X86::Cpuid::ProcVendExtEcx return the same value.
	lthree0	_core[3:0]_thread[1:0]; CPUID_Fn80000000_ECX
	Bits	Description
	31:0	<b>Vendor</b> . Read-only. Reset: Fixed,444D_4163h. ASCII Bytes [11:8] ("D M A c") of the string "AuthenticAMD".

## CPUID\_Fn80000000\_EDX [Processor Vendor (ASCII Bytes [7:4])] (Core::X86::Cpuid::ProcVendExtEdx)

Read-only. Reset: Fixed,6974\_6E65h.

Core::	Core::X86::Cpuid::ProcVendEdx and Core::X86::Cpuid::ProcVendExtEdx return the same value.	
_lthree0	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000000_EDX	
Bits	Description	
31:0	<b>Vendor</b> . Read-only. Reset: Fixed,6974_6E65h. ASCII Bytes [7:4] ("i t n e") of the string "AuthenticAMD".	

# CPUID\_Fn80000001\_EAX [Family, Model, Stepping Identifiers] (Core::X86::Cpuid::FamModStepExt)

CI CI	D_1 novovovo1_2/11 [1 anni), 1/10dex, Stepping 1 dendiners] (Core.//1000/Cepund/1 anni/10destep2/10)	
Read-	Read-only.	
Core::	Core::X86::Cpuid::FamModStep and Core::X86::Cpuid::FamModStepExt return the same value. See	
Core::	Core::X86::Cpuid::FamModStep.	
_lthree0_	_core[3:0]_thread[1:0]; CPUID_Fn80000001_EAX	
Bits	Description	
31:28	Reserved.	
27:20	<b>ExtFamily</b> : <b>extended family</b> . Read-only. Reset: 08h. See Core::X86::Cpuid::FamModStep description of Family.	
19:16	ExtModel: extended model. Read-only. Reset: Xh. See Core::X86::Cpuid::FamModStep description of	
	ExtModel.	
15:12	Reserved.	
11:8	BaseFamily. Read-only. Reset: Fh. See Core::X86::Cpuid::FamModStep description of Family.	
7:4	BaseModel. Read-only. Reset: Xh. Model numbers vary with product.	
3:0	<b>Stepping</b> . Read-only. Reset: Xh. Processor stepping (revision) for a specific model.	

# CPUID Fn80000001 EBX [BrandId Identifier] (Core::X86::Cpuid::BrandId)

CIOI		boot_LDX [Brandid Identifier] (CoreXooCpuidBrandid)	
Read-	Read-only.		
_lthree0_	e0_core[3:0]_thread[1:0]; CPUID_Fn80000001_EBX		
Bits	Description		
31:28	PkgType	: package type. Read-only. Reset: Xh. Specifies the package type.	
	ValidValues:		
	Value	Description	
	0h	Reserved.	
	1h	FT6	
	Fh-2h	Reserved.	
27:0	Reserved.		

# CPUID Fn80000001 ECX [Feature Identifiers] (Core::X86::Cpuid::FeatureExtIdEcx)

CFUI	CPOID_Filo0000001_ECX [Feature Identifiers] (Core::xoo::Cpuid::FeatureExtidEcx)		
Read-	Read-only.		
These values can be over-written by Core::X86::Msr::CPUID_ExtFeatures.			
_lthree0	_core[3:0]_thread[1:0]; CPUID_Fn80000001_ECX		
Bits	Description		
31	Reserved.		
30	AdMskExtn: address mask extension support for instruction breakpoint. Read-only. Reset: Fixed,1. Indicates		
	support for address mask extension (to 32 bits and to all 4 DRs) for instruction breakpoints.		
29	MwaitExtended. Read-only. Reset: !Core::X86::Msr::HWCR[MonMwaitDis]. 1=MWAITX and MONITORX		
	capability is supported.		
28	<b>PerfCtrExtLLC:</b> Last Level Cache performance counter extensions. Read-only. Reset: Fixed,1. 1=Indicates		
	support for Core::X86::Msr::ChL3PmcCfg and Core::X86::Msr::ChL3Pmc L3 performance counter extensions.		
	L3 performance counter extensions support. See 2.1.14.4 [L3 Cache Performance Monitor Counters] and 2.1.14		
	[Performance Monitor Counters].		
27	<b>PerfTsc</b> . Read-only. Reset: Fixed,0. Performance time-stamp counter supported.		
26	DataBreakpointExtension. Read-only. Reset: Fixed,1. 1=Indicates data breakpoint support for		
	Core::X86::Msr::DR0_ADDR_MASK, Core::X86::Msr::DR1_ADDR_MASK,		
	Core::X86::Msr::DR2_ADDR_MASK and Core::X86::Msr::DR3_ADDR_MASK.		
25	Reserved.		

24	<b>PerfCtrExtDF</b> : data fabric performance counter extensions support. Read-only. Reset: Fixed,1. 1=Indicates
	support for Core::X86::Msr::DF_PERF_CTL and Core::X86::Msr::DF_PERF_CTR.
23	<b>PerfCtrExtCore</b> : <b>core performance counter extensions support</b> . Read-only. Reset: Fixed,1. 1=Indicates
	support for Core::X86::Msr::PERF_CTL and Core::X86::Msr::PERF_CTR. See See 2.1.14.3 [Core Performance
	Monitor Counters] and 2.1.14 [Performance Monitor Counters].
22	<b>TopologyExtensions: topology extensions support</b> . Read-only. Reset: Fixed,1. 1=Indicates support for
	Core::X86::Cpuid::CachePropEax0 and Core::X86::Cpuid::ExtApicId.
21:18	Reserved.
17	TCE. Read-only. Reset: Fixed,1. Translation cache extension.
16	<b>FMA4</b> . Read-only. Reset: Fixed,0. Four-operand FMA instruction support.
15	<b>LWP</b> . Read-only. Reset: Fixed,0. Lightweight profiling support.
14	Reserved.
13	WDT. Read-only. Reset: Fixed,1. Watchdog timer support.
12	SKINIT. Read-only. Reset: Fixed,1. SKINIT and STGI support.
11	<b>XOP</b> . Read-only. Reset: Fixed,0. Extended operation support.
10	IBS. Read-only. Reset: Fixed,1. Instruction Based Sampling.
9	OSVW. Read-only. Reset: Fixed,1. OS Visible Work-around support.
8	ThreeDNowPrefetch. Read-only. Reset: Fixed,1. Prefetch and PrefetchW instructions.
7	MisAlignSse. Read-only. Reset: Fixed,1. Misaligned SSE Mode.
6	<b>SSE4A</b> . Read-only. Reset: Fixed,1. EXTRQ, INSERTQ, MOVNTSS, and MOVNTSD instruction support.
5	ABM: advanced bit manipulation. Read-only. Reset: Fixed,1. LZCNT instruction support.
4	AltMovCr8. Read-only. Reset: Fixed,1. LOCK MOV CR0 means MOV CR8.
3	ExtApicSpace. Read-only. Reset: Fixed,1. Extended APIC register space.
2	<b>SVM</b> : <b>Secure Virtual Mode feature</b> . Read-only. Reset: Fixed,1. Indicates support for: VMRUN, VMLOAD,
	VMSAVE, CLGI, VMMCALL, and INVLPGA.
1	<b>CmpLegacy</b> . Read-only. Reset: Fixed,(Core::X86::Cpuid::SizeId[NC] > 0). 0=Single core product
	(Core::X86::Cpuid::SizeId[NC] == 0). 1=Multi core product (Core::X86::Cpuid::SizeId[NC] !=0 ). Core multi-
	processing legacy mode.
0	<b>LahfSahf</b> . Read-only. Reset: Fixed,1. LAHF and SAHF instruction support in 64-bit mode.

CPUID_Fn80000001_EDX [Feature Identifiers] (Core::X86::Cpuid::FeatureExtIdEdx)		
Read-only.		
These values can be over-written by Core::X86::Msr::CPUID_ExtFeatures.		
_lthree0_	_core[3:0]_thread[1:0]; CPUID_Fn80000001_EDX	
Bits	Description	
31	<b>ThreeDNow</b> . Read-only. Reset: Fixed,0. 3DNow! instructions.	
30	ThreeDNowExt. Read-only. Reset: Fixed,0. AMD extensions to 3DNow! instructions.	
29	LM. Read-only. Reset: Fixed,1. Long Mode.	
28	Reserved.	
27	RDTSCP. Read-only. Reset: Fixed,1. RDTSCP instruction.	
26	<b>Page1GB</b> . Read-only. Reset: Fixed,1. 1-GB large page support.	
25	<b>FFXSR</b> . Read-only. Reset: Fixed,1. FXSAVE and FXRSTOR instruction optimizations.	
24	<b>FXSR</b> . Read-only. Reset: Fixed,1. FXSAVE and FXRSTOR instructions.	
23	MMX. Read-only. Reset: Fixed,1. MMX instructions.	
22	<b>MmxExt</b> . Read-only. Reset: Fixed,1. AMD extensions to MMX instructions.	
21	Reserved.	
20	NX. Read-only. Reset: Fixed,1. No-execute page protection.	
19:18	Reserved.	
17	<b>PSE36</b> . Read-only. Reset: Fixed,1. Page-size extensions.	
16	<b>PAT</b> . Read-only. Reset: Fixed,1. Page attribute table.	

15	CMOV. Read-only. Reset: Fixed,1. Conditional move instructions, CMOV, FCOMI, FCMOV.
14	MCA. Read-only. Reset: Fixed,1. Machine check architecture, MCG_CAP.
13	PGE. Read-only. Reset: Fixed,1. Page global extension, CR4.PGE.
12	MTRR. Read-only. Reset: Fixed,1. Memory-type range registers.
11	SysCallSysRet. Read-only. Reset: Fixed,1. SYSCALL and SYSRET instructions.
10	Reserved.
9	APIC: advanced programmable interrupt controller (APIC) exists and is enabled. Read-only. Reset: X.
	Reset is Core::X86::Msr::APIC_BAR[ApicEn].
8	CMPXCHG8B. Read-only. Reset: Fixed,1. CMPXCHG8B instruction.
7	MCE. Read-only. Reset: Fixed,1. Machine Check Exception, CR4.MCE.
6	<b>PAE</b> . Read-only. Reset: Fixed,1. Physical-address extensions (PAE).
5	<b>MSR</b> . Read-only. Reset: Fixed,1. Model-specific registers (MSRs), with RDMSR and WRMSR instructions.
4	<b>TSC</b> . Read-only. Reset: Fixed,1. Time stamp counter, RDTSC/RDTSCP instructions, CR4.TSD.
3	<b>PSE</b> . Read-only. Reset: Fixed,1. Page-size extensions (4 MB pages).
2	<b>DE</b> . Read-only. Reset: Fixed,1. Debugging extensions, IO breakpoints, CR4.DE.
1	VME. Read-only. Reset: Fixed,1. Virtual-mode enhancements.
0	<b>FPU</b> . Read-only. Reset: Fixed,1. x87 floating-point unit on-chip.

# CPUID\_Fn80000002\_EAX [Processor Name String Identifier (Bytes [3:0])] (Core::X86::Cpuid::ProcNameStr0Eax)

Read-	only.	
Is an a	Is an alias of Core::X86::Msr::ProcNameString_n0.	
_lthree0_	_core[3:0]_thread[1:0]; CPUID_Fn80000002_EAX	
Bits	Description	
31:24	<b>ProcNameByte3</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString3]. Processor name,	
	byte3.	
23:16	<b>ProcNameByte2</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString2]. Processor name,	
	byte2.	
15:8	<b>ProcNameByte1</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString1]. Processor name,	
	byte1.	
7:0	<b>ProcNameByte0</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString0]. Processor name,	
	byte0.	

# CPUID\_Fn80000002\_EBX [Processor Name String Identifier (Bytes [7:4])] (Core::X86::Cpuid::ProcNameStr0Ebx)

Read-	Read-only.	
Is an a	Is an alias of Core::X86::Msr::ProcNameString_n0.	
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000002_EBX	
Bits	Description	
31:24	<b>ProcNameByte7</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString7]. Processor name,	
	byte 7.	
23:16	<b>ProcNameByte6</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString6]. Processor name,	
	byte 6.	
15:8	<b>ProcNameByte5</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString5]. Processor name,	
	byte 5.	
7:0	<b>ProcNameByte4</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString4]. Processor name,	
	byte 4.	

# CPUID\_Fn80000002\_ECX [Processor Name String Identifier (Bytes [11:8])]

(Core::X86::Cpuid::ProcNameStr0Ecx)

Read-only.

Is an alias of Core::X86::Msr::ProcNameString_n1.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000002_ECX	
Bits	Description	
31:24	<b>ProcNameByte11</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString3]. Processor name,	
	byte 11.	
23:16	<b>ProcNameByte10</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString2]. Processor name,	
	byte 10.	
15:8	<b>ProcNameByte9</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString1]. Processor name,	
	byte 9.	
7:0	<b>ProcNameByte8</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString0]. Processor name,	
	byte 8.	

# CPUID\_Fn80000002\_EDX [Processor Name String Identifier (Bytes [15:12])] (Core::X86::Cpuid::ProcNameStr0Edx)

Read-	Read-only.	
Is an a	Is an alias of Core::X86::Msr::ProcNameString_n1.	
_lthree0_	_core[3:0]_thread[1:0]; CPUID_Fn80000002_EDX	
Bits	Description	
31:24	<b>ProcNameByte15</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString7]. Processor name,	
	byte 15.	
23:16	<b>ProcNameByte14</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString6]. Processor name,	
	byte 14.	
15:8	<b>ProcNameByte13</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString5]. Processor name,	
	byte 13.	
7:0	<b>ProcNameByte12</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString4]. Processor name,	
	byte 12.	

# CPUID\_Fn80000003\_EAX [Processor Name String Identifier (Bytes [19:16])] (Core::X86::Cpuid::ProcNameStr1Eax)

Read-	only.	
Is an a	Is an alias of Core::X86::Msr::ProcNameString_n2.	
_lthree0_	_core[3:0]_thread[1:0]; CPUID_Fn80000003_EAX	
Bits	Description	
31:24	<b>ProcNameByte19</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString3]. Processor name,	
	byte 19.	
23:16	<b>ProcNameByte18</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString2]. Processor name,	
	byte 18.	
15:8	<b>ProcNameByte17</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString1]. Processor name,	
	byte 17.	
7:0	<b>ProcNameByte16</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString0]. Processor name,	
	byte 16.	

# CPUID\_Fn80000003\_EBX [Processor Name String Identifier (Bytes [23:20])] (Core::X86::Cpuid::ProcNameStr1Ebx)

(			
Read-	Read-only.		
Is an a	Is an alias of Core::X86::Msr::ProcNameString_n2.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000003_EBX		
Bits	Bits Description		
31:24	<b>ProcNameByte23</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString7]. Processor name,		
	byte 23.		
23:16	<b>ProcNameByte22</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString6]. Processor name,		
	byte 22.		

15:8	8 <b>ProcNameByte21</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString5]. Processor name,	
	byte 21.	
7:0	<b>ProcNameByte20</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString4]. Processor name,	
	byte 20.	

# CPUID\_Fn80000003\_ECX [Processor Name String Identifier (Bytes [27:24])] (Core::X86::Cpuid::ProcNameStr1Ecx)

(			
Read-only.			
Is an a	Is an alias of Core::X86::Msr::ProcNameString_n3.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000003_ECX		
Bits	Bits Description		
31:24	<b>ProcNameByte27</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString3]. Processor name,		
	byte 27.		
23:16	<b>ProcNameByte26</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString2]. Processor name,		
	byte 26.		
15:8	<b>ProcNameByte25</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString1]. Processor name,		
	byte 25.		
7:0	<b>ProcNameByte24</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString0]. Processor name,		
	byte 24.		

# CPUID\_Fn80000003\_EDX [Processor Name String Identifier (Bytes [31:28])] (Core::X86::Cpuid::ProcNameStr1Edx)

	-		
Read-	Read-only.		
Is an a	Is an alias of Core::X86::Msr::ProcNameString_n3.		
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000003_EDX			
Bits	Bits Description		
31:24	<b>ProcNameByte31</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString7]. Processor name,		
	byte 31.		
23:16 <b>ProcNameByte30</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString6]. Pr			
	byte 30.		
15:8	<b>ProcNameByte29</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString5]. Processor name,		
	byte 29.		
7:0	<b>ProcNameByte28</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString4]. Processor name,		
	byte 28.		

# CPUID\_Fn80000004\_EAX [Processor Name String Identifier (Bytes [35:32])] (Core::X86::Cpuid::ProcNameStr2Eax)

Read-	Read-only.		
Is an a	Is an alias of Core::X86::Msr::ProcNameString_n4.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000004_EAX		
Bits	Bits Description		
31:24	<b>ProcNameByte35</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString3]. Processor name,		
	byte 35.		
23:16	<b>ProcNameByte34</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString2]. Processor name,		
	byte 34.		
15:8	<b>ProcNameByte33</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString1]. Processor name,		
	byte 33.		
7:0	<b>ProcNameByte32</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString0]. Processor name,		
	byte 32.		

# CPUID\_Fn80000004\_EBX [Processor Name String Identifier (Bytes [39:36])]

(Core::X86::Cpuid::ProcNameStr2Ebx)

Read-	Read-only.		
Is an a	Is an alias of Core::X86::Msr::ProcNameString_n4.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000004_EBX		
Bits	Bits Description		
31:24	<b>ProcNameByte39</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString7]. Processor name,		
	byte 39.		
23:16	<b>ProcNameByte38</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString6]. Processor name,		
	byte 38.		
15:8	<b>ProcNameByte37</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString5]. Processor name,		
	byte 37.		
7:0	<b>ProcNameByte36</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString4]. Processor name,		
	byte 36.		

# CPUID\_Fn80000004\_ECX [Processor Name String Identifier (Bytes [43:40])] (Core::X86::Cpuid::ProcNameStr2Ecx)

_			
Read-	Read-only.		
Is an a	Is an alias of Core::X86::Msr::ProcNameString_n5.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000004_ECX		
Bits	Bits Description		
31:24	<b>ProcNameByte43</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString3]. Processor name,		
	byte 43.		
23:16	<b>ProcNameByte42</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString2]. Processor name,		
	byte 42.		
15:8	<b>ProcNameByte41</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString1]. Processor name,		
	byte 41.		
7:0	<b>ProcNameByte40</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString0]. Processor name,		
	byte 40.		

# CPUID\_Fn80000004\_EDX [Processor Name String Identifier (Bytes [47:44])] (Core::X86::Cpuid::ProcNameStr2Edx)

Read-	ead-only.		
Is an a	Is an alias of Core::X86::Msr::ProcNameString_n5.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000004_EDX		
Bits	Bits Description		
31:24	<b>ProcNameByte47</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString7]. Processor name,		
	byte 47.		
23:16	<b>ProcNameByte46</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString6]. Processor name,		
	byte 46.		
15:8	<b>ProcNameByte45</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString5]. Processor name,		
	byte 45.		
7:0	<b>ProcNameByte44</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString4]. Processor name,		
	byte 44.		

#### CPUID Fn80000005 EAX [L1 TLB 2M/4M Identifiers] (Core::X86::Cpuid::L1Tlb2M4M)

CI CID_I HOUVOUUS_EFET [EI IED EN] 411 Identificio] (Core2100CpuidEI IIOEN 1411)		
Read-only.		
This function provides the processor's first level cache and TLB characteristics for each core.		
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000005_EAX		
its Description		
31:24 <b>L1DTlb2and4MAssoc</b> : data TLB associativity for 2-MB and 4-MB pages. Read-only. Reset: Fixed,FFh. See		
Core::X86::Cpuid::L1DcId[L1DcAssoc].		
23:16 L1DTlb2and4MSize: data TLB number of entries for 2-MB and 4 MB-pages. Read-only. Reset: Fixed,64.		
The value returned is for the number of entries available for the 2-MB page size; 4-MB pages require two 2-MB		

entries, so the number of entries available for the 4-MB page size is one-half the returned value.		entries, so the number of entries available for the 4-MB page size is one-half the returned value.	
	15:8	8 <b>L1ITlb2and4MAssoc: instruction TLB associativity for 2-MB and 4 MB-pages</b> . Read-only. Reset: Fixed,FFh.	
		See Core::X86::Cpuid::L1DcId[L1DcAssoc].	
	7:0	:0 L1ITlb2and4MSize: instruction TLB number of entries for 2-MB and 4-MB pages. Read-only. Reset:	
		Fixed,64. The value returned is for the number of entries available for the 2-MB page size; 4-MB pages require	
		two 2-MB entries, so the number of entries available for the 4-MB page size is one-half the returned value.	

# CPUID\_Fn80000005\_EBX [L1 TLB 4K Identifiers] (Core::X86::Cpuid::L1Tlb4K)

Read-only.		
See Core::X86::Cpuid::L1Tlb2M4M.		
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000005_EBX		
Description		
:24 <b>L1DTlb4KAssoc</b> . Read-only. Reset: Fixed,FFh. Data TLB associativity for 4-KB pages. See		
Core::X86::Cpuid::L1DcId[L1DcAssoc].		
3:16 <b>L1DTlb4KSize</b> . Read-only. Reset: Fixed,64. Data TLB number of entries for 4-KB pages.		
15:8 <b>L1ITlb4KAssoc</b> . Read-only. Reset: Fixed,FFh. Instruction TLB associativity for 4-KB pages. See		
Core::X86::Cpuid::L1DcId[L1DcAssoc].		
2:0 <b>L1ITlb4KSize</b> . Read-only. Reset: Fixed,64. Instruction TLB number of entries for 4-KB pages.		

# CPUID\_Fn80000005\_ECX [L1 Data Cache Identifiers] (Core::X86::Cpuid::L1DcId)

7:0 **L1DcLineSize**. Read-only. Reset: Fixed,64. L1 data cache line size in bytes.

CPUIL	CPUID_Fn80000005_ECX [L1 Data Cache Identifiers] (Core::X86::Cpuid::L1DcId)		
Read-o	Read-only.		
This fu	This function provides first level cache characteristics for each core.		
_lthree0_c	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000005_ECX		
Bits Description		on	
31:24	31:24 <b>L1DcSize</b> . Read-only. Reset: Fixed,32. L1 data cache size in KB.		
23:16	3:16 <b>L1DcAssoc</b> . Read-only. Reset: Fixed,8. L1 data cache associativity.		
	ValidValues:		
	Value	Description	
	00h	Reserved.	
	01h	1 way (direct mapped)	
	02h	2 way	
	03h	3 way	
	FEh-	<value> way</value>	
	04h		
	FFh	Fully associative.	
15:8 <b>L1DcLinesPerTag</b> . Read-only. Reset: Fixed,01h. L1 data cache lines per tag.			

CPUID_Fn80000005_EDX [L1 Instruction Cache Identifiers] (Core::X86::Cpuid::L1IcId)		
Read-only.		
This function provides first level cache characteristics for each core.		
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000005_EDX		
Bits Description		
31:24 <b>L1IcSize</b> . Read-only. Reset: Fixed,32. L1 instruction cache size KB.		
23:16 L1IcAssoc. Read-only. Reset: Fixed,8. L1 instruction cache associativity.		
ValidValues:		
Value Description		
00h Reserved.		
01h 1 way (direct mapped)		
02h 2 way		
03h 3 way		

	04h	4 way
	FEh-	<value> way</value>
	05h	
	FFh	Fully associative.
15:8	L1IcLine	sPerTag. Read-only. Reset: Fixed,01h. L1 instruction cache lines per tag.
7:0	7:0 <b>L1IcLineSize</b> . Read-only. Reset: Fixed,64. L1 instruction cache line size in bytes.	

#### CPUID\_Fn80000006\_EAX [L2 TLB 2M/4M Identifiers] (Core::X86::Cpuid::L2Tlb2M4M)

Read	l-only.
This	function

This function provides the processor's second level cache and TLB characteristics for each core.

\_lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn80000006\_EAX

# Bits Description

31:28 **L2DTlb2and4MAssoc**: **L2 data TLB associativity for 2-MB and 4-MB pages**. Read-only. Reset: Xh.

#### ValidValues:

Value	Description
3h-0h	Reserved.
4h	4 ways
Fh-5h	Reserved.

27:16 **L2DTlb2and4MSize**: **L2 data TLB number of entries for 2-MB and 4-MB pages**. Read-only. Reset: Fixed,2048. The value returned is for the number of entries available for the 2-MB page size; 4-MB pages require two 2-MB entries, so the number of entries available for the 4-MB page size is one-half the returned value.

15:12 **L2ITlb2and4MAssoc: L2 instruction TLB associativity for 2-MB and 4-MB pages**. Read-only. Reset: Fixed,6.

#### ValidValues:

, and the	uita values.	
Value	Description	
5h-0h	Reserved.	
6h	8 ways	
Fh-7h	Reserved.	

11:0 **L2ITlb2and4MSize**: **L2 instruction TLB number of entries for 2-MB and 4-MB pages**. Read-only. Reset: Fixed,1024. The value returned is for the number of entries available for the 2-MB page size; 4-MB pages require two 2-MB entries, so the number of entries available for the 4-MB page size is one-half the returned value.

#### CPUID\_Fn80000006\_EBX [L2 TLB 4K Identifiers] (Core::X86::Cpuid::L2Tlb4K)

#### Read-only.

This function provides the processor's second level cache and TLB characteristics for each core.

\_lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn80000006\_EBX

#### **Bits** Description

31:28 **L2DTlb4KAssoc**. Read-only. Reset: 6h. L2 data TLB associativity for 4-KB pages.

## ValidValues:

,	The state of the s	
Value	Description	
5h-0h	Reserved.	
6h	8 ways	
Fh-7h	Reserved.	

- 27:16 **L2DTlb4KSize**. Read-only. Reset: Fixed,2048. L2 data TLB number of entries for 4-KB pages.
- 15:12 **L2ITlb4KAssoc**. Read-only. Reset: Fixed,6. L2 instruction TLB associativity for 4-KB pages.

#### ValidValues:

valia val	vana varaes.	
Value	Description	
5h-0h	Reserved.	
6h	8 ways	
Fh-7h	Reserved.	

11:0 **L2ITlb4KSize**. Read-only. Reset: Fixed,1024. L2 instruction TLB number of entries for 4-KB pages.

# CPUID\_Fn80000006\_ECX [L2 Cache Identifiers] (Core::X86::Cpuid::L2CacheId)

Read-only.

This function provides second level cache characteristics for each core.

\_lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn80000006\_ECX

#### Bits Description

31:16 **L2Size**. Read-only. Reset: Fixed,0200h. L2 cache size in KB.

#### ValidValues:

varia vari	valia values.		
Value	Description		
00FFh-	Reserved.		
0000h			
0100h	256-KB		
01FFh-	Reserved.		
0101h			
0200h	512-KB		
03FFh-	Reserved.		
0201h			
0400h	1-MB		
07FFh-	Reserved.		
0401h			
0800h	2-MB		
FFFFh-	Reserved.		
0801h			

15:12 **L2Assoc**. Read-only. Reset: Fixed, 6. L2 cache associativity.

#### ValidValues:

Value	Description
0h	Disabled.
1h	1 way (direct mapped)
2h	2 ways
3h	Reserved.
4h	4 ways
5h	Reserved.
6h	8 ways
7h	Reserved.
8h	16 ways
9h	Reserved.
Ah	32 ways
Bh	48 ways
Ch	64 ways
Dh	96 ways
Eh	128 ways
Fh	Fully associative.
I 2I inesl	PerTag Read-only Reset: Fixed 1h I 2 cache lines per tag

11:8 **L2LinesPerTag**. Read-only. Reset: Fixed,1h. L2 cache lines per tag.

7:0 **L2LineSize**. Read-only. Reset: Fixed,64. L2 cache line size in bytes.

#### CPUID\_Fn80000006\_EDX [L3 Cache Identifiers] (Core::X86::Cpuid::L3CacheId)

Read-only.

This function provides third level cache characteristics shared by all cores of a processor.

\_lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn80000006\_EDX

Bits	Descripti	on	
31:18	L3Size: L3 cache size. Read-only. Reset: XXXXh. The L3 cache size in 512 KB units.		
	ValidValues:		
	Value	Description	
	0000h	Disabled.	
	3FFFh-	( <value> *0.5) MB</value>	
	0001h		
17:16	Reserved.		
15:12	2 <b>L3Assoc</b> . Read-only. Reset: Fixed,9h. There are insufficient available encodings to represent all possible L3		
	associativ	ities. Please refer to Core::X86::Cpuid::CachePropEbx3[CacheNumWays].	
	ValidValues:		
	Value	Description	
	8h-0h	Reserved.	
	9h	Invalid, not reported here.	
	Fh-Ah	Reserved.	
11:8	L3LinesF	PerTag. Read-only. Reset: Fixed,1h. L3 cache lines per tag.	
7:0	L3LineSi	ze. Read-only. Reset: Fixed,64. L3 cache line size in bytes.	

## CPUID\_Fn80000007\_EAX [Reserved] (Core::X86::Cpuid::ProcFeedbackCap)

Read-only. Reset: Fixed,0000_0000h.			
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000007_EAX		
Bits	Description		
31:0	Reserved.		

# CPUID\_Fn80000007\_EBX [RAS Capabilities] (Core::X86::Cpuid::RasCap)

Read-	Read-only.		
_lthree0	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000007_EBX		
Bits	Description		
31:4	Reserved.		
3	<b>ScalableMca</b> . Read-only. Reset: Fixed,1. 0=Scalable MCA is not supported. 1=Scalable MCA is supported. See		
	3.1.1.2 [Machine Check Architecture Extensions] and MCA_CONFIG[McaX] for the respective bank.		
2	<b>HWA</b> . Read-only. Reset: Fixed,0. Hardware assert supported.		
1	SUCCOR: Software uncorrectable error containment and recovery capability. Read-only. Reset: X. The		
	processor supports software containment of uncorrectable errors through context synchronizing data poisoning		
	and deferred error interrupts; MSR Core::X86::Msr::McaIntrCfg, MCA_STATUS[Deferred] and		
	MCA_STATUS[Poison] exist.		
0	McaOverflowRecov: MCA overflow recovery support. Read-only. Reset: Fixed,1. 0=MCA overflow		
	conditions require software to shutdown the system. 1=MCA overflow conditions (MCi_STATUS[Overflow] ==		
	1) are not fatal; software may safely ignore such conditions. See 3.1 [Machine Check Architecture].		

## CPUID\_Fn80000007\_ECX [Advanced Power Management Information] (Core::X86::Cpuid::ApmInfoEcx)

Read-only. Reset: Fixed,0000_0000h.			
_lthree(	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000007_ECX		
Bits	its Description		
31:0	<b>CpuPwrSampleTimeRatio</b> . Read-only. Reset: Fixed,0000_0000h. Specifies the ratio of the compute unit power		
	accumulator sample period to the TSC counter period.		

# CPUID\_Fn80000007\_EDX [Advanced Power Management Information] (Core::X86::Cpuid::ApmInfoEdx)

	,
Read-only.	
This function provides advanced power management feature identifiers.	
https://orei3.01.thread[1.0]. CPUID En80000007 FDX	

Bits	Description
31:15	Reserved.
14	<b>RAPL</b> . Read-only. Reset: Fixed,1. Running average power limit.
13	ConnectedStandby. Read-only. Reset: Fixed,1. Connected Standby.
12	<b>ProcPowerReporting</b> . Read-only. Reset: Fixed,0. Core power reporting interface supported.
11	<b>ProcFeedbackInterface</b> : <b>processor feedback interface</b> . Read-only. Reset: Fixed,0. 1=Indicates support for processor feedback interface; Core::X86::Cpuid::ProcFeedbackCap.
10	<b>EffFreqRO</b> : <b>read-only effective frequency interface</b> . Read-only. Reset: Fixed,1. Indicates presence of
	Core::X86::Msr::MPerfReadOnly and Core::X86::Msr::APerfReadOnly.
9	<b>CPB</b> : <b>core performance boost</b> . Read-only. Reset: X. 1=Indicates presence of Core::X86::Msr::HWCR[CpbDis]
	and support for core performance boost.
8	<b>TscInvariant</b> : <b>TSC invariant</b> . Read-only. Reset: Fixed,1. The TSC rate is invariant.
7	<b>HwPstate</b> : hardware P-state control. Read-only. Reset: Fixed,1. Core::X86::Msr::PStateCurLim,
	Core::X86::Msr::PStateCtl and Core::X86::Msr::PStateStat exist.
6	OneHundredMHzSteps. Read-only. Reset: Fixed,0. 100 MHz multiplier Control.
5	Reserved.
4	TM. Read-only. Reset: Fixed,1. Hardware thermal control (HTC).
3	TTP. Read-only. Reset: Fixed,1. THERMTRIP.
2	VID: Voltage ID control. Read-only. Reset: Fixed,0. Function replaced by HwPstate.
1	FID: Frequency ID control. Read-only. Reset: Fixed,0. Function replaced by HwPstate.
0	<b>TS</b> . Read-only. Reset: Fixed,1. Temperature sensor.

# CPUID\_Fn80000008\_EAX [Long Mode Address Size Identifiers] (Core::X86::Cpuid::LongModeInfo)

		···	
Read-onl	Read-only. Reset: Fixed,0000_3030h.		
This prov	This provides information about the maximum physical and linear address width supported by the processor.		
_lthree0_cor	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000008_EAX		
Bits D	Bits Description		
31:24 Re	4 Reserved.		
23:16 <b>G</b>	<b>GuestPhysAddrSize</b> . Read-only. Reset: Fixed,00h. Maximum guest physical byte address size in bits.		
Va	ValidValues:		
	Value Description		
	00h	The maximum guest physical address size defined by PhysAddrSize.	
	FFh-	The maximum guest physical address size defined by GuestPhysAddrSize.	
	01h		
15:8 Li	LinAddrSize. Read-only. Reset: Fixed,30h. Maximum linear byte address size in bits.		
7:0 <b>Pl</b>	7:0 <b>PhysAddrSize</b> . Read-only. Reset: Fixed,30h. Maximum physical byte address size in bits.		

# CPUID\_Fn80000008\_EBX [Extended Feature Extensions ID EBX] (Core::X86::Cpuid::FeatureExtIdEbx)

	<del>-</del>		
Read-	Read-only.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000008_EBX		
Bits	Description		
31:25	Reserved.		
24	SSBD: Speculative Store Bypass Disable. Read-only. Reset: Fixed,1.		
23	<b>PPIN</b> : <b>PPIN</b> support. Read-only. Reset: X. 0=PPIN capability is not supported; Core::X86::Msr::PPIN_CTL and		
	Core::X86::Msr::PPIN are treated as RAZ. 1=Indicates that Protected Processor Inventory Number (PPIN)		
	capability can be enabled for privileged system inventory agent to read PPIN from Core::X86::Msr::PPIN.		
	Protected Processor Inventory Number support.		
22:20	Reserved.		
19	IbrsProvidesSameModeProtection. Read-only. Reset: 1. IBRS provides Same Mode Protection.		
18	<b>IbrsPreferred</b> . Read-only. Reset: 1. 1=IBRS is preferred over software solution.		

17	<b>StibpAlwaysOn</b> . Read-only. Reset: 0. Single Thread Indirect Branch Prediction Mode has Enhanced	
1/		
	Performance and May be left Always On.	
16	Reserved.	
15	STIBP. Read-only. Reset: 1. Single Thread Indirect Branch Prediction.	
14	IBRS. Read-only. Reset: 1. Indirect Branch Restricted Speculation.	
13	INT_WBINVD. Read-only. Reset: 1. Interruptible WBINVD, WBNOINVD.	
12	IBPB. Read-only. Reset: 1. Indirect Branch Prediction Barrier.	
11:10	Reserved.	
9	<b>WBNOINVD</b> . Read-only. Reset: 1. WBNOINVD writes all modified cache lines in the internal caches of the	
	processor back to memory leaving the line valid (clean) in the internal caches.	
8	MCOMMIT: memory commit. Read-only. Reset: 0. Memory commit instruction support.	
7	Reserved.	
6	MBE. Read-only. Reset: Fixed,1. Memory Bandwidth Enforcement.	
5	Reserved.	
4	<b>RDPRU</b> : <b>read processor register at user level</b> . Read-only. Reset: Fixed,1. RDPRU instruction allows reading	
	MPERF and APERF at user level.	
3	Reserved.	
2	RstrFpErrPtrs. Read-only. Reset: Fixed,1. 1=FXSAVE, XSAVE, FXSAVEOPT, XSAVEC, XSAVES always	
	save error pointers and FXRSTOR, XRSTOR, XRSTORS always restore error pointers is supported.	
1	InstRetCntMsr: instructions retired count support. Read-only. Reset: Fixed,1.	
	1=Core::X86::Msr::IRPerfCount supported.	
0	<b>CLZERO</b> : <b>Clear Zero Instruction</b> . Read-only. Reset: Fixed,1. CLZERO instruction zero's out the 64-byte cache	
	line specified in RAX. Note: CLZERO instruction operations are cache-line aligned and RAX[5:0] is ignored.	

CPUI	CPUID_Fn80000008_ECX [Size Identifiers] (Core::X86::Cpuid::SizeId)		
Read-	Read-only.		
This provides information about the number of threads supported by the processor.			
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000008_ECX		
Bits	Descripti	on	
31:18	Reserved.		
17:16	PerfTscS	ize: performance time-stamp counter size. Read-only. Reset: Fixed,0h.	
15:12	ApicIdSi	ze: APIC ID size. Read-only. The number of bits in the initial Core::X86::Apic::ApicId[ApicId] value	
	that indica	ate thread ID within a package.	
	Reset: SMT ? 7 : 6.		
	ValidValues:		
	Value	Description	
	5h-0h	Reserved.	
	6h	Up to 64 threads.	
	7h	Up to 128 threads.	
	Fh-8h	Reserved.	
11:8	Reserved.		
7:0	NC: num	<b>ber of threads - 1</b> . Read-only. Reset: XXh. The number of threads in the package is NC + 1 (e.g., if NC	
	== 0, ther	there is one thread).	

# CPUID\_Fn80000008\_EDX [Feature Extended Size Edx] (Core::X86::Cpuid::FeatureExtSizeEdx)

Read-only. Reset: Fixed,0001_0000h.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000008_EDX	
Bits	Description	
31:24	Reserved.	
23:16	<b>RdpruMax</b> . Read-only. Reset: Fixed,01h. RDPRU Instruction max input supported.	

15:0	Reserved.
------	-----------

#### CPUID\_Fn8000000A\_EAX [SVM Revision and Feature Identification] (Core::X86::Cpuid::SvmRevFeatIdEax)

Read-	Read-only. Reset: Fixed,0000_0001h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[SVM].		
_lthree0	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn8000000A_EAX		
Bits	Description		
31:8	Reserved.		
7:0	SvmRev. Read-only. Reset: Fixed,01h. SVM revision.		

#### CPUID\_Fn8000000A\_EBX [SVM Revision and Feature Identification] (Core::X86::Cpuid::SvmRevFeatIdEbx)

Read-only, Volatile. Reset: 0000\_8000h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[SVM].

This provides SVM revision and feature information.

\_lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn8000000A\_EBX

Bits Description

31:0 NASID: number of address space identifiers (ASID). Read-only, Volatile. Reset: 0000\_8000h.

#### CPUID\_Fn8000000A\_EDX [SVM Revision and Feature Identification] (Core::X86::Cpuid::SvmRevFeatIdEdx)

Read-only. Reset: Fixed,0013\_B4FFh. Enable: Core::X86::Cpuid::FeatureExtIdEcx[SVM]. This provides SVM feature information. lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn8000000A\_EDX Bits Description 31:21 Reserved. 20 **GuestSpecCtrl.** Read-only. Reset: Fixed,1. 1=Indicates support for Guest SPEC\_CTRL. 19:18 Reserved. **GMET**. Read-only. Reset: Fixed,1. Guest Mode Execute Trap. 17 16 **vGIF**. Read-only. Reset: Fixed,1. Virtualized GIF. V VMSAVE VMLOAD. Read-only. Reset: Fixed,1. Virtualized VMLOAD and VMSAVE. 15 Reserved. 14 13 AVIC: AMD virtual interrupt controller. Read-only, Reset: Fixed,1. 1=Support indicated for SVM mode virtualized interrupt controller; Indicates support for Core::X86::Msr::AvicDoorbell. PauseFilterThreshold. Read-only. Reset: Fixed,1. PAUSE filter threshold. 12 11 Reserved. 10 PauseFilter. Read-only. Reset: Fixed,1. Pause intercept filter. 9:8 Reserved. DecodeAssists. Read-only. Reset: Fixed,1. Decode assists. 6 **FlushByAsid**. Read-only. Reset: Fixed,1. Flush by ASID. VmcbClean. Read-only. Reset: Fixed,1. VMCB clean bits. 5 4 **TscRateMsr:** MSR based TSC rate control. Read-only. Reset: Fixed,1. 1=Indicates support for TSC ratio Core::X86::Msr::TscRateMsr. 3 NRIPS. Read-only. Reset: Fixed,1. NRIP Save. 2 **SVML**. Read-only. Reset: Fixed,1. SVM lock. **LbrVirt**. Read-only. Reset: Fixed,1. LBR virtualization. 1 0 NP. Read-only. Reset: Fixed,1. Nested Paging.

#### CPUID\_Fn80000019\_EAX [L1 TLB 1G Identifiers] (Core::X86::Cpuid::L1Tlb1G)

Read-only.			
This function provides first level TLB characteristics for 1-GB pages.			
_lthree0	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000019_EAX		
Bits	Description		
31:28	L1DTlb1GAssoc: L1 data TLB associativity for 1-GB pages. Read-only. Reset: Fixed,Fh. See		
	Core::X86::Cpuid::L2CacheId[L2Assoc].		

27:16	L1DTlb1GSize. Read-only. Reset: Fixed,64. L1 data TLB number of entries for 1-GB pages.	
15:12	12 <b>L1ITlb1GAssoc</b> . Read-only. Reset: Fixed,Fh. L1 instruction TLB associativity for 1-GB pages. See	
	Core::X86::Cpuid::L2CacheId[L2Assoc].	
11:0	<b>L1ITlb1GSize</b> . Read-only. Reset: Fixed,64. L1 instruction TLB number of entries for 1-GB pages.	

# CPUID\_Fn80000019\_EBX [L2 TLB 1G Identifiers] (Core::X86::Cpuid::L2Tlb1G)

Read-only. Reset: Fixed,0000_0000h.	
This provides 1-GB paging information. The associativity fields are defined by Core::X86::Cpuid::L2Tlb2M4M,	
Core::X86::Cpuid::L2Tlb4K, Core::X86::Cpuid::L2CacheId and Core::X86::Cpuid::L3CacheId.	
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000019_EBX	
Bits Description	
31:28 <b>L2DTlb1GAssoc</b> . Read-only. Reset: Fixed,0h. L2 data TLB associativity for 1-GB pages. See	
Core::X86::Cpuid::L2CacheId[L2Assoc].	
27:16 <b>L2DTlb1GSize</b> . Read-only. Reset: Fixed,000h. L2 data TLB number of entries for 1-GB pages.	
15:12 <b>L2ITlb1GAssoc</b> . Read-only. Reset: Fixed,0h. L2 instruction TLB associativity for 1-GB pages. See	
Core::X86::Cpuid::L2CacheId[L2Assoc].	
11:0 <b>L2ITlb1GSize</b> . Read-only. Reset: Fixed,000h. L2 instruction TLB number of entries for 1-GB pages.	

# CPUID\_Fn8000001A\_EAX [Performance Optimization Identifiers] (Core::X86::Cpuid::PerfOptId)

CICI	CI OID_I HOUVOVOITS_EFEX [I CITOTHIANCE Optimization Identificis] (Corexiooepandi citopita)		
Read-	Read-only. Reset: Fixed,0000_0006h.		
This f	This function returns performance related information.		
_lthree0	_core[3:0]_thread[1:0]; CPUID_Fn8000001A_EAX		
Bits	Bits Description		
31:3	Reserved.		
2	<b>FP256</b> . Read-only. Reset: Fixed,1. 256-bit AVX instructions are executed with full-width internal operations and		
	pipelines rather than decomposing them into internal 128-bit suboperations.		
1	MOVU. Read-only. Reset: Fixed,1. MOVU SSE instructions are more efficient and should be preferred to SSE		
	MOVL/MOVH. MOVUPS is more efficient than MOVLPS/MOVHPS. MOVUPD is more efficient than		
	MOVLPD/MOVHPD.		
0	<b>FP128</b> . Read-only. Reset: Fixed,0. 128-bit SSE (multimedia) instructions are executed with full-width internal		
	operations and pipelines rather than decomposing them into internal 64-bit suboperations.		

## CPUID\_Fn8000001B\_EAX [Instruction Based Sampling Identifiers] (Core::X86::Cpuid::IbsIdEax)

Read-only. Reset: Fixed,0000_03FFh.  This function returns IBS feature information.  _lthree0_core[3:0]_thread[1:0]; CPUID_Fn8000001B_EAX  Bits Description  31:11 Reserved.  10 IbsOpData4. Read-only. Reset: Fixed,0. IBS op data 4 MSR supported.  9 IbsFetchCtlExtd: IBS fetch control extended MSR supported. Read-only. Reset: Fixed,1. Indicates support Core::X86::Msr::IC_IBS_EXTD_CTL.  8 OpBrnFuse: fused branch op indication supported. Read-only. Reset: Fixed,1. Indicates support Core::X86::Msr::IBS_OP_DATA[IbsOpBrnFuse].  7 RipInvalidChk: invalid RIP indication supported. Read-only. Reset: Fixed,1. Indicates support for
Bits   Description     31:11   Reserved.     10   IbsOpData4. Read-only. Reset: Fixed,0. IBS op data 4 MSR supported.     9   IbsFetchCtlExtd: IBS fetch control extended MSR supported. Read-only. Reset: Fixed,1. Indicates support Core::X86::Msr::IC_IBS_EXTD_CTL.     8   OpBrnFuse: fused branch op indication supported. Read-only. Reset: Fixed,1. Indicates support for Core::X86::Msr::IBS_OP_DATA[IbsOpBrnFuse].     7   RipInvalidChk: invalid RIP indication supported. Read-only. Reset: Fixed,1. Indicates support for
BitsDescription31:11Reserved.10IbsOpData4. Read-only. Reset: Fixed,0. IBS op data 4 MSR supported.9IbsFetchCtlExtd: IBS fetch control extended MSR supported. Read-only. Reset: Fixed,1. Indicates support Core::X86::Msr::IC_IBS_EXTD_CTL.8OpBrnFuse: fused branch op indication supported. Read-only. Reset: Fixed,1. Indicates support for Core::X86::Msr::IBS_OP_DATA[IbsOpBrnFuse].7RipInvalidChk: invalid RIP indication supported. Read-only. Reset: Fixed,1. Indicates support for
<ul> <li>31:11 Reserved.</li> <li>10 IbsOpData4. Read-only. Reset: Fixed,0. IBS op data 4 MSR supported.</li> <li>9 IbsFetchCtlExtd: IBS fetch control extended MSR supported. Read-only. Reset: Fixed,1. Indicates support Core::X86::Msr::IC_IBS_EXTD_CTL.</li> <li>8 OpBrnFuse: fused branch op indication supported. Read-only. Reset: Fixed,1. Indicates support for Core::X86::Msr::IBS_OP_DATA[IbsOpBrnFuse].</li> <li>7 RipInvalidChk: invalid RIP indication supported. Read-only. Reset: Fixed,1. Indicates support for</li> </ul>
<ul> <li>IbsOpData4. Read-only. Reset: Fixed,0. IBS op data 4 MSR supported.</li> <li>IbsFetchCtlExtd: IBS fetch control extended MSR supported. Read-only. Reset: Fixed,1. Indicates support Core::X86::Msr::IC_IBS_EXTD_CTL.</li> <li>OpBrnFuse: fused branch op indication supported. Read-only. Reset: Fixed,1. Indicates support for Core::X86::Msr::IBS_OP_DATA[IbsOpBrnFuse].</li> <li>RipInvalidChk: invalid RIP indication supported. Read-only. Reset: Fixed,1. Indicates support for</li> </ul>
<ul> <li>JibsFetchCtlExtd: IBS fetch control extended MSR supported. Read-only. Reset: Fixed,1. Indicates support Core::X86::Msr::IC_IBS_EXTD_CTL.</li> <li>OpBrnFuse: fused branch op indication supported. Read-only. Reset: Fixed,1. Indicates support for Core::X86::Msr::IBS_OP_DATA[IbsOpBrnFuse].</li> <li>RipInvalidChk: invalid RIP indication supported. Read-only. Reset: Fixed,1. Indicates support for</li> </ul>
Core::X86::Msr::IC_IBS_EXTD_CTL.  8
8 <b>OpBrnFuse</b> : <b>fused branch op indication supported</b> . Read-only. Reset: Fixed,1. Indicates support for Core::X86::Msr::IBS_OP_DATA[IbsOpBrnFuse].  7 <b>RipInvalidChk</b> : <b>invalid RIP indication supported</b> . Read-only. Reset: Fixed,1. Indicates support for
Core::X86::Msr::IBS_OP_DATA[IbsOpBrnFuse].  7 <b>RipInvalidChk: invalid RIP indication supported</b> . Read-only. Reset: Fixed,1. Indicates support for
7 <b>RipInvalidChk</b> : <b>invalid RIP indication supported</b> . Read-only. Reset: Fixed,1. Indicates support for
Core::X86::Msr::IBS_OP_DATA[IbsRipInvalid].
6 <b>OpCntExt: IbsOpCurCnt and IbsOpMaxCnt extend by 7 bits</b> . Read-only. Reset: Fixed,1. Indicates support
for Core::X86::Msr::IBS_OP_CTL[IbsOpCurCnt[26:20],IbsOpMaxCnt[26:20]].
5 <b>BrnTrgt</b> . Read-only. Reset: Fixed,1. Branch target address reporting supported.
4 <b>OpCnt</b> . Read-only. Reset: Fixed,1. Op counting mode supported.
3 <b>RdWrOpCnt</b> . Read-only. Reset: Fixed,1. Read/Write of op counter supported.
2 <b>OpSam</b> . Read-only. Reset: Fixed,1. IBS execution sampling supported.

1Fh-04h Reserved.

1	FetchSam. Read-only. Reset: Fixed,1. IBS fetch sampling supported.
0	IBSFFV. Read-only. Reset: Fixed,1. IBS feature flags valid.

#### CPUID\_Fn8000001D\_EAX\_x00 [Cache Properties (DC)] (Core::X86::Cpuid::CachePropEax0) Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions]. Core::X86::Cpuid::CachePropEax0 reports topology information for the DC. lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_EAX\_x00 Bits Description 31:26 Reserved. 25:14 NumSharingCache: number of logical processors sharing cache. Read-only. Reset: XXXh. The number of logical processors sharing this cache is NumSharingCache + 1. 13:10 Reserved. Fully Associative: fully associative cache. Read-only. Reset: Fixed, 0. 1=Cache is fully associative. 9 **SelfInitialization**: **cache is self-initializing**. Read-only. Reset: Fixed,1. 1=Cache is self initializing; cache does 8 not need software initialization. 7:5 **CacheLevel**: **cache level**. Read-only. Reset: Fixed,1h. Identifies the cache level. ValidValues: Value Description 0h Reserved. Level 1 1h 2h Level 2 3h Level 3 Reserved. 7h-4h **CacheType**: **cache type**. Read-only. Reset: Fixed,01h. Identifies the type of cache. 4:0 ValidValues: Description Value 00h Null; no more caches. 01h Data cache. 02h Instruction cache. 03h Unified cache.

#### CPUID\_Fn8000001D\_EAX\_x01 [Cache Properties (IC)] (Core::X86::Cpuid::CachePropEax1)

01 01	or ore == moreover == min_mor (outen respectives (re)) (coreomreputation examination plants)		
Read-	Read-only. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		
Core::	Core::X86::Cpuid::CachePropEax1 reports topology information for the IC. See Core::X86::Cpuid::CachePropEax0.		
_lthree0_	_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EAX_x01		
Bits	Description		
31:26	Reserved.		
25:14	NumSharingCache: number of logical processors sharing cache. Read-only. Reset: XXXh. See		
	Core::X86::Cpuid::CachePropEax0[NumSharingCache].		
13:10	Reserved.		
9	<b>FullyAssociative</b> : <b>fully associative cache</b> . Read-only. Reset: Fixed,0. See		
	Core::X86::Cpuid::CachePropEax0[FullyAssociative].		
8	SelfInitialization: cache is self-initializing. Read-only. Reset: Fixed,1. See		
	Core::X86::Cpuid::CachePropEax0[SelfInitialization].		
7:5	CacheLevel: cache level. Read-only. Reset: Fixed,1h. Identifies the cache level. See		
	Core::X86::Cpuid::CachePropEax0[CacheLevel].		
4:0	<b>CacheType</b> : <b>cache type</b> . Read-only. Reset: Fixed,02h. See Core::X86::Cpuid::CachePropEax0[CacheType].		

#### CPUID\_Fn8000001D\_EAX\_x02 [Cache Properties (L2)] (Core::X86::Cpuid::CachePropEax2)

Read-only. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		
Core::	Core::X86::Cpuid::CachePropEax2 reports topology information for the L2. See Core::X86::Cpuid::CachePropEax0.	
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EAX_x02	
Bits	Description	
31:26	Reserved.	
25:14	NumSharingCache: number of logical processors sharing cache. Read-only. Reset: XXXh.	
	Core::X86::Cpuid::CachePropEax0[NumSharingCache].	
13:10	Reserved.	
9	FullyAssociative: fully associative cache. Read-only. Reset: Fixed,0.	
	Core::X86::Cpuid::CachePropEax0[FullyAssociative].	
8	SelfInitialization: cache is self-initializing. Read-only. Reset: Fixed,1.	
	Core::X86::Cpuid::CachePropEax0[SelfInitialization].	
7:5	CacheLevel: cache level. Read-only. Reset: Fixed,2h. Identifies the cache level.	
	Core::X86::Cpuid::CachePropEax0[CacheLevel].	
4:0	CacheType: cache type. Read-only. Reset: Fixed,03h. Core::X86::Cpuid::CachePropEax0[CacheType].	

#### CPUID\_Fn8000001D\_EAX\_x03 [Cache Properties (L3)] (Core::X86::Cpuid::CachePropEax3)

Read-	Read-only. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].	
Core::	Core::X86::Cpuid::CachePropEax3 reports topology information for the L3.	
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EAX_x03	
Bits	Description	
31:26	Reserved.	
25:14	NumSharingCache: number of logical processors sharing cache. Read-only. Reset: XXXh. The number of	
	logical processors sharing this cache is NumSharingCache + 1.	
13:10	Reserved.	
9	FullyAssociative: fully associative cache. Read-only. Reset: Fixed,0.	
	Core::X86::Cpuid::CachePropEax0[FullyAssociative].	
8	SelfInitialization: cache is self-initializing. Read-only. Reset: Fixed,1.	
	Core::X86::Cpuid::CachePropEax0[SelfInitialization].	
7:5	CacheLevel: cache level. Read-only. Reset: Fixed,3h. Identifies the cache level.	
	Core::X86::Cpuid::CachePropEax0[CacheLevel].	
4:0	CacheType: cache type. Read-only. Reset: Fixed,03h. Core::X86::Cpuid::CachePropEax0[CacheType].	

#### CPUID\_Fn8000001D\_EAX\_x04 [Cache Properties Null] (Core::X86::Cpuid::CachePropEax4)

Read-only. Reset: Fixed,0000\_0000h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEax4 reports done/null. See Core::X86::Cpuid::CachePropEax0.

\_lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_EAX\_x04

Bits Description

31:5 Reserved.

4:0 CacheType: cache type. Read-only. Reset: Fixed,00h. Core::X86::Cpuid::CachePropEax0[CacheType].

#### CPUID\_Fn8000001D\_EBX\_x00 [Cache Properties (DC)] (Core::X86::Cpuid::CachePropEbx0)

Read-o	Read-only. Reset: Fixed,01C0_003Fh. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		
Core::	Core::X86::Cpuid::CachePropEbx0 reports topology information for the DC. See Core::X86::Cpuid::CachePropEax0.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EBX_x00		
Bits	Description		
31:22	CacheNumWays: cache number of ways. Read-only. Reset: Fixed,007h. Cache number of ways is		
	CacheNumWays + 1.		
21:12	CachePhysPartitions: cache physical line partitions. Read-only. Reset: Fixed,000h. Cache partitions is		
	CachePhysPartitions + 1.		
11:0	CacheLineSize: cache line size in bytes. Read-only. Reset: Fixed.03Fh. Cache line size in bytes is		

CacheLineSize + 1.

#### CPUID\_Fn8000001D\_EBX\_x01 [Cache Properties (IC)] (Core::X86::Cpuid::CachePropEbx1)

Read-only. Reset: Fixed,01C0\_003Fh. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEbx1 reports topology information for the IC. See Core::X86::Cpuid::CachePropEax0.

lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_EBX\_x01

#### Bits Description

31:22 **CacheNumWays: cache number of ways**. Read-only. Reset: Fixed,007h.

Core::X86::Cpuid::CachePropEbx0[CacheNumWays].

21:12 CachePhysPartitions: cache physical line partitions. Read-only. Reset: Fixed,000h.

Core::X86::Cpuid::CachePropEbx0[CachePhysPartitions].

11:0 **CacheLineSize**: **cache line size in bytes**. Read-only. Reset: Fixed,03Fh.

Core::X86::Cpuid::CachePropEbx0[CacheLineSize].

#### CPUID\_Fn8000001D\_EBX\_x02 [Cache Properties (L2)] (Core::X86::Cpuid::CachePropEbx2)

Read-only. Reset: Fixed,01C0\_003Fh. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEbx2 reports topology information for the L2. See Core::X86::Cpuid::CachePropEax0.

\_lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_EBX\_x02

#### Bits Description

31:22 **CacheNumWays: cache number of ways.** Read-only. Reset: Fixed,007h. See

Core::X86::Cpuid::CachePropEbx0[CacheNumWays].

21:12 CachePhysPartitions: cache physical line partitions. Read-only. Reset: Fixed,000h. See

Core::X86::Cpuid::CachePropEbx0[CachePhysPartitions].

11:0 **CacheLineSize**: **cache line size in bytes**. Read-only. Reset: Fixed,03Fh. See

Core::X86::Cpuid::CachePropEbx0[CacheLineSize].

#### CPUID\_Fn8000001D\_EBX\_x03 [Cache Properties (L3)] (Core::X86::Cpuid::CachePropEbx3)

Read-only. Reset: Fixed,03C0\_003Fh. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEbx3 reports topology information for the L3. See Core::X86::Cpuid::CachePropEax0.

lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_EBX\_x03

#### Bits Description

31:22 CacheNumWays: cache number of ways. Read-only. Reset: Fixed.00Fh. See

Core::X86::Cpuid::CachePropEbx0[CacheNumWays].

21:12 **CachePhysPartitions**: **cache physical line partitions**. Read-only. Reset: Fixed,000h. See

Core::X86::Cpuid::CachePropEbx0[CachePhysPartitions].

CacheLineSize: cache line size in bytes. Read-only. Reset: Fixed,03Fh. See

Core::X86::Cpuid::CachePropEbx0[CacheLineSize].

#### CPUID\_Fn8000001D\_EBX\_x04 [Cache Properties Null] (Core::X86::Cpuid::CachePropEbx4)

Read-only. Reset: Fixed,0000\_0000h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEax4 reports done/null. See Core::X86::Cpuid::CachePropEax0.

\_lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_EBX\_x04

#### Bits Description

31:0 Reserved.

11:0

#### CPUID\_Fn8000001D\_ECX\_x00 [Cache Properties (DC)] (Core::X86::Cpuid::CachePropEcx0)

Read-only. Reset: Fixed,0000 003Fh. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEcx0 reports topology information for the DC. See Core::X86::Cpuid::CachePropEax0.

lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_ECX\_x00

#### Bits Description

31:0 **CacheNumSets: cache number of sets**. Read-only. Reset: Fixed,0000\_003Fh. Cache number of sets is CacheNumSets + 1.

CPUID_Fn8000001D_ECX_x01 [Cache Properties (IC)] (Core::X86::Cpuid::CachePropEcx1)		
Read-only. Reset: Fixed,0000_003Fh. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		
Core::X86::Cpuid::CachePropEcx1 reports topology information for the IC. See Core::X86::Cpuid::CachePropEax0.		
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn8000001D_ECX_x01		
Bits	Description	
31:0	CacheNumSets: cache number of sets. Read-only. Reset: Fixed,0000_003Fh. See	

# CPUID\_Fn8000001D\_ECX\_x02 [Cache Properties (L2)] (Core::X86::Cpuid::CachePropEcx2)

Core::X86::Cpuid::CachePropEcx0[CacheNumSets].

Read-only. Reset: Fixed,0000\_03FFh. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEcx2 reports topology information for the L2. See Core::X86::Cpuid::CachePropEax0.

\_lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_ECX\_x02

Bits Description

31:0 CacheNumSets: cache number of sets. Read-only. Reset: Fixed,0000\_03FFh. See

Core::X86::Cpuid::CachePropEcx0[CacheNumSets].

#### CPUID\_Fn8000001D\_ECX\_x03 [Cache Properties (L3)] (Core::X86::Cpuid::CachePropEcx3)

Read-only. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEcx3 reports topology information for the L3.

\_lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_ECX\_x03

Bits Description

31:0 CacheNumSets: cache number of sets. Read-only. Reset: 0000 XXXXh. See

Core::X86::Cpuid::CachePropEcx0[CacheNumSets].

Valid Vali	Valid Values:	
Value	Description	
0000_1	Reserved.	
FFEh-		
0000_0		
000h		
	8192 L3 Cache Sets.	
FFFh		
	Reserved.	
FFEh-		
0000_2		
000h		
_	16384 L3 Cache Sets.	
FFFh		
_	Reserved.	
FFFh-		
0000_4		
000h		

## CPUID\_Fn8000001D\_ECX\_x04 [Cache Properties Null] (Core::X86::Cpuid::CachePropEcx4)

Read-only. Reset: Fixed,0000\_0000h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEax3 reports done/null. See Core::X86::Cpuid::CachePropEax0.

\_lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_ECX\_x04

Bits Description

31:0 CacheNumSets. Read-only. Reset: Fixed,0000\_0000h. Cache number of sets.

#### CPUID\_Fn8000001D\_EDX\_x00 [Cache Properties (DC)] (Core::X86::Cpuid::CachePropEdx0)

Read-only. Reset: Fixed,0000\_0000h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEdx0 reports topology information for the DC. See Core::X86::Cpuid::CachePropEax0.

_lthree0	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EDX_x00	
Bits	Description	
31:2	Reserved.	
1	<b>CacheInclusive</b> : <b>cache inclusive</b> . Read-only. Reset: Fixed,0. 0=Cache is not inclusive of lower cache levels.	
	1=Cache is inclusive of lower cache levels.	
0	<b>WBINVD</b> : <b>Write-Back Invalidate/Invalidate</b> . Read-only. Reset: Fixed,0. 0=WBINVD/INVD invalidates all	
	lower level caches of non-originating cores sharing this cache. 1=WBINVD/INVD not ensured to invalidate all	
	lower level caches of non-originating cores sharing this cache.	

# CPUID\_Fn8000001D\_EDX\_x01 [Cache Properties (IC)] (Core::X86::Cpuid::CachePropEdx1)

Read-only. Reset: Fixed,0000\_0000h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::	Core::X86::Cpuid::CachePropEdx1 reports topology information for the IC. See Core::X86::Cpuid::CachePropEax0.	
_lthree0	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EDX_x01	
Bits	Description	
31:2	Reserved.	
1	CacheInclusive: cache inclusive. Read-only. Reset: Fixed,0. See	
	Core::X86::Cpuid::CachePropEdx0[CacheInclusive].	
0	<b>WBINVD</b> : <b>Write-Back Invalidate/Invalidate</b> . Read-only. Reset: Fixed,0. 0=WBINVD/INVD invalidates all	
	lower level caches of non-originating cores sharing this cache. 1=WBINVD/INVD may not invalidate all lower	
	level caches of non-originating cores sharing this cache. See Core::X86::Cpuid::CachePropEdx0[WBINVD].	

#### CPUID\_Fn8000001D\_EDX\_x02 [Cache Properties (L2)] (Core::X86::Cpuid::CachePropEdx2)

Read-only. Reset: Fixed,0000 0002h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEdx2 reports topology information for the L2. See Core::X86::Cpuid::CachePropEax0.

	_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EDX_x02		
	Bits	Description		
	31:2	Reserved.		
	1	CacheInclusive: cache inclusive. Read-only. Reset: Fixed,1. See		
		Core::X86::Cpuid::CachePropEdx0[CacheInclusive].		
0 <b>WBINVD</b> : <b>Write-Back Invalidate/Invalidate</b> . Read-only. Reset: Fixed,0. 0=WBINVD/INVD inva		WBINVD: Write-Back Invalidate/Invalidate. Read-only. Reset: Fixed, 0. 0=WBINVD/INVD invalidates all		
		lower level caches of non-originating cores sharing this cache. 1=WBINVD/INVD may not invalidate all lower		
		level caches of non-originating cores sharing this cache.		

#### CPUID\_Fn8000001D\_EDX\_x03 [Cache Properties (L3)] (Core::X86::Cpuid::CachePropEdx3)

Read-only. Reset: Fixed,0000\_0001h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEdx3 reports reports topology information for the L3. See

Core::X86::Cpuid::CachePropEax0.

lthree0_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EDX_x03		
Bits Description		
31:2	Reserved.	
1	1 CacheInclusive: cache inclusive. Read-only. Reset: Fixed,0. See	
	Core::X86::Cpuid::CachePropEdx0[CacheInclusive].	
0	0 <b>WBINVD</b> : <b>Write-Back Invalidate/Invalidate</b> . Read-only. Reset: Fixed,1. 0=WBINVD/INVD invalidates a	
	lower level caches of non-originating cores sharing this cache. 1=WBINVD/INVD may not invalidate all lower	
	level caches of non-originating cores sharing this cache.	

#### CPUID\_Fn8000001D\_EDX\_x04 [Cache Properties Null] (Core::X86::Cpuid::CachePropEdx4)

Read-only. Reset: Fixed,0000\_0000h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEax3 reports done/null. See Core::X86::Cpuid::CachePropEax0.

lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_EDX\_x04

Bits	Description
31:0	Reserved.

# CPUID\_Fn8000001E\_EAX [Extended APIC ID] (Core::X86::Cpuid::ExtApicId)

Read-only. Enable: (Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions] &&

Core::X86::Msr::APIC\_BAR[ApicEn]).

If Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions] == 0 then CPUID Fn8000001E\_E[D,C,B,A]X are Reserved. If (Core::X86::Msr::APIC\_BAR[ApicEn] == 0) then Core::X86::Cpuid::ExtApicId[ExtendedApicId] is Reserved.

lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001E\_EAX

_inneco_corclosoj_uneau[i.o], or orb_inocooodin_nrv			
	Bits	Description	
31:0 <b>ExtendedApicId</b> : <b>extended APIC ID</b> . Read-only. See 2.1.11.2.1.3 [ApicId Enumeration Requirem			
		Reset: (Core::X86::Msr::APIC_BAR[ApicEn] && Core::X86::Msr::APIC_BAR[x2ApicEn])?	
		Core::X86::Msr::APIC_ID[ApicId[31:0]] : Core::X86::Msr::APIC_BAR[ApicEn] ? {00_0000h,	
		Core::X86::Apic::ApicId[ApicId]}: 0000_0000h.	

## CPUID\_Fn8000001E\_EBX [Core Identifiers] (Core::X86::Cpuid::CoreId)

Read-only. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		
See Core::X86::Cpuid::ExtApicId.		
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn8000001E_EBX		
Bits Description		
31:16 Reserved.		
15:8 <b>ThreadsPerCore</b> : <b>threads per core</b> . Read-only. Reset: XXh. The number of threads per core is ThreadsPerC	ore	
+ 1.		
7:0 <b>CoreId</b> : <b>core ID</b> . Read-only. Reset: Fixed,XXh. Identifies the logical core ID.		

#### CPUID\_Fn8000001E\_ECX [Node Identifiers] (Core::X86::Cpuid::NodeId)

<u> </u>	cross_recording_continueral (coremison eparamitoacia)		
Read-only. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].			
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn8000001E_ECX			
Bits	Descripti	ion	
31:11	Reserved		
10:8	NodesPerProcessor: Node per processor. Read-only. Reset: XXXb.		
	ValidValues:		
	Value	Description	
	0h	1 node per processor.	
	7h-1h	Reserved.	
7:0	7:0 <b>NodeId</b> : <b>Node ID</b> . Read-only. Reset: Fixed,XXh.		

#### CPUID\_Fn8000001F\_EAX [AMD Secure Encryption EAX] (Core::X86::Cpuid::SecureEncryptionEax)

Read-only. Reset: Fixed,0001_0007h.			
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn8000001F_EAX			
Bits	Bits Description		
31:17	Reserved.		
16	<b>VTE: Virtual Transparent Encryption for SEV</b> . Read-only. Reset: Fixed,1. The Virtual Transparent Encryption		
	feature can be enabled to force all memory accesses within an SEV guest to be encrypted with the guest's key.		
	When enabled the hardware pretends that the C-bits for all guest mode accesses are 1 regardless of the actual		
	guest page tables.		
15:4	Reserved.		
3	SevEs. Read-only. Reset: Fixed,0. Secure Encrypted ES.		
2	VmPgFlush: VM Page Flush MSR is supported. Read-only. Reset: Fixed,1. See		
	Core::X86::Msr::VMPAGE_FLUSH.		
1	SEV. Read-only. Reset: Fixed,1. Secure Encrypted Virtualization supported.		
0	SME. Read-only. Reset: Fixed,1. Secure Memory Encryption supported.		

CPUID_Fn8000001F_EBX [AMD Secure Encryption EBX] (Core::X86::Cpuid::SecureEncryptionEbx)			
Read-only.			
_lthree0_	_lthree0_core[3:0]_thread[1:0]; CPUID_Fn8000001F_EBX		
Bits	Description Description		
31:12	Reserved.		
11:6	6 <b>MemEncryptPhysAddWidth</b> . Read-only. Reset: 000XXXb. Reduction of physical address space in bits when		
	memory encryption is enabled (0 indicates no reduction).		
	ValidValues:		
	Value	Description	
	00h	Physical Address width is not reduced.	
	01h	Physical Address width is reduced by one.	
	02h	Physical Address width is reduced by two.	
	03h	Physical Address width is reduced by three.	
	04h	Physical Address width is reduced by four.	
	05h	Physical Address width is reduced by five.	
	3Fh-06h	Reserved.	
5:0	5:0 <b>CBit</b> . Read-only. Reset: 2Fh. Page table bit number used to enable memory encryption.		

#### CPUID\_Fn8000001F\_ECX [AMD Secure Encryption ECX] (Core::X86::Cpuid::SecureEncryptionEcx)

Read-	-only.	
_lthree0	)_core[3:0]_thread[1:0];	
Bits	Bits Description	
31:0	<b>NumEncryptedGuests</b> . Read-only. Reset: XXXX_XXXXh. Indicates the maximum ASID value that may be	
	used for an SEV-enabled guest.	

#### CPUID\_Fn8000001F\_EDX [Minimum ASID] (Core::X86::Cpuid::SecureEncryptionEdx)

Read-only.		
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn8000001F_EDX		
Bits	its Description	
31:0	MinimumSEVASID: Minimum SEV enabled, SEV-ES disabled ASID. Read-only. Reset: 0000_000Xh.	
	Indicates the minimum ASID value that must be used for an SEV-enabled, SEV-ES-disabled guest.	

# CPUID\_Fn80000020\_EAX\_x00 [Platform QoS Enforcement for Memory Bandwidth] (Core::X86::Cpuid::PqeBandwidthEax0)

Read-	only. Reset: 0000_0000h.	
_lthree0	ree0_core[3:0]_thread[1:0]; CPUID_Fn80000020_EAX_x00	
Bits	Description	
31:0	Reserved.	

# CPUID\_Fn80000020\_EBX\_x00 [Platform QoS Enforcement for Memory Bandwidth] (Core::X86::Cpuid::PgeBandwidthEbx0)

(CorcxooCpuid1 qcDaildwittiiLDx0)	
Read-	only. Reset: 0000_0002h.
_lthree0_	_core[3:0]_thread[1:0]; CPUID_Fn80000020_EBX_x00
Bits	Description
31:2	Reserved.
1	MBE: memory bandwidth enforcement. Read-only. Reset: 1. Memory bandwidth enforcement.
0	Reserved.

# CPUID\_Fn80000020\_ECX\_x00 [Platform QoS Enforcement for Memory Bandwidth] (Core::X86::Cpuid::PqeBandwidthEcx0)

(
Read-only. Reset: 0000 0000h.
Read-only. Reset: 0000_0000h.
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000020_ECX_x00

	Description
31:0	Reserved.

## CPUID\_Fn80000020\_EDX\_x00 [Platform QoS Enforcement for Memory Bandwidth]

#### (Core::X86::Cpuid::PqeBandwidthEdx0)

Read-only. Reset: 0000\_0000h.

lthree0\_core[3:0]\_thread[1:0]; CPUID\_Fn80000020\_EDX\_x00

Bits Description

31:0 Reserved.

# CPUID\_Fn80000020\_EAX\_x01 [Platform QoS Enforcement for Memory Bandwidth]

#### (Core::X86::Cpuid::PqeBandwidthEax1)

Read-only. Reset: 00		only. Reset: 0000_000Bh.
	_lthree0_	_core[3:0]_thread[1:0]; CPUID_Fn80000020_EAX_x01
	Bits	Description
Ī	31:0	BW_LEN: QOS Memory Bandwidth Enforcement Limit Size. Read-only. Reset: 0000_000Bh. Size of the
		QOS Memory Bandwidth Enforcement Limit.

#### CPUID\_Fn80000020\_EBX\_x01 [Platform QoS Enforcement for Memory Bandwidth]

#### (Core::X86::Cpuid::PqeBandwidthEbx1)

Read-	only. Reset: 0000_0000h.
_lthree0	_core[3:0]_thread[1:0]; CPUID_Fn80000020_EBX_x01
Bits	Description
21.0	Reserved.

# CPUID\_Fn80000020\_ECX\_x01 [Platform QoS Enforcement for Memory Bandwidth]

#### (Core::X86::Cpuid::PqeBandwidthEcx1)

Read-only. Reset: 0000_0000h.		
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000020_ECX_x01		
Bits	Description	
31:0	Reserved.	

# CPUID\_Fn80000020\_EDX\_x01 [Platform QoS Enforcement for Memory Bandwidth]

#### (Core::X86::Cpuid::PgeBandwidthEdx1)

Read-only. Reset: 0000_000Fh.	
_lthree0_core[3:0]_thread[1:0]; CPUID_Fn80000020_EDX_x01	
Dita	Description
Dits	Description

#### 2.1.13 MSR Registers

#### 2.1.13.1 MSRs - MSR0000\_xxxx

See 1.4.3 [Register Mnemonics] for a description of the register naming convention. MSRs are accessed through x86 WRMSR and RDMSR instructions.

#### MSR0000\_0010 [Time Stamp Counter] (Core::X86::Msr::TSC)

Read-write, Volatile. Reset: 0000\_0000\_0000\_0000h.

The TSC uses a common reference for all sockets, cores and threads.

\_lthree0\_core[3:0]\_thread[1:0]; MSR0000\_0010

Bits	Description
63:0	<b>TSC</b> : <b>time stamp counter</b> . Read-write, Volatile. Reset: 0000_0000_0000h. The TSC increments at the P0
	frequency. The TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest
	mode is affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based
	value (as if TSCRatio == 1.0) when (TSCRatio != 1.0).

#### MSR0000\_001B [APIC Base Address] (Core::X86::Msr::APIC\_BAR)

_lthree0_	_core[3:0]_thread[1:0]; MSR0000_001B
Bits	Description
63:48	Reserved.
47:12	<b>ApicBar[47:12]</b> : <b>APIC base address register</b> . Read-write. Reset: 0_000F_EE00h. Specifies the base address,
	physical address [47:12], for the APICXX register set in xAPIC mode. See 2.1.11.2.1.2 [APIC Register Space].
11	<b>ApicEn</b> : <b>APIC enable</b> . Read-write. Reset: 0. 0=Disable Local Apic. 1=Local APIC is enabled in xAPIC mode.
	See 2.1.11.2.1.2 [APIC Register Space].
10	<b>x2ApicEn</b> : <b>Extended APIC enable</b> . Read-write. Reset: 0. 0=Disable Extended Local Apic. 1=Extended Local
	APIC is enabled in x2APIC mode.
9	Reserved.
8	<b>BSC</b> : <b>boot strap core</b> . Read-write, Volatile. Reset: X. 0=The core is not the boot core of the BSP. 1=The core is
	the boot core of the BSP.
7:0	Reserved.

# MSR0000\_002A [Cluster ID] (Core::X86::Msr::EBL\_CR\_POWERON)

Writes	to this register result in a GP fault with error code 0.
_lthree0_	_core[3:0]_thread[1:0]; MSR0000_002A
Bits	Description
63:18	Reserved.
17:16	ClusterID. Read, Error-on-write. Reset: 0h. The field does not affect hardware.
15:0	Reserved.

## MSR0000\_0048 [Speculative Control] (Core::X86::Msr::SPEC\_CTRL)

_lthree0_core[3:0]_thread[1:0]; MSR0000_0048	
Bits	Description
63:3	Reserved.
2	<b>SSBD</b> : <b>Speculative Store Bypass Disable</b> . Read-write. Reset: 0. 1=SSBD is enabled by setting.
1	STIBP: single thread indirect branch predictor. Read-write. Reset: 0.
0	IBRS: indirect branch restriction speculation. Read-write. Reset: 0.

## MSR0000\_0049 [Prediction Command] (Core::X86::Msr::PRED\_CMD)

_lthree0_core[3:0]; MSR0000_0049	
Bits	Description
63:1	Reserved.
0	IBPB: indirect branch prediction barrier. Write-only, Error-on-read. Reset: 0. Supported if
	Core::X86::Cpuid::FeatureExtIdEbx[IBPB] == 1.

#### MSR0000\_008B [Patch Level] (Core::X86::Msr::PATCH\_LEVEL)

Read,I	Error-on-write, Volatile. Reset: 0000_0000_0000_0000h.
_lthree0_	_core[3:0]; MSR0000_008B
Bits	Description
63:32	Reserved.
31:0	<b>PatchLevel</b> . Read, Error-on-write, Volatile. Reset: 0000_0000h. This returns an identification number for the
	microcode patch that has been loaded. If no patch has been loaded, this returns 0.

#### MSR0000\_00E7 [Max Performance Frequency Clock Count] (Core::X86::Msr::MPERF)

Read-write, Volatile. Reset: 0000\_0000\_00000\_0000h.

\_lthree0\_\_cre[3:0]\_thread[1:0]; MSR0000\_00E7

Bits Description

63:0 MPERF: maximum core clocks counter. Read-write, Volatile. Reset: 0000\_0000\_00000\_0000h. Incremented by hardware at the P0 frequency while the core is in C0. This register does not increment when the core is in the stop-grant state. In combination with Core::X86::Msr::APERF, this is used to determine the effective frequency of the core. A Read of this MSR in guest mode is affected by Core::X86::Msr::TscRateMsr. This field uses

software P-state numbering. See Core::X86::Msr::HWCR[EffFreqCntMwait], 2.1.4 [Effective Frequency].

#### MSR0000\_00E8 [Actual Performance Frequency Clock Count] (Core::X86::Msr::APERF)

Read-	write, Volatile. Reset: 0000_0000_0000_0000h.
_lthree0_	_core[3:0]_thread[1:0]; MSR0000_00E8
Bits	Description
63:0	<b>APERF</b> : actual core clocks counter. Read-write, Volatile. Reset: 0000_0000_0000_0000h. This register
	increments in proportion to the actual number of core clocks cycles while the core is in C0. The register does not
	increment when the core is in the stop-grant state. See Core::X86::Msr::MPERF.

#### MSR0000\_00FE [MTRR Capabilities] (Core::X86::Msr::MTRRcap)

Read,Error-on-write. Reset: 0000_0000_0000_0508h.	
_lthree0_	_core[3:0]; MSR0000_00FE
Bits	Description
63:11	Reserved.
10	MtrrCapWc: write-combining memory type. Read, Error-on-write. Reset: 1. 1=The write combining memory
	type is supported.
9	Reserved.
8	MtrrCapFix: fixed range register. Read, Error-on-write. Reset: 1. 1=Fixed MTRRs are supported.
7:0	MtrrCapVCnt: variable range registers count. Read, Error-on-write. Reset: 08h. Specifies the number of
	variable MTRRs supported.

#### MSR0000\_0174 [SYSENTER CS] (Core::X86::Msr::SYSENTER\_CS)

	= ',
Read-	write. Reset: 0000_0000_0000_0000h.
_lthree0_	_core[3:0]_thread[1:0]; MSR0000_0174
Bits	Description
63:16	Reserved.
15:0	SysEnterCS: SYSENTER target CS. Read-write. Reset: 0000h. Holds the called procedure code segment.

#### MSR0000\_0175 [SYSENTER ESP] (Core::X86::Msr::SYSENTER\_ESP)

D J -	
Read-	write. Reset: 0000_0000_0000_0000h.
_lthree0_	_core[3:0]_thread[1:0]; MSR0000_0175
Bits	Description
63:32	Reserved.
31:0	SysEnterESP: SYSENTER target SP. Read-write. Reset: 0000_0000h. Holds the called procedure stack
	pointer.

## MSR0000\_0176 [SYSENTER EIP] (Core::X86::Msr::SYSENTER\_EIP)

Read-write. Reset: 0000_0000_0000_0000h.	
_lthree0_	_core[3:0]_thread[1:0]; MSR0000_0176
Bits	Description
63:32	Reserved.
31:0	<b>SysEnterEIP</b> : <b>SYSENTER target IP</b> . Read-write. Reset: 0000_0000h. Holds the called procedure instruction
	pointer.

MS	MSR0000_0179 [Global Machine Check Capabilities] (Core::X86::Msr::MCG_CAP)	
_lthre	e0_core[3:0]_thread[1:0]; MSR0000_0179	
Bit	S Description	
63:9	9 Reserved.	
8	McgCtlP: MCG_CTL register present. Read-only,Error-on-write. Reset: Fixed,1. 1=The machine check control	
	registers (MCi_CTL) are present. See 3.1 [Machine Check Architecture].	
7:0	<b>Count</b> . Read-only, Error-on-write, Volatile. Reset: XXh. Indicates the number of error reporting banks visible to	
	the core. This value may differ from core to core.	

# MSR0000\_017A [Global Machine Check Status] (Core::X86::Msr::MCG\_STAT) Read-write, Volatile. Reset: 0000\_0000\_00000\_0000h. See 3.1 [Machine Check Architecture]. \_lthree0\_core[3:0]\_thread[1:0]; MSR0000\_017A Bits Description 63:3 Reserved. 2 MCIP: machine check in progress. Read-write, Volatile. Reset: 0. 1=A machine check is in progress. Machine check progress. 1 EIPV: error instruction pointer valid. Read-write, Volatile. Reset: 0. 1=The instruction pointer that was pushed onto the stack by the machine check mechanism references the instruction that caused the machine check error. 0 RIPV: restart instruction pointer valid. Read-write, Volatile. Reset: 0. 0=The interrupt was not precise and/or the process (task) context may be corrupt; continued operation of this process may not be possible without intervention, however system processing or other processes may be able to continue with appropriate software clean up. 1=Program execution can be reliably restarted at the EIP address on the stack.

#### MSR0000\_017B [Global Machine Check Exception Reporting Control] (Core::X86::Msr::MCG\_CTL)

Reset: 0000 0000 0000 0000h.

This register controls enablement of the individual error reporting banks; see 3.1 [Machine Check Architecture]. When a machine check register bank is not enabled in MCG\_CTL, errors for that bank are not logged or reported, and actions enabled through the MCA are not taken; each MCi\_CTL register identifies which errors are still corrected when MCG\_CTL[i] is disabled.

\_lthree0\_core[3:0]\_thread[1:0]; MSR0000\_017B

Bits	Description
63:7	<b>MCnEn</b> . Configurable. Reset: 000_0000_0000h.
	<b>Description</b> : 1=The MC0 machine check register bank is enabled. Width of this field is SOC implementation and
	configuration specific.
	See 3.1.2.1 [Global Registers].
6:0	MCnEnCore. Read-write. Reset: 00h. 1=The MC0 machine check register bank is enabled.
	ValidValues

Valid Values:	
Bit	Description
[0]	Enable MCA for LSDC.
[1]	Enable MCA for ICBP.
[2]	Enable MCA for L2.
[3]	Enable MCA for DE.
[4]	Reserved.
[5]	Enable MCA for SCEX.

#### MSR0000\_01D9 [Debug Control] (Core::X86::Msr::DBG\_CTL\_MSR)

Enable MCA for FP.

[6]

_lthree0_core[3:0]_thread[1:0]; MSR0000_01D9	
Bits	Description
63:6	Reserved.

5:2	<b>PB</b> : <b>performance monitor pin control</b> . Read-write. Reset: 0h. This field does not control any hardware.
1	BTF. Read-write. Reset: 0. 1=Enable branch single step.
0	<b>LBR</b> . Read-write. Reset: 0. 1=Enable last branch record.

#### MSR0000\_01DB [Last Branch From IP] (Core::X86::Msr::BR\_FROM)

Read,	Error-on-write, Volatile. Reset: 0000_0000_0000_0000h.
_lthree0	_core[3:0]_thread[1:0]; MSR0000_01DB
Bits	Description
63:0	<b>LastBranchFromIP</b> . Read,Error-on-write,Volatile. Reset: 0000_0000_0000_0000h. Loaded with the segment
	offset of the branch instruction.

#### MSR0000\_01DC [Last Branch To IP] (Core::X86::Msr::BR\_TO)

Read,Error-on-write,Volatile. Reset: 0000_0000_0000h.	
_lthre	e0_core[3:0]_thread[1:0]; MSR0000_01DC
Bits	Description
63:0	<b>LastBranchToIP</b> . Read,Error-on-write,Volatile. Reset: 0000_0000_0000h. Holds the target RIP of the last
	branch that occurred before an exception or interrupt.

#### MSR0000\_01DD [Last Exception From IP] (Core::X86::Msr::LastExcpFromIp)

Moreovo_0122 [Last Likeeption 110m if ] (Coreovicous)			
Reac	Read,Error-on-write,Volatile. Reset: 0000_0000_0000_0000h.		
_lthree	_lthree0_core[3:0]_thread[1:0]; MSR0000_01DD		
Bits	Description		
63:0	<b>LastIntFromIP</b> . Read,Error-on-write,Volatile. Reset: 0000_0000_0000h. Holds the source RIP of the last		
	branch that occurred before the exception or interrupt.		

#### MSR0000\_01DE [Last Exception To IP] (Core::X86::Msr::LastExcpToIp)

Read,	Read,Error-on-write,Volatile. Reset: 0000_0000_0000_0000h.		
_lthree0	_lthree0_core[3:0]_thread[1:0]; MSR0000_01DE		
Bits	Description		
63:0	<b>LastIntToIP</b> . Read,Error-on-write,Volatile. Reset: 0000_0000_0000_0000h. Holds the target RIP of the last		
	branch that occurred before the exception or interrupt.		

#### MSR0000\_020[0...E] [Variable-Size MTRRs Base] (Core::X86::Msr::MtrrVarBase)

Each MTRR (Core::X86::Msr::MtrrVarBase, Core::X86::Msr::MtrrFix\_64K through Core::X86::Msr::MtrrFix\_4K\_7, or Core::X86::Msr::MTRRdefType) specifies a physical address range and a corresponding memory type (MemType) associated with that range. Setting the memory type to an unsupported value results in a #GP.

The variable-size MTRRs come in pairs of base and mask registers (MSR0000\_0200 and MSR0000\_0201 are the first pair, etc.). Variables MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeEn]. A core access--with address CPUAddr--is determined to be within the address range of a variable-size MTRR if the following equation is true:

CPUAddr[47:12] & PhyMask[47:12] == PhyBase[47:12] & PhyMask[47:12].

For example, if the variable MTRR spans 256 KB and starts at the 1-MB address the PhyBase would be set to 0\_0010\_0000h and the PhyMask to F\_FFFC\_0000h (with zeros filling in for bits[11:0]). This results in a range from 0\_0010\_0000h to 0\_0013\_FFFFh.

0_0010_000011 to 0_0015_111111.
_lthree0_core[3:0]_n0; MSR0000_0200
_lthree0_core[3:0]_n1; MSR0000_0202
_lthree0_core[3:0]_n2; MSR0000_0204
_lthree0_core[3:0]_n3; MSR0000_0206
_lthree0_core[3:0]_n4; MSR0000_0208
_lthree0_core[3:0]_n5; MSR0000_020A
_lthree0_core[3:0]_n6; MSR0000_020C
_lthree0_core[3:0]_n7; MSR0000_020E
Di D I I

#### Bits | Description

63:48	Reserved.			
47:12	PhyBase:	PhyBase: base address. Read-write. Reset: X_XXXX_XXXXh.		
11:3	Reserved.			
2:0	MemTyp	MemType: memory type. Read-write. Reset: XXXb. Address range from 00000h to 0FFFFh.		
	ValidValu	ues:		
	Value Description			
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h Reserved.			
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		

## MSR0000\_020[1...F] [Variable-Size MTRRs Mask] (Core::X86::Msr::MtrrVarMask)

_lthree0_core[3:0]_n0; MSR0000_0201	
_lthree0_core[3:0]_n1; MSR0000_0203	
_lthree0_core[3:0]_n2; MSR0000_0205	
_lthree0_core[3:0]_n3; MSR0000_0207	
_lthree0_core[3:0]_n4; MSR0000_0209	
_tthree0_core[3:0]_n5; MSR0000_020B	
_lthree0_core[3:0]_n6; MSR0000_020D	
_lthree0_core[3:0]_n7; MSR0000_020F	
Bits Description	
63:48 Reserved.	
PhyMask: address mask. Read-write. Reset: X_XXXX_XXXXh.	
11 <b>Valid</b> : <b>valid</b> . Read-write. Reset: X. 1=The variable-size MTRR pair is enabled.	
10:0 Reserved.	

#### MSR0000\_0250 [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_64K)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an Error-on-write.

determ	etermine the destination based on the access type. Writing Reserved MemType values causes an Error-on-write.			
_lthree0_	hree0_core[3:0]_nSIZE64K; MSR0000_0250			
Bits	Description			
63:61	Reserved.	Reserved.		
60	<b>RdDram</b>	<b>_64K_70000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
	the range	are marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X80	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
59	WrDram	<b>WrDram_64K_70000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
	the range are marked as destined for DRAM.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
58:56	MemType_64K_70000: memory type. Read-write. Reset: XXXb.			
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		

	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
55:53	Reserved.		
52	RdDram	<b>_64K_60000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
	the range	are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
51		<b>_64K_60000: Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
50:48		e_64K_60000: memory type. Read-write. Reset: XXXb.	
	ValidValı		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
47.45	Reserved.		
44	<b>RdDram_64K_50000: Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
the range are marked as destined for DRAM.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Rese		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
43		<b>64K_50000: Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
the range are marked as destined for DRAM.			
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
42:40	MemTyp	e_64K_50000: memory type. Read-write. Reset: XXXb.	
	ValidValı	ies:	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
39:37	Reserved.		
36		<b>_64K_40000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
	the range are marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
35	WrDram	<b>_64K_40000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	the range are marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		

Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.				
34:32		IemType_64K_40000: memory type.   Read-write.   Reset: XXXb.		
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
31:29	Reserved.			
28		<b>_64K_30000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
		are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
27		<b>_64K_30000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
-		are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
26:24		e_64K_30000: memory type. Read-write. Reset: XXXb.		
	ValidValu			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
23:21	Reserved.			
	-	<b>_64K_20000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
	the range are marked as destined for DRAM.			
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
19		<b>_64K_20000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
_		are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
10.10		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
18:16	MemType_64K_20000: memory type. Read-write. Reset: XXXb.			
	ValidValu			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		

15:13	Reserved.		
12	RdDram_64K_10000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
	the range are marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X86	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
11	<b>WrDram_64K_10000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
	the range are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
10:8		e_64K_10000: memory type. Read-write. Reset: XXXb.	
	ValidValu		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
7:5	Reserved.		
4		<b>_64K_00000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
		are marked as destined for DRAM. Address range from 00000h to 0FFFFh.	
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
-		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
3		<b>_64K_00000: Write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM. Address range from 00000h to 0FFFFh.	
		5::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
2:0	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  MemType_64K_00000: memory type. Read-write. Reset: XXXb. Address range from 00000h to 0FFFFh.		
2.0	ValidValues:		
		Description Description	
	Oh	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
	/ 11	ACCUVCU.	

## MSR0000\_0258 [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_16K\_0)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed

MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an Error-on-write.

\_lthree0\_core[3:0]\_nSIZE16K0; MSR0000\_0258

Bits	Description
63:61	Reserved.
60	RdDram_16K_9C000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to

	the range are marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
59	WrDram	<b>_16K_9C000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	the range	are marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn]? Read-write: Read,Error-on-write-1. Reset:	
	Core::X80	5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
58:56	56 MemType_16K_9C000: memory type. Read-write. Reset: XXXb.		
	ValidValu	ies:	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
55:53	Reserved.		
52		<b>_16K_98000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
51	WrDram	<b>_16K_98000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X80	5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
50:48	48 MemType_16K_98000: memory type. Read-write. Reset: XXXb.		
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
47:45	Reserved.		
44		<b>_16K_94000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
		are marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
43	WrDram	<b>_16K_94000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X80	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
42:40		e_16K_94000: memory type. Read-write. Reset: XXXb.	
	ValidValu	ies:	
	Value	Description	
	0h	UC or uncacheable.	
		·	

	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
39:37	Reserved		
36	<b>RdDram_16K_90000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
35		<b>_16K_90000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	the range are marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
34:32	MemTyp	e_16K_90000: memory type. Read-write. Reset: XXXb.	
	ValidValı	ies:	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
31.20	Reserved		
		<b>_16K_8C000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
20		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
27	<b>WrDram_16K_8C000: Write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
_,	the range are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
26:24		e_16K_8C000: memory type. Read-write. Reset: XXXb.	
	ValidValı		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
23:21	Reserved		
20		<b>_16K_88000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		pe: Core::X86::Msr::5YS_CFG[MtrrFtxDramModEn] ? X : Fixed,0.	
	COIEAO	ominion to_or otivitati inditalininioudilij : A . Fincu,o.	

10	X47D	1077 00000 W. A. DDAM O-W. A. D. A.		
19	<b>WrDram_16K_88000: Write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to			
	the range are marked as destined for DRAM.			
		AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
10.16				
10.10	MemType_16K_88000: memory type. Read-write. Reset: XXXb.  ValidValues:			
	Value	Description Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
15:13	Reserved.			
12		<b>_16K_84000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.		
-		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
11		<b>16K_84000: Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
11		are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
10:8	MemType_16K_84000: memory type. Read-write. Reset: XXXb.			
	ValidValı	U U I		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
7:5	Reserved.			
4	RdDram	_16K_80000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
		are marked as destined for DRAM. Address range from 80000h to 83FFFh.		
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.		
	Core::X80	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value. pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X80 AccessTy Core::X80	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value. pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
3	Core::X80 AccessTy Core::X80 WrDram	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  16K_80000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
3	Core::X80 AccessTy Core::X80 WrDram the range	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  1_16K_80000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM. Address range from 80000h to 83FFFh.		
3	Core::X80 AccessTy Core::X80 WrDram the range Core::X80	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value. pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  1_16K_80000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM. Address range from 80000h to 83FFFh. 6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.		
3	Core::X80 AccessTy Core::X80 WrDram the range Core::X80 AccessTy	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  1_16K_80000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM. Address range from 80000h to 83FFFh. 6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X80 AccessTy Core::X80 WrDram the range Core::X80 AccessTy Core::X80	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  1.16K_80000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM. Address range from 80000h to 83FFFh. 6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
	Core::X80 AccessTy Core::X80 WrDram the range Core::X80 AccessTy Core::X80 MemTyp	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value. pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  1.16K_80000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM. Address range from 80000h to 83FFFh. 6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value. pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  e_16K_80000: memory type. Read-write. Reset: XXXb. Address range from 80000h to 83FFFh.		
	AccessTy Core::X80 WrDram the range Core::X80 AccessTy Core::X80 MemTyp ValidValue	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value. pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  1_16K_80000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM. Address range from 80000h to 83FFFh. 6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value. pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  e_16K_80000: memory type. Read-write. Reset: XXXb. Address range from 80000h to 83FFFh.  des:		
	Core::X80 AccessTy Core::X80 WrDram the range Core::X80 AccessTy Core::X80 MemTyp ValidValue	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value. pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  1.16K_80000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM. Address range from 80000h to 83FFFh. 6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value. pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  e_16K_80000: memory type. Read-write. Reset: XXXb. Address range from 80000h to 83FFFh.  Description		
	AccessTy Core::X80 WrDram the range Core::X80 AccessTy Core::X80 MemTyp ValidValue	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value. pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  1_16K_80000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM. Address range from 80000h to 83FFFh. 6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value. pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  e_16K_80000: memory type. Read-write. Reset: XXXb. Address range from 80000h to 83FFFh.  des:		

	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.

#### MSR0000\_0259 [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_16K\_1)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an Error-on-write.

determ	iine the de	stination based on the access type. Writing Reserved MemType values causes an Error-on-write.	
_lthree0_	_lthree0_core[3:0]_nSIZE16K1; MSR0000_0259		
Bits	Descripti	on	
63:61	Reserved.		
60	RdDram_16K_BC000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
	the range	are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X86	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
59	WrDram	<b>_16K_BC000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	the range	are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X86	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
58:56	6 MemType_16K_BC000: memory type. Read-write. Reset: XXXb.		
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	

0h	UC or uncacheable.
1h	WC or write combining.
3h-2h	Reserved.
4h	WT or write through.
5h	WP or write protect.
6h	WB or write back

#### 55:53 Reserved.

7h

Reserved.

**RdDram\_16K\_B8000**: **Read DRAM**. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? X : Fixed,0.

WrDram\_16K\_B8000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? X : Fixed,0.

50:48 **MemType\_16K\_B8000**: **memory type**. Read-write. Reset: XXXb.

#### ValidValues:

	, many variables		
Value	Description		
0h	UC or uncacheable.		
1h	WC or write combining.		
3h-2h	Reserved.		
4h	WT or write through.		
5h	WP or write protect.		
6h	WB or write back.		

	7h	Reserved.	
17:15	Reserved		
44		_16K_B4000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
44	the range	are marked as destined for DRAM.	
	Core::X8	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
43	<b>WrDram_16K_B4000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
42:40	MemType_16K_B4000: memory type. Read-write. Reset: XXXb.		
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
39:37	Reserved		
36	<b>RdDram_16K_B0000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
	the range are marked as destined for DRAM.		
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
35	<b>WrDram_16K_B0000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
	the range are marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
0.4.00		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
34:32	MemType_16K_B0000: memory type. Read-write. Reset: XXXb.		
	ValidValu		
		Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
04.00	7h	Reserved.	
28	<b>RdDram_16K_AC000: Read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
	the range are marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
27			
27	<b>WrDram_16K_AC000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
26:24	MemType_16K_AC000: memory type. Read-write. Reset: XXXb.		
	<i>J</i> <b>F</b>	v vi	

	ValidValues:	
	Value	Description Description
	Oh	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
00.04	7h	Reserved.
	Reserved.	
20	the range	<b>_16K_A8000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
19		<b>_16K_A8000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
18:16		e_16K_A8000: memory type. Read-write. Reset: XXXb.
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
15:13	Reserved.	
12		<b>_16K_A4000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.
-		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
11	WrDram	_16K_A4000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
	the range	are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
10:8	MemTyp	e_16K_A4000: memory type. Read-write. Reset: XXXb.
	ValidValı	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
7:5	Reserved.	
4	<b>RdDram_16K_A0000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	

	the range	the range are marked as destined for DRAM. Address range from A0000h to A3FFFh.		
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.		
	AccessTy	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
3	WrDram	<b>_16K_A0000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
	the range	are marked as destined for DRAM. Address range from A0000h to A3FFFh.		
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
2:0	MemTyp	e_16K_A0000: memory type. Read-write. Reset: XXXb. Address range from A0000h to A3FFFh.		
	ValidVal	ues:		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		

#### MSR0000\_0268 [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_4K\_0)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an Error-on-write.

\_lthree0\_core[3:0]\_nSIZE4K0; MSR0000\_0268

Bits Description

63:61 Reserved.

60 RdDram\_4K\_C7000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? X : Fixed,0.

WrDram\_4K\_C7000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? X : Fixed,0.

58:56 **MemType\_4K\_C7000**: **memory type**. Read-write. Reset: XXXb.

#### ValidValues:

Value	e Description	
0h UC or uncacheable.		
1h	WC or write combining.	
3h-2h	Reserved.	
4h	WT or write through.	
5h	WP or write protect.	
6h	WB or write back.	
7h	Reserved.	

#### 55:53 Reserved.

RdDram\_4K\_C6000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:

		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
51		<b>_4K_C6000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.			
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
	Core::X80	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
50:48	MemType_4K_C6000: memory type. Read-write. Reset: XXXb.				
	ValidValues:				
	Value	Description			
	0h	UC or uncacheable.			
	1h	WC or write combining.			
	3h-2h	Reserved.			
	4h	WT or write through.			
	5h	WP or write protect.			
	6h	WB or write back.			
	7h	Reserved.			
47:45	Reserved.				
44	RdDram	<b>_4K_C5000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to			
	-	are marked as destined for DRAM.			
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
	Core::X80	5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
43		<b>_4K_C5000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to			
		are marked as destined for DRAM.			
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
42:40		e_4K_C5000: memory type. Read-write. Reset: XXXb.			
	ValidValu				
	Value	Description			
	0h	UC or uncacheable.			
	1h	WC or write combining.			
	3h-2h	Reserved.			
	4h	WT or write through.			
	5h	WP or write protect.			
	6h	WB or write back.			
	7h	Reserved.			
39:37	Reserved.				
36		<b>_4K_C4000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to			
		are marked as destined for DRAM.			
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
35		<b>_4K_C4000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to			
		are marked as destined for DRAM.			
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
0.4.55		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
34:32		e_4K_C4000: memory type. Read-write. Reset: XXXb.			
	ValidValu				
	Value	Description			
	0h	UC or uncacheable.			
	1h	WC or write combining.			
	3h-2h	Reserved.			

	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
31:29	Reserved	
28	<b>RdDram</b> the range	<b>_4K_C3000: Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
27	l	<b>1_4K_C3000: Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
26:24	MemTyp	e_4K_C3000: memory type. Read-write. Reset: XXXb.
	ValidVal	, , , , , , , , , , , , , , , , , , ,
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
23:21	Reserved	
20.21		_4K_C2000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to
20	l	are marked as destined for DRAM.
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
19		<b>1_4K_C2000: Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
10		are marked as destined for DRAM.
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
18:16		e_4K_C2000: memory type. Read-write. Reset: XXXb.
	ValidVal	V V.
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
15,10		
	Reserved	
12	the range	<b>_4K_C1000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
11		<b>1_4K_C1000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
	l	are marked as destined for DRAM.

	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
		Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
10:8	MemType_4K_C1000: memory type. Read-write. Reset: XXXb.			
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
7:5	Reserved.			
4		<b>_4K_C0000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
	the range are marked as destined for DRAM. Address range from C0000h to C0FFFh.			
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
3		<b>_4K_C0000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		are marked as destined for DRAM. Address range from C0000h to C0FFFh.		
	Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
2.0		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
2:0		<b>e_4K_C0000</b> : <b>memory type</b> . Read-write. Reset: XXXb. Address range from C0000h to C0FFFh.		
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		

## MSR0000\_0269 [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_4K\_1)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an Error-on-write.

_lthree0_	lthree0_core[3:0]_nSIZE4K1; MSR0000_0269	
Bits	Description	
63:61	Reserved.	
60	RdDram_4K_CF000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
	the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
59	<b>WrDram_4K_CF000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	

F0.FC	ManaTana	AV CE000, manuscripture Dead smite Deads VVVI	
58:56	MemType_4K_CF000: memory type. Read-write. Reset: XXXb. ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
55:53	Reserved.		
52		<b>_4K_CE000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
32		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
51		<b>_4K_CE000: Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
50:48	MemTyp	e_4K_CE000: memory type. Read-write. Reset: XXXb.	
	ValidValu	ies:	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
47:45	Reserved.		
44	RdDram_	<b>_4K_CD000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
	the range	are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
43		<b>_4K_CD000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
42:40		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
42:40	40 MemType_4K_CD000: memory type. Read-write. Reset: XXXb.  ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	311-211 4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
20.27			
39:3/	Reserved.		

36	<b>RdDram_4K_CC000: Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.			
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
35		<b>WrDram_4K_CC000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
34:32	MemTyp	e_4K_CC000: memory type. Read-write. Reset: XXXb.		
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
21.20	Reserved			
28		<b>_4K_CB000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
27	<b>WrDram_4K_CB000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.			
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
26:24	MemType_4K_CB000: memory type. Read-write. Reset: XXXb.			
	ValidValı	ues:		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
23:21	Reserved			
20		<b>4K_CA000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
20		are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
19		<b>14K_CA000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
18:16		e_4K_CA000: memory type. Read-write. Reset: XXXb.		
2.23	ValidValı			
	Value Description			
	varac	2 cocription		

	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
15:13	Reserved.	
		<b>_4K_C9000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.
-		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
11		<b>_4K_C9000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
	the range	are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
10:8		e_4K_C9000: memory type. Read-write. Reset: XXXb.
	ValidValı	ies:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
7:5	Reserved.	
		<b>_4K_C8000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to
	the range	are marked as destined for DRAM. Address range from C8000 to C8FFF.
-		5::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.
	Core::X86	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
3		<b>_4K_C8000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
	U	are marked as destined for DRAM. Address range from C8000 to C8FFF.
-		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn]? Read-write : Read,Error-on-write-1. Reset:
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
2:0		
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.

# MSR0000\_026A [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_4K\_2)

Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an Error-on-write. lthree0\_core[3:0]\_nSIZE4K2; MSR0000\_026A Bits Description 63:61 Reserved. 60 **RdDram 4K D7000: Read DRAM.** 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? X : Fixed,0. WrDram 4K D7000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to 59 the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? X : Fixed,0. 58:56 **MemType\_4K\_D7000**: **memory type**. Read-write. Reset: XXXb. ValidValues: Value **Description** 0hUC or uncacheable. WC or write combining. 1h 3h-2h Reserved. WT or write through. 4h WP or write protect. 5h 6h WB or write back. 7h Reserved. 55:53 Reserved. RdDram\_4K\_D6000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to 52 the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn]? X : Fixed,0. **WrDram 4K D6000: Write DRAM.** 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn]? X : Fixed,0. 50:48 **MemType\_4K\_D6000**: **memory type**. Read-write. Reset: XXXb. ValidValues: Value Description 0h UC or uncacheable. WC or write combining. 1h 3h-2h Reserved. WT or write through. 4h 5h WP or write protect. 6h WB or write back. 7h Reserved. 47:45 Reserved. 44 **RdDram 4K D5000: Read DRAM.** 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn]? X : Fixed,0. WrDram 4K D5000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through

-		are marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
42:40	e_4K_D5000: memory type. Read-write. Reset: XXXb.			
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
39:37	Reserved.			
	RdDram	<b>_4K_D4000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
		are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
35	WrDram	<b>_4K_D4000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
	the range	are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
34:32	<u> </u>	e_4K_D4000: memory type. Read-write. Reset: XXXb.		
	ValidValı	ies:		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
31:29	Reserved.			
28	RdDram	<b>_4K_D3000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
	the range	are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
27		<b>_4K_D3000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
_		are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
26:24	MemType_4K_D3000: memory type. Read-write. Reset: XXXb.			
	ValidValues:			
	Value	Description Technology 1		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		

	6h	WB or write back.		
	7h	Reserved.		
23:21	Reserved	•		
20	<b>RdDram_4K_D2000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.			
		AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
19	WrDram	<b>4K_D2000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
18:16	MemType_4K_D2000: memory type. Read-write. Reset: XXXb.			
	ValidVal			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
45.40				
	Reserved			
12	<b>RdDram_4K_D1000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
11 <b>WrDram_4K_D1000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as M the range are marked as destined for DRAM.  AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read, J		<b>_4K_D1000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
10:8		MemType_4K_D1000: memory type. Read-write. Reset: XXXb.		
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
7:5	Reserved			
4		<b>4K_D0000: Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
4	the range	are marked as destined for DRAM. Address range from D0000h to D0FFFh.		
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
3				
the range are marked as destined for DRAM. Address range from D0000h to D0FFFh.		S Contract of the contract of		
	Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.			

	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
2:0	MemType_4K_D0000: memory type. Read-write. Reset: XXXb. Address range from D0000h to D0FFFh.		
	ValidValu	ues:	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	

# MSR0000\_026B [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_4K\_3)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an Error-on-write.

lthroon	core[3:0]	nSIZE4K3:	MSR0000	026B
inneeo	COLE 3.01	HOILEHIO,	MISIKUUUU	0200

ValidValues:

_lthree0_	core[3:0]_nSIZE4K3; MSR0000_026B			
Bits	Description			
63:61	Reserved.			
		<b>_4K_DF000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
		are marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
59		<b>_4K_DF000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
58:56		e_4K_DF000: memory type. Read-write. Reset: XXXb.		
	ValidValu			
	Value Description			
	0h	UC or uncacheable.		
1h WC or write combining.		ŭ		
	3h-2h Reserved.			
	4h WT or write through.			
	5h WP or write protect.			
6h WB or write back.		WB or write back.		
	7h	Reserved.		
55:53	Reserved.			
52	<b>RdDram_4K_DE000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to			
	the range are marked as destined for DRAM.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
51	<b>WrDram_4K_DE000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to			
	the range are marked as destined for DRAM.			
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
50:48	MemType_4K_DE000: memory type. Read-write. Reset: XXXb.			

	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
47:45	Reserved.		
44	<b>RdDram</b>	<b>_4K_DD000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
	the range	are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
43		<b>_4K_DD000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
_		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
42:40		e_4K_DD000: memory type. Read-write. Reset: XXXb.	
	ValidValu		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
39:37	Reserved.		
36	RdDram	<b>_4K_DC000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
		are marked as destined for DRAM.	
1	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X86	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
35	WrDram	<b>_4K_DC000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
34:32		e_4K_DC000: memory type. Read-write. Reset: XXXb.	
	ValidValu		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
31:29	Reserved.		
		<b>_4K_DB000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
		are marked as destined for DRAM.	

	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
27	WrDram_4K_DB000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to			
	the range	ange are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
26:24	MemTyp	e_4K_DB000: memory type. Read-write. Reset: XXXb.		
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h WC or write combining.			
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
23:21	Reserved.			
20	RdDram	<b>_4K_DA000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
		are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
19	<b>WrDram_4K_DA000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to			
	the range are marked as destined for DRAM.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
10.10	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
18:16	MemType_4K_DA000: memory type. Read-write. Reset: XXXb.  ValidValues:			
	Value	Description LIG and a share land a share lan		
	0h	UC or uncacheable.		
	1h WC or write combining. 3h-2h Reserved.			
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
45.40	7h	Reserved.		
	Reserved.			
12		<b>_4K_D9000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
11		<b>_4K_D9000: Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
11	the range are marked as destined for DRAM.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
10:8				
	ValidValı	U U X		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	-			

	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
7:5	Reserved	•		
4		RdDram_4K_D8000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
		are marked as destined for DRAM. Address range from D8000h to D8FFFh.		
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
3		<b>WrDram_4K_D8000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		he range are marked as destined for DRAM. Address range from D8000h to D8FFFh.		
	Core::X8	ore::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.		
		ssType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		re::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
2:0	MemTyp	<b>e_4K_D8000</b> : <b>memory type</b> . Read-write. Reset: XXXb. Address range from D8000h to D8FFFh.		
	ValidVal	ues:		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		

# MSR0000\_026C [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_4K\_4)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an Error-on-write.

		stillation based on the access type. Writing Reserved Mem type values causes an Error-on-write.		
_lthree0_	_core[3:0]_nSIZE4K4; MSR0000_026C			
Bits	Descripti	on		
63:61	Reserved.			
60	RdDram	<b>_4K_E7000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
	range are	marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
59	<b>WrDram_4K_E7000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to			
	the range	range are marked as destined for DRAM.		
	AccessTy	ype: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X8	36::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
58:56	MemTyp	e_4K_E7000: memory type. Read-write. Reset: XXXb.		
	ValidValı	ues:		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		

Sh
Th   Reserved.
Sesting
RdDram_4K_E6000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to trange are marked as destined for DRAM.   AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
RdDram_4K_E6000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to trange are marked as destined for DRAM.   AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  51
the range are marked as destined for DRAM.  AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  50:48
AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.    ValidValues:   Valid   Description
Solid   Soli
Valid Values:   Value   Description
Value   Description
0h UC or uncacheable. 1h WC or write combining. 3h-2h Reserved. 4h WT or write through. 5h WP or write protect. 6h WB or write back. 7h Reserved.  47:45 Reserved.  4r:45 Reserved.  4r:45 Reserved.  4r:45 Reserved.  4r:45 Reserved.  4r:45 Reserved.  4r:46 RdDram_4K_E5000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to trange are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  4r:45 WrDram_4K_E5000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as MMIO. 1=Read accesses to the
1h WC or write combining. 3h-2h Reserved. 4h WT or write through. 5h WP or write protect. 6h WB or write back. 7h Reserved.  47:45 Reserved.  44 RdDram_4K_E5000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to trange are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  43 WrDram_4K_E5000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  42:40 MemType_4K_E5000: memory type. Read-write. Reset: XXXb. ValidValues:  Value Description 0h UC or uncacheable. 1h WC or write combining. 3h-2h Reserved. 4h WT or write through. 5h WP or write protect.
3h-2h   Reserved.   4h   WT or write through.   5h   WP or write protect.   6h   WB or write back.   7h   Reserved.   47:45   Reserved.   48   RdDram_4K_E5000: Read DRAM.   AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.   43   WrDram_4K_E5000: Write DRAM.   0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.   AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.   42:40   MemType_4K_E5000: memory type. Read-write. Reset: XXXb.   ValidValues:   Value   Description
4h WT or write through. 5h WP or write protect. 6h WB or write back. 7h Reserved.  47:45 Reserved.  48 RdDram_4K_E5000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to trange are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  43 WrDram_4K_E5000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  42:40 MemType_4K_E5000: memory type. Read-write. Reset: XXXb. ValidValues:  Value Description 0h UC or uncacheable. 1h WC or write combining. 3h-2h Reserved. 4h WT or write through. 5h WP or write protect.
Sh    WP or write protect.
6h WB or write back. 7h Reserved.  47:45 Reserved.  48 RdDram_4K_E5000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to trange are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  43 WrDram_4K_E5000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  42:40 MemType_4K_E5000: memory type. Read-write. Reset: XXXb.  ValidValues:  Value Description 0h UC or uncacheable. 1h WC or write combining. 3h-2h Reserved. 4h WT or write through. 5h WP or write protect.
7h Reserved. 47:45 Reserved. 47:45 Reserved.  44 RdDram_4K_E5000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to trange are marked as destined for DRAM.  AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  43 WrDram_4K_E5000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.  AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  42:40 MemType_4K_E5000: memory type. Read-write. Reset: XXXb.  ValidValues:  Value Description  0h UC or uncacheable.  1h WC or write combining.  3h-2h Reserved.  4h WT or write through.  5h WP or write protect.
47:45 Reserved.  44 RdDram_4K_E5000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to trange are marked as destined for DRAM.  AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  43 WrDram_4K_E5000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.  AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  42:40 MemType_4K_E5000: memory type. Read-write. Reset: XXXb.  ValidValues:  Value Description  0h UC or uncacheable.  1h WC or write combining.  3h-2h Reserved.  4h WT or write through.  5h WP or write protect.
44 RdDram_4K_E5000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to trange are marked as destined for DRAM.  AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  43 WrDram_4K_E5000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.  AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  42:40 MemType_4K_E5000: memory type. Read-write. Reset: XXXb.  ValidValues:  Value Description  0h UC or uncacheable.  1h WC or write combining.  3h-2h Reserved.  4h WT or write through.  5h WP or write protect.
range are marked as destined for DRAM.  AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  43 WrDram_4K_E5000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.  AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  42:40 MemType_4K_E5000: memory type. Read-write. Reset: XXXb.  ValidValues:  Value Description  0h UC or uncacheable.  1h WC or write combining.  3h-2h Reserved.  4h WT or write through.  5h WP or write protect.
AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  43 WrDram_4K_E5000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.  AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  42:40 MemType_4K_E5000: memory type. Read-write. Reset: XXXb.  ValidValues:  Value Description  0h UC or uncacheable.  1h WC or write combining.  3h-2h Reserved.  4h WT or write through.  5h WP or write protect.
Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  43
43 WrDram_4K_E5000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.  AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  42:40 MemType_4K_E5000: memory type. Read-write. Reset: XXXb.  ValidValues:  Value Description  0h UC or uncacheable.  1h WC or write combining.  3h-2h Reserved.  4h WT or write through.  5h WP or write protect.
the range are marked as destined for DRAM.  AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  42:40  MemType_4K_E5000: memory type. Read-write. Reset: XXXb.  ValidValues:  Value Description  Oh UC or uncacheable.  1h WC or write combining.  3h-2h Reserved.  4h WT or write through.  5h WP or write protect.
AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  42:40
42:40 MemType_4K_E5000: memory type. Read-write. Reset: XXXb.  ValidValues:  Value Description  Oh UC or uncacheable.  1h WC or write combining.  3h-2h Reserved.  4h WT or write through.  5h WP or write protect.
ValidValues:  Value Description  Oh UC or uncacheable.  1h WC or write combining.  3h-2h Reserved.  4h WT or write through.  5h WP or write protect.
Value Description  Oh UC or uncacheable.  1h WC or write combining.  3h-2h Reserved.  4h WT or write through.  5h WP or write protect.
Oh UC or uncacheable.  1h WC or write combining.  3h-2h Reserved.  4h WT or write through.  5h WP or write protect.
1h WC or write combining. 3h-2h Reserved. 4h WT or write through. 5h WP or write protect.
3h-2h Reserved. 4h WT or write through. 5h WP or write protect.
4h WT or write through. 5h WP or write protect.
5h WP or write protect.
7h Reserved.
39:37 Reserved.
RdDram_4K_E4000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.
AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
WrDram_4K_E4000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.
AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:

	C 370	C. M. CYC. CECIM. E. D. M. JE 10 V. E. 10	
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
34:32	MemType_4K_E4000: memory type. Read-write. Reset: XXXb.  ValidValues:		
	Value	Description Technology 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
	Reserved.		
28		<b>_4K_E3000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
_		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
27		<b>_4K_E3000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
_		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
26:24		e_4K_E3000: memory type. Read-write. Reset: XXXb.	
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
	Reserved.		
		<b>_4K_E2000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
_		marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. l		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
19		<b>_4K_E2000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
-		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
18:16		e_4K_E2000: memory type. Read-write. Reset: XXXb.	
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	

15:13	Reserved.			
12	RdDram_4K_E1000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the			
	range are	marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
11		<b>_4K_E1000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
	the range are marked as destined for DRAM.			
		AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
10:8		e_4K_E1000: memory type. Read-write. Reset: XXXb.		
	ValidValu			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
7:5	Reserved.			
4	<b>RdDram_4K_E0000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the			
	range are marked as destined for DRAM. Address range from E0000h to E0FFFh.			
	Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.			
		AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
_	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
3	<b>WrDram_4K_E0000: Write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as MMIO. 1=Write accesses to			
		are marked as destined for DRAM. Address range from E0000h to E0FFFh.		
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
2:0		e_4K_E0000: memory type. Read-write. Reset: XXXb. Address range from E0000h to E0FFFh.		
2.0	ValidValı	<u> </u>		
		Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
	/11	Reserveu.		

# MSR0000\_026D [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_4K\_5)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed

MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an Error-on-write.

\_lthree0\_core[3:0]\_nSIZE4K5; MSR0000\_026D

Bits	Description
63:61	Reserved.
60	<b>RdDram_4K_EF000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to

	the range are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
59	WrDram_4K_EF000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
	the range	are marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
58:56	MemType_4K_EF000: memory type. Read-write. Reset: XXXb.		
	ValidValı	les:	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
55.53	Reserved.		
		<b>_4K_EE000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
32		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
51		<b>_4K_EE000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
$\overline{}$		e_4K_EE000: memory type. Read-write. Reset: XXXb.	
	ValidValı		
		Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
47:45	Reserved.		
		<b>_4K_ED000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
43		<b>_4K_ED000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
•		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
		e_4K_ED000: memory type. Read-write. Reset: XXXb.	
	ValidValı	· · · ·	
	Value	Description	
	0h	UC or uncacheable.	
		. "	

	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
39:37	Reserved		
36	<b>RdDram_4K_EC000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
35		<b>_4K_EC000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
34:32	MemTyp	e_4K_EC000: memory type. Read-write. Reset: XXXb.	
	ValidValı	ies:	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
31.29	Reserved		
28		<b>_4K_EB000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
20		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
27		<b>_4K_EB000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
the range are marked as destined for DRAM.		<u> </u>	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
26:24	MemTyp	e_4K_EB000: memory type. Read-write. Reset: XXXb.	
	ValidValı	ies:	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
23:21	Reserved		
20		<b>_4K_EA000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
20		are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Rese		
Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
	2010210		

19	WrDram	<b>_4K_EA000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
19		are marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
18:16	MemType_4K_EA000: memory type. Read-write. Reset: XXXb.			
10,10	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
15:13	Reserved.			
		<b>_4K_E9000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
		marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X80	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
11	<b>WrDram_4K_E9000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to			
		are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
10:8	MemType_4K_E9000: memory type. Read-write. Reset: XXXb.			
	ValidValu			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
7.5	7h	Reserved.		
	Reserved.			
4		<b>_4K_E8000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
		marked as destined for DRAM. Address range from E8000h to E8FFFh.  6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
3		<b>_4K_E8000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		are marked as destined for DRAM. Address range from E8000h to E8FFFh.		
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X80	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
2:0	MemType_4K_E8000: memory type. Read-write. Reset: XXXb. Address range from E8000h to E8FFFh.			
	ValidValu			
	Value	Description		
	0h 1h	UC or uncacheable. WC or write combining.		

3h-2h	Reserved.
4h	WT or write through.
5h	WP or write protect.
6h	WB or write back.
7h	Reserved.

#### MSR0000\_026E [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_4K\_6)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an Error-on-write.

uetem	innie die destination based on die access type. Writing Reserved Memrype values causes an Error-on-write.			
_lthree0_	hree0_core[3:0]_nSIZE4K6; MSR0000_026E			
Bits	Descripti	Description		
63:61	Reserved	Reserved.		
60	RdDram	RdDram_4K_F7000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
	range are	marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
59	WrDram	<b>_4K_F7000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
	the range	are marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
58:56	MemType_4K_F7000: memory type. Read-write. Reset: XXXb.			
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining		

# 0h UC or uncacheable.1h WC or write combining.3h-2h Reserved.

5h	WP or write protec
6h	WB or write back.

WT or write through.

7h Reserved.

55:53 Reserved.

4h

**RdDram\_4K\_F6000: Read DRAM**. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? X : Fixed,0.

WrDram\_4K\_F6000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? X : Fixed,0.

50:48 **MemType\_4K\_F6000**: **memory type**. Read-write. Reset: XXXb.

#### ValidValues:

	· mar · marco	
Value	Per Description	
0h	UC or uncacheable.	
1h	WC or write combining.	
3h-2h	Reserved.	
4h	WT or write through.	
5h	WP or write protect.	
6h	WB or write back.	

	7h	Reserved.	
17:15	Reserved		
47.45			
44	range are	<b>_4K_F5000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.	
	Core::X8	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
43		<b>_4K_F5000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
42:40	MemType_4K_F5000: memory type. Read-write. Reset: XXXb.		
	ValidValı	ues:	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
39:37	Reserved		
36		<b>_4K_F4000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
35	<b>WrDram_4K_F4000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
34.32	MemType_4K_F4000: memory type. Read-write. Reset: XXXb.		
1.52	ValidValues:		
		Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
31:29			
28	<b>RdDram_4K_F3000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
range are marked as destined for DRAM.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
27		<b>_4K_F3000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
26:24	MemTyp	<b>e_4K_F3000: memory type</b> . Read-write. Reset: XXXb.	

		ies:		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
23:21	Reserved.			
20	RdDram	<b>_4K_F2000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
		marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
19		<b>_4K_F2000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		are marked as destined for DRAM.		
-		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
		e_4K_F2000: memory type. Read-write. Reset: XXXb.		
10.10	ValidValu	U U I		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
15:13	Reserved.			
12		<b>_4K_F1000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.		
-	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
11		<b>_4K_F1000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		S::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
10:8	MemType_4K_F1000: memory type. Read-write. Reset: XXXb.			
	ValidValu	ies:		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
7:5	Reserved.			
		_4K_F0000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		

	range are	range are marked as destined for DRAM. Address range from F0000h to F0FFF.		
	Core::X8	Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
	Core::X8	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
3		<b>WrDram_4K_F0000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		are marked as destined for DRAM. Address range from F0000h to F0FFF.		
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
2:0	MemTyp	e_4K_F0000: memory type. Read-write. Reset: XXXb. Address range from F0000h to F0FFFh.		
	ValidValu	ues:		
	Value	Value Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		

#### MSR0000\_026F [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_4K\_7)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an Error-on-write.

WrDram\_4K\_FF000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? X : Fixed,0.

58:56 **MemType\_4K\_FF000**: **memory type**. Read-write. Reset: XXXb.

#### ValidValues:

Value	Description	
0h	UC or uncacheable.	
1h	WC or write combining.	
3h-2h	Reserved.	
4h	WT or write through.	
5h	WP or write protect.	
6h	WB or write back.	
7h	Reserved.	

#### 55:53 Reserved.

**RdDram\_4K\_FE000**: **Read DRAM**. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:

	C 7/0	C.M. CYC CDCIM, E. D. M. IE 12 V. E. 10
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
51	the range	<b>_4K_FE000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
50:48	MemTyp	e_4K_FE000: memory type. Read-write. Reset: XXXb.
	ValidValı	ies:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
47:45	Reserved.	
		<b>_4K_FD000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to
		are marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
43		<b>_4K_FD000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
42:40 MemType_4K_FD000: memory type. Read-write. Reset: XXXb.		
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
		_
	3h-2h	Reserved.
	4h	WT or write through.
	4h 5h	WT or write through. WP or write protect.
	4h 5h 6h	WT or write through. WP or write protect. WB or write back.
	4h 5h 6h 7h	WT or write through. WP or write protect. WB or write back. Reserved.
	4h 5h 6h 7h Reserved.	WT or write through. WP or write protect. WB or write back. Reserved.
	4h 5h 6h 7h Reserved.	WT or write through. WP or write protect. WB or write back. Reserved.  4K_FC000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to
	4h 5h 6h 7h Reserved. RdDram the range	WT or write through. WP or write protect. WB or write back. Reserved.  _4K_FC000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.
	4h 5h 6h 7h Reserved. RdDram the range AccessTy	WT or write through.  WP or write protect.  WB or write back.  Reserved.
36	4h 5h 6h 7h Reserved. RdDram the range AccessTy Core::X80	WT or write through.  WP or write protect.  WB or write back.  Reserved.  _4K_FC000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
	4h 5h 6h 7h Reserved. RdDram the range AccessTy Core::X80 WrDram	WT or write through.  WP or write protect.  WB or write back.  Reserved.  _4K_FC000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  _4K_FC000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
36	4h 5h 6h 7h Reserved. RdDram the range AccessTy Core::X80 WrDram the range	WT or write through.  WP or write protect.  WB or write back.  Reserved.  _4K_FC000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  _4K_FC000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.
36	4h 5h 6h 7h Reserved. RdDram the range AccessTy Core::X80 WrDram the range AccessTy	WT or write through. WP or write protect. WB or write back. Reserved.
36	4h 5h 6h 7h Reserved. RdDram the range AccessTy Core::X80 WrDram the range AccessTy Core::X80	WT or write through. WP or write protect. WB or write back. Reserved.
36	4h 5h 6h 7h Reserved. RdDram the range AccessTy Core::X80 WrDram the range AccessTy Core::X80 MemTyp	WT or write through. WP or write protect. WB or write back. Reserved.
36	4h 5h 6h 7h Reserved. RdDram the range AccessTy Core::X80 WrDram the range AccessTy Core::X80 MemTyp ValidVali	WT or write through. WP or write protect. WB or write back. Reserved.
36	4h 5h 6h 7h Reserved. RdDram the range AccessTy Core::X80 WrDram the range AccessTy Core::X80 MemTyp ValidValue	WT or write through.  WP or write protect.  WB or write back.  Reserved.  4K_FC000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  _4K_FC000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  pe_4K_FC000: memory type. Read-write. Reset: XXXb.  les:  Description
36	4h 5h 6h 7h Reserved. RdDram the range AccessTy Core::X80 WrDram the range AccessTy Core::X80 MemTyp ValidValue 0h	WT or write through.  WP or write protect.  WB or write back.  Reserved.
36	4h 5h 6h 7h Reserved. RdDram the range AccessTy Core::X80 WrDram the range AccessTy Core::X80 MemTyp ValidValue	WT or write through.  WP or write protect.  WB or write back.  Reserved.  4K_FC000: Read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  _4K_FC000: Write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  pe_4K_FC000: memory type. Read-write. Reset: XXXb.  les:  Description

	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
31:29	Reserved	
28	RdDram the range	<b>_4K_FB000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.
	Core::X8	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
27		<b>_4K_FB000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
26.24		e_4K_FB000: memory type. Read-write. Reset: XXXb.
20.24	ValidValı	
	Value	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
	Reserved	
20		<b>_4K_FA000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
19		<b>_4K_FA000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
13		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
18.16		e_4K_FA000: memory type. Read-write. Reset: XXXb.
10.10	ValidValı	U U I
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
		*
	6h	WB or write back.
	7h	Reserved.
	Reserved	
12		<b>_4K_F9000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
11		<b>_4K_F9000</b> : <b>Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
	the range	are marked as destined for DRAM.

	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
10:8	MemType_4K_F9000: memory type. Read-write. Reset: XXXb.		
	ValidValı		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
7:5	Reserved.		
4		<b>_4K_F8000</b> : <b>Read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
		marked as destined for DRAM. Address range from F8000h to F8FFFh.	
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
2		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
3		<b>_4K_F8000: Write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM. Address range from F8000h to F8FFFh.	
	Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks Reads of the stored value.  AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
2:0		<b>e_4K_F8000</b> : <b>memory type</b> . Read-write. Reset: XXXb. Address range from F8000h to F8FFFh.	
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	

# MSR0000\_0277 [Page Attribute Table] (Core::X86::Msr::PAT)

This re	This register specifies the memory type based on the PAT, PCD, and PWT bits in the virtual address page tables.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]; MSR0000_0277		
Bits	Descripti	on	
63:59	Reserved.		
58:56	PA7Mem	<b>A7MemType</b> . Read-write. Reset: 0h. Default UC. MemType for {PAT, PCD, PWT} = 7h.	
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
55:51	Reserved.		

	ValidVal	<b>Type</b> . Read-write. Reset: 7h. Default UC. MemType for {PAT, PCD, PWT} = 6h. <b>ues</b> :
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
7:43	Reserved	<u>.</u>
		nType. Read-write. Reset: 4h. Default WT. MemType for {PAT, PCD, PWT} = 5h.
10	ValidVal	
		Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
0.25		
	Reserved	
4:32		<b>Type</b> . Read-write. Reset: 6h. Default WB. MemType for {PAT, PCD, PWT} = 4h.
	ValidVal	
		Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
1:27	Reserved	
6:24	PA3Men	Type. Read-write. Reset: 0h. Default UC. MemType for {PAT, PCD, PWT} = 3h.
	ValidVal	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
		WP or write protect.
	5h	WI OF WITE PROCEES
		•
	6h	WB or write back.
3∙10	6h 7h	WB or write back. Reserved.
	6h 7h Reserved	WB or write back. Reserved.
	6h 7h Reserved <b>PA2Men</b>	WB or write back. Reserved.  Type. Read-write. Reset: 7h. Default UC. MemType for {PAT, PCD, PWT} = 2h.
	6h 7h Reserved	WB or write back. Reserved.  Type. Read-write. Reset: 7h. Default UC. MemType for {PAT, PCD, PWT} = 2h.

	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
15:11	Reserved.	
10:8	8 <b>PA1MemType</b> . Read-write. Reset: 4h. Default WT. MemType for {PAT, PCD, PWT} = 1h.	
	ValidValu	ues:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
7:3	Reserved.	
2:0	<b>PA0MemType</b> . Read-write. Reset: 6h. MemType for {PAT, PCD, PWT} = 0h.	
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.

# MSR0000\_02FF [MTRR Default Memory Type] (Core::X86::Msr::MTRRdefType)

Wiskoud_02FF [WITKK Delaut Memory Type] (CoreXooWishWITKKderType)			
See Core::X86::Msr::MtrrVarBase for general MTRR information.			
_lthree0_core[3:0]; MSR0000_02FF			
Bits	Description		
63:12	Reserved.		
11	MtrrDefTypeEn: variable and fixed MTRR enable. Read-write. Reset: 0. 0=Fixed and variable MTRRs are not		
	enabled. 1=Core::X86::Msr::MtrrVarBase, and Core::X86::Msr::MtrrFix_64K through		
	Core::X86::Msr::MtrrFix_4K_7 are enabled.		
10	MtrrDefTypeFixEn: fixed MTRR enable. Read-write. Reset: 0. 0=Core::X86::Msr::MtrrFix_64K through		
	Core::X86::Msr::MtrrFix_4K_7 are not enabled. 1=Core::X86::Msr::MtrrFix_64K through		
	Core::X86::Msr::MtrrFix_4K_7 are enabled. This field is ignored (and the fixed MTRRs are not enabled) if		
	Core::X86::Msr::MTRRdefType[MtrrDefTypeEn] == 0.		
9:8	Reserved.		
7:0	MemType: memory type. Read-write. Reset: 00h.		
	<b>Description</b> : If MtrrDefTypeEn == 1 then MemType specifies the memory type for memory space that is not		
	specified by either the fixed or variable range MTRRs. If MtrrDefTypeEn == 0 then the default memory type for		
	all of memory is UC.		
	Valid encodings are {00000b, Core::X86::Msr::MtrrFix_64K through Core::X86::Msr::MtrrFix_4K_7[2:0]}.		
	Other write values cause a GP(0).		

# MSR0000\_0802 [APIC ID] (Core::X86::Msr::APIC\_ID)

_lthree0	_lthree0_core[3:0]_thread[1:0]; MSR0000_0802		
Bits	Bits Description		
63:32	Reserved.		
31:0	ApicId[31:0]: APIC ID[31:0]. Reset: XXXX_XXXXh. Local x2APIC ID register.		
	AccessType: X2APICEN ? Read-only,Error-on-write : Error-on-read,Error-on-write.		

## MSR0000\_0803 [APIC Version] (Core::X86::Msr::ApicVersion)

misition [mile version] (core			
_lthree0_	_lthree0_core[3:0]_thread[1:0]; MSR0000_0803		
Bits	Description		
63:32	Reserved.		
31	<b>ExtApicSpace</b> : <b>extended APIC register space present</b> . Reset: 1. 1=Indicates the presence of extended APIC		
	register space starting at Core::X86::Msr::ExtendedApicFeature.		
	AccessType: X2APICEN? Read-only, Error-on-write: Error-on-read, Error-on-write.		
30:25 Reserved.			
24	24 <b>DirectedEoiSupport</b> : <b>directed EOI support</b> . Reset: 0. 0=Directed EOI capability not supported. 1=Directed		
	EOI capability supported.		
	AccessType: X2APICEN? Read-only, Error-on-write: Error-on-read, Error-on-write.		
23:16	<b>MaxLvtEntry</b> . Reset: XXh. Specifies the number of entries in the local vector table minus one.		
	AccessType: X2APICEN? Read-only, Error-on-write: Error-on-read, Error-on-write.		
15:8	Reserved.		
7:0	<b>Version</b> . Reset: 10h. Indicates the version number of this APIC implementation.		
	AccessType: X2APICEN ? Read-only,Error-on-write : Error-on-read,Error-on-write.		

# MSR0000\_0808 [Task Priority] (Core::X86::Msr::TPR)

_lthree0	_lthree0_core[3:0]_thread[1:0]; MSR0000_0808		
Bits	S Description		
63:8 Reserved.			
7:0	<b>Priority</b> . Reset: 00h. This field is assigned by software to set a threshold priority at which the core is interrupted		
	AccessType: X2APICEN ? Read-write, Volatile : Error-on-read, Error-on-write.		

# MSR0000\_0809 [Arbitration Priority] (Core::X86::Msr::ArbitrationPriority)

Reset: 0000_0000_0000_0000h.		
_lthree0_core[3:0]_thread[1:0]; MSR0000_0809		
Bits	Bits Description	
63:8	Reserved.	
7:0	<b>Priority</b> . Reset: 00h. Indicates the current priority for a pending interrupt, or a task or interrupt being serviced by	
	the core. The priority is used to arbitrate between cores to determine which accepts a lowest-priority interrupt	
	request.	
	AccessType: X2APICEN? Read-only, Error-on-write, Volatile: Error-on-read, Error-on-write.	

# MSR0000\_080A [Processor Priority] (Core::X86::Msr::ProcessorPriority)

Reset:	0000_0000_0000_0000h.	
_lthree0_	_core[3:0]_thread[1:0]; MSR0000_080A	
Bits	Bits Description	
63:8	Reserved.	
	<b>Priority</b> . Reset: 00h. Indicates the core's current priority servicing a task or interrupt, and is used to determine if	
	any pending interrupts should be serviced. It is the higher value of the task priority value and the current highest	
	in-service interrupt.	
	AccessType: X2APICEN? Read-only, Error-on-write, Volatile: Error-on-read, Error-on-write.	

# MSR0000\_080B [End Of Interrupt] (Core::X86::Msr::EOI)

Reset: 0000\_0000\_0000\_0000h.

_lthree0	ree0_core[3:0]_thread[1:0]; MSR0000_080B	
Bits	Bits Description	
63:0 <b>EOI.</b> Reset: 0000_0000_0000_0000h. A write zero to this field indicates the end of interrupt processing the		
	currently in service interrupt.	
	AccessType: X2APICEN? Write-0-only,Error-on-read,Error-on-write-1: Error-on-read,Error-on-write.	

# MSR0000\_080D [Logical Destination Register] (Core::X86::Msr::LDR)

MSR0000_080D [Logical Destination Register] (Core::X86::Msr::LDR)			
	Reset: 0000_0000_00000_0000h.		
	_lthree0_core[3:0]_thread[1:0]; MSR0000_080D		
	Descripti		
	Reserved		
31:16		<b>Destination</b> . Reset: 0000h. Specifies cluster's destination identification.	
		pe: X2APICEN ? Read-only : Error-on-read,Error-on-write.	
15:0	<b>LogicalDestination</b> . Reset: 0000h. Specifies one of up to sixteen x2APICs within the cluster specified by		
		estination.	
		rpe: X2APICEN ? Read-only : Error-on-read,Error-on-write.	
	ValidVal		
	Bit	Description	
	[0]	x2APIC 0	
	[1]	x2APIC 1	
	[2]	x2APIC 2	
	[3]	x2APIC 3	
	[4]	x2APIC 4	
	[5]	x2APIC 5	
	[6]	x2APIC 6	
	[7]	x2APIC 7	
	[8]	x2APIC 8	
	[9]	x2APIC 9	
	[10]	x2APIC 10	
	[11]	x2APIC 11	
	[12]	x2APIC 12	
	[13]	x2APIC 13	
	[14]	x2APIC 14	
	[15]	x2APIC 15	

## MSR0000\_080F [Spurious Interrupt Vector] (Core::X86::Msr::SVR)

_lthree0_	_lthree0_core[3:0]_thread[1:0]; MSR0000_080F			
Bits	Description			
63:10	Reserved.			
9	<b>FocusDisable</b> . Reset: 0. 1=Disable focus core checking during lowest-priority arbitrated interrupts.			
	AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.			
8	<b>APICSWEn: APIC software enable</b> . Reset: 0. All LVT entry mask bits are set and cannot be cleared.			
	AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.			
7:0	<b>Vector</b> . Reset: FFh. The vector that is sent to the core in the event of a spurious interrupt.			
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.			

## MSR0000 081[0...7] [In Service Register] (Core::X86::Msr::ISR)

112110100 - 101 (11 of the 11 de 11
Reset: 0000_0000_0000_0000h.
Interrupt In Service status bits [255:0] accessible through 8 ISR registers.
_tthree0_core[3:0]_thread[1:0]_nISR0_aliasMSR; MSR0000_0810
_lthree0_core[3:0]_thread[1:0]_nISR1_aliasMSR; MSR0000_0811

_lthree0	_core[3:0]_thread[1:0]_nISR2_aliasMSR; MSR0000_0812
_lthree0	_core[3:0]_thread[1:0]_nISR3_aliasMSR; MSR0000_0813
_lthree0	_core[3:0]_thread[1:0]_nISR4_aliasMSR; MSR0000_0814
_lthree0_core[3:0]_thread[1:0]_nISR5_aliasMSR; MSR0000_0815	
_lthree0_core[3:0]_thread[1:0]_nISR6_aliasMSR; MSR0000_0816	
_lthree0	_core[3:0]_thread[1:0]_nISR7_aliasMSR;
Bits	Description
63:32	Reserved.
31:0	<b>InServiceBits</b> . Reset: 0000_0000h. These bits are set when the corresponding interrupt is being serviced by the
	core.
	AccessType: X2APICEN? Read-only, Error-on-write, Volatile: Error-on-read, Error-on-write.

## MSR0000\_081[8...F] [Trigger Mode Register] (Core::X86::Msr::TMR)

11101100	M3K0000_001[0F] [111gget M0de Register] (C01eX00M3fTMK)		
Reset: 0	Reset: 0000_0000_0000_0000h.		
Trigger Mode status bits [255:0] accessible through 8 TMR registers.			
_lthree0_co	ore[3:0]_thre	ead[1:0]_nTMR0_aliasMSR; MSR0000_0818	
_lthree0_co	ore[3:0]_thre	ead[1:0]_nTMR1_aliasMSR; MSR0000_0819	
_lthree0_co	ore[3:0]_thre	ead[1:0]_nTMR2_aliasMSR; MSR0000_081A	
_lthree0_co	ore[3:0]_thre	ead[1:0]_nTMR3_aliasMSR; MSR0000_081B	
_lthree0_c	ore[3:0]_thre	ead[1:0]_nTMR4_aliasMSR; MSR0000_081C	
_lthree0_c	ore[3:0]_thre	ead[1:0]_nTMR5_aliasMSR; MSR0000_081D	
_lthree0_c	ore[3:0]_thre	ead[1:0]_nTMR6_aliasMSR; MSR0000_081E	
_lthree0_c	ore[3:0]_thre	ead[1:0]_nTMR7_aliasMSR; MSR0000_081F	
Bits I	Bits Description		
63:32 F	Reserved.		
31:0	<b>Frigger</b> M	<b>IodeBits</b> . Reset: 0000_0000h. The corresponding trigger mode bit is updated when an interrupt is	
a	accepted.	. 0 00 .	
I A	AccessType: X2APICEN ? Read-only,Error-on-write,Volatile : Error-on-read,Error-on-write.		
7	ValidValues:		
	Value	Description	
	0	Edge-triggered interrupt	
	1	Level-triggered interrupt	

# MSR0000\_082[0...7] [Interrupt Request Register] (Core::X86::Msr::IRR)

Reset: 0000_0000_0000_0000h.		
Interrupt Request status bits [255:0] accessible through 8 IRR registers.		
_lthree0_core[3:0]_thread[1:0]_nIRR0_aliasMSR; MSR0000_0820		
_lthree0_core[3:0]_thread[1:0]_nIRR1_aliasMSR; MSR0000_0821		
_lthree0_core[3:0]_thread[1:0]_nIRR2_aliasMSR; MSR0000_0822		
_lthree0_core[3:0]_thread[1:0]_nIRR3_aliasMSR; MSR0000_0823		
_lthree0_core[3:0]_thread[1:0]_nIRR4_aliasMSR; MSR0000_0824		
_lthree0_core[3:0]_thread[1:0]_nIRR5_aliasMSR; MSR0000_0825		
_lthree0_core[3:0]_thread[1:0]_nIRR6_aliasMSR; MSR0000_0826		
_lthree0_core[3:0]_thread[1:0]_nIRR7_aliasMSR; MSR0000_0827		
Bits Description		
63:32 Reserved.		
31:0 <b>RequestBits</b> . Reset: 0000_0000h. The corresponding request bit is set when the an interrupt is accepted by the		
x2APIC.		
AccessType: X2APICEN? Read-only,Error-on-write,Volatile: Error-on-read,Error-on-write.		

# MSR0000\_0828 [Error Status Register] (Core::X86::Msr::ESR)

Reset: 0000_0000_0000_0000h.		
_lthree0	_core[3:0]_thread[1:0]; MSR0000_0828	
Bits	Description	

7	<b>IllegalRegAddr</b> : <b>illegal register address</b> . Reset: 0. This bit indicates that an access to a nonexistent register
	location within this APIC was attempted. Can only be set in xAPIC mode.
	AccessType: X2APICEN? Read, Write-0-only, Error-on-write-1, Volatile: Error-on-read, Error-on-write.
6	<b>RcvdIllegalVector</b> : <b>received illegal vector</b> . Reset: 0. This bit indicates that this APIC has received a message
	with an illegal vector (00h to 0Fh for fixed and lowest priority interrupts).
	AccessType: X2APICEN? Read, Write-0-only, Error-on-write-1, Volatile: Error-on-read, Error-on-write.
5	<b>SentIllegalVector</b> . Reset: 0. This bit indicates that this x2APIC attempted to send a message with an illegal
	vector (00h to 0Fh for fixed and lowest priority interrupts).
	AccessType: X2APICEN? Read, Write-0-only, Error-on-write-1, Volatile: Error-on-read, Error-on-write.
4	Reserved.
3	<b>RcvAcceptError</b> : <b>receive accept error</b> . Reset: 0. This bit indicates that a message received by this APIC was not
	accepted by this or any other x2APIC.
	AccessType: X2APICEN? Read, Write-0-only, Error-on-write-1, Volatile: Error-on-read, Error-on-write.
2	<b>SendAcceptError</b> . Reset: 0. This bit indicates that a message sent by this APIC was not accepted by any
	x2APIC.
	AccessType: X2APICEN? Read, Write-0-only, Error-on-write-1, Volatile: Error-on-read, Error-on-write.
1:0	Reserved.

MSR0000 0830 [Interrupt Command] (Core::X86::Msr::InterruptCommand)

WISKU	000_0830	[Interrupt Command] (Core::X86::Msr::InterruptCommand)	
		0_000_0000h.	
	_lthree0_core[3:0]_thread[1:0]; MSR0000_0830		
Bits	Descripti	on	
63:32		onField. Reset: 0000_0000h. The destination encoding used when	
		6::Msr::InterruptCommand[DestShrthnd] == 00b.	
		pe: X2APICEN ? Read-write : Error-on-read,Error-on-write.	
	Reserved.		
19:18		<b>hnd</b> : <b>destination shorthand</b> . Reset: 0h. Provides a quick way to specify a destination for a message. If	
		ing self or all excluding self is used, then destination mode is ignored and physical is automatically used.	
		pe: X2APICEN ? Read-write : Error-on-read,Error-on-write.	
	ValidValu		
	Value	Description	
	0h	No shorthand (Destination field).	
	1h	Self.	
	2h	All including self.	
	3h	All excluding self. (This sends a message with a destination encoding of all 1s, so if lowest priority is	
		used the message could end up being reflected back to this APIC.)	
17:16	Reserved.		
15	TM: trigg	ger mode. Reset: 0. 0=Edge triggered. 1=Level triggered. Indicates how this interrupt is triggered.	
	AccessTy	pe: X2APICEN ? Read-write : Error-on-read,Error-on-write.	
14	Level. Re	set: 0. 0=Deasserted. 1=Asserted.	
	AccessTy	pe: X2APICEN ? Read-write : Error-on-read,Error-on-write.	
13:12	Reserved.		
11	DM: dest	ination mode. Reset: 0. 0=Physical. 1=Logical.	
	AccessTy	pe: X2APICEN ? Read-write : Error-on-read,Error-on-write.	
10:8	MsgType	Reset: 0h. The message types are encoded as follows:	
	AccessTy	pe: X2APICEN ? Read-write : Error-on-read,Error-on-write.	
	ValidValu	ies:	
	Value	Description	
	0h	Fixed	
	1h	Lowest Priority.	
		·	

	2h	SMI
	3h	Reserved.
	4h	NMI
	5h	INIT
	6h	Startup
	7h	External interrupt.
7:0	Vector. R	eset: 00h. The vector that is sent for this interrupt source.
	AccessTy	pe: X2APICEN ? Read-write : Error-on-read,Error-on-write.

# MSR0000\_0832 [LVT Timer] (Core::X86::Msr::TimerLvtEntry)

1120210	MIDITOVVO_VODE [EVI TIME] (GOTE:://doi://iditable/telitery)		
Reset:	Reset: 0000_0000_0001_0000h.		
_lthree0_core[3:0]_thread[1:0]; MSR0000_0832			
Bits	Description		
63:18	Reserved.		
17	<b>Mode</b> . Reset: 0. 0=One-shot. 1=Periodic.		
	AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.		
16	Mask. Reset: 1. 0=Not masked. 1=Masked.		
	AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.		
15:13	Reserved.		
12	<b>DS</b> : <b>interrupt delivery status</b> . Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt has not yet been		
	accepted by the core.)		
	AccessType: X2APICEN? Read-only, Volatile: Error-on-read, Error-on-write.		
11:8	Reserved.		
7:0	<b>Vector</b> . Reset: 00h. Interrupt vector number.		
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.		

# MSR0000\_0833 [LVT Thermal Sensor] (Core::X86::Msr::ThermalLvtEntry)

Reset: 0000_0000_0001_0000h.			
_lthree0_	_lthree0_core[3:0]_thread[1:0]; MSR0000_0833		
Bits	Description		
63:17	Reserved.		
16	Mask. Reset: 1. 0=Not masked. 1=Masked.		
	AccessType: X2APICEN ? Read-write : Error-on-read, Error-on-write.		
15:13	Reserved.		
12	<b>DS</b> : <b>interrupt delivery status</b> . Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt has not yet been		
	accepted by the core.)		
	AccessType: X2APICEN? Read-only, Volatile: Error-on-read, Error-on-write.		
11	Reserved.		
10:8	<b>MsgType</b> : <b>message type</b> . Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].		
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.		
7:0	<b>Vector</b> . Reset: 00h. Interrupt vector number.		
	AccessType: X2APICEN ? Read-write : Error-on-read, Error-on-write.		

## MSR0000\_0834 [LVT Performance Monitor] (Core::X86::Msr::PerformanceCounterLvtEntry)

Reset: 0000\_0000\_0001\_0000h.

Interrupts for this local vector table are caused by overflows of:

- Core::X86::Msr::PERF\_LEGACY\_CTL(Performance Event Select [3:0]).
- Core::X86::Msr::PERF\_CTL(Performance Event Select [5:0]).

lthree0\_core[3:0]\_thread[1:0]; MSR0000\_0834

Bits	Description
63:17	Reserved.
16	Mask. Reset: 1. 0=Not masked. 1=Masked.
	AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.
15:13	Reserved.
12	<b>DS</b> : <b>interrupt delivery status</b> . Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt has not yet been
	accepted by the core.)
	AccessType: X2APICEN? Read-only, Volatile: Error-on-read, Error-on-write.
11	Reserved.
10:8	<b>MsgType</b> : <b>message type</b> . Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.
7:0	<b>Vector</b> . Reset: 00h. Interrupt vector number.
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.

# MSR0000\_083[5...6] [LVT LINT[1:0]] (Core::X86::Msr::LVTLINT)

	· · · · · · · · · · · · · · · · · · ·	
Reset: 0000_0000_0001_0000h.		
_lthree0_	_core[3:0]_thread[1:0]_nLVTLINT0_aliasMSR; MSR0000_0835	
_lthree0_	_core[3:0]_thread[1:0]_nLVTLINT1_aliasMSR; MSR0000_0836	
Bits	Description	
63:17	Reserved.	
16	Mask. Reset: 1. 0=Not masked. 1=Masked.	
	AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.	
15	<b>TM</b> : <b>trigger mode</b> . Reset: 0. 0=Edge. 1=Level.	
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.	
14	<b>RmtIRR</b> . Reset: 0. If trigger mode is level, remote Core::X86::Msr::IRR is set when the interrupt has begun	
	service. Remote Core::X86::Msr::IRR is cleared when the end of interrupt has occurred.	
	AccessType: X2APICEN? Read-only, Volatile: Error-on-read, Error-on-write.	
13	Reserved.	
12	<b>DS</b> : <b>interrupt delivery status</b> . Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt has not yet been	
	accepted by the core.)	
	AccessType: X2APICEN? Read-only, Volatile: Error-on-read, Error-on-write.	
11	Reserved.	
10:8	MsgType: message type. Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].	
	AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.	
7:0	<b>Vector</b> . Reset: 00h. Interrupt vector number.	
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.	

# MSR0000\_0837 [LVT Error] (Core::X86::Msr::ErrorLvtEntry)

Reset:	Reset: 0000_0000_0001_0000h.		
_lthree0_	_core[3:0]_thread[1:0]; MSR0000_0837		
Bits	Description		
63:17	Reserved.		
16	Mask. Reset: 1. 0=Not masked. 1=Masked.		
	AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.		
15:13	Reserved.		
12	<b>DS</b> : <b>interrupt delivery status</b> . Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt has not yet been		
	accepted by the core.)		
	AccessType: X2APICEN? Read-only, Volatile: Error-on-read, Error-on-write.		
11	Reserved.		
10:8	<b>MsgType</b> : <b>message type</b> . Reset: 0h. See 2.1.11.2.1.14 [Generalized Local Vector Table].		

AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.		AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.
I	7:0	<b>Vector</b> . Reset: 00h. Interrupt vector number.
		AccessType: X2APICEN ? Read-write : Error-on-read, Error-on-write.

# MSR0000\_0838 [Timer Initial Count] (Core::X86::Msr::TimerInitialCount)

Reset: 0000_0000_0000_0000h.			
_lthree0_	_lthree0_core[3:0]_thread[1:0]; MSR0000_0838		
Bits	ts Description		
63:32	Reserved.		
31:0	<b>Count</b> . Reset: 0000_0000h. The value copied into the current count register when the timer is loaded or reloaded.		
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.		

## MSR0000\_0839 [Timer Current Count] (Core::X86::Msr::TimerCurrentCount)

Reset: 0000_0000_0000_0000h.			
_lthree0_	_lthree0_core[3:0]_thread[1:0]; MSR0000_0839		
Bits	Description		
63:32	Reserved.		
31:0	<b>Count</b> . Reset: 0000_0000h. The current value of the counter.		
	AccessType: X2APICEN ? Read-only, Volatile : Error-on-read, Error-on-write.		

## MSR0000\_083E [Timer Divide Configuration] (Core::X86::Msr::TimerDivideConfiguration)

Reset: 0000_0000_0000_0000h.				
_lthree0_	_lthree0_core[3:0]_thread[1:0]; MSR0000_083E			
Bits	Description Description			
63:4	Reserved	•		
3:0	Div[3:0]. Reset: 0h. Div[2] is unused.			
	AccessTy	pe: X2APICEN ? Read-write : Error-on-read,Error-on-write.		
	ValidValues:			
	Value	Description		
	0h	Divide by 2.		
	1h	Divide by 4.		
	2h	Divide by 8.		
	3h	Divide by 16.		
	7h-4h	Reserved.		
	8h	Divide by 32.		
	9h	Divide by 64.		
	Ah	Divide by 128.		
	Bh	Divide by 1.		
	Fh-Ch	Reserved.		

# MSR0000\_083F [Self IPI] (Core::X86::Msr::SelfIPI)

Reset: 0000\_0000\_0000\_0000h.

The self IPI register provides a perforamnce optimized path for sending self IPI's. A self IPI is semantically identical to an inter-processor interrupt sent via the ICR, with a Destination Shorthand of Self, Trigger Mode equal to Edge, and a Delivery Mode equal to Fixed.

_lthree0_co	re[3:0]_	thread[1:0];	MSR0000_	_083F
-------------	----------	--------------	----------	-------

Bits	Description	
63:8	Reserved.	
7:0	<b>Vector</b> . Reset: 00h. Interrupt vector number.	
	AccessType: X2APICEN? Write-only, Error-on-read: Error-on-read, Error-on-write.	

MSR0	MSR0000_0840 [Extended APIC Feature] (Core::X86::Msr::ExtendedApicFeature)	
Reset:	Reset: 0000_0000_0004_0007h.	
_lthree0_	_core[3:0]_thread[1:0]; MSR0000_0840	
Bits	Description	
63:24	Reserved.	
23:16	<b>ExtLvtCount</b> : <b>extended local vector table count</b> . Reset: 04h. This specifies the number of extended LVT	
	registers (Core::X86::Msr::ExtendedInterruptLvtEntries) in the local APIC.	
	AccessType: X2APICEN? Read-only, Error-on-write: Error-on-read, Error-on-write.	
15:3	Reserved.	
2	<b>ExtApicIdCap: extended APIC ID capable</b> . Reset: 1. 1=The processor is capable of supporting an 8-bit APIC	
	ID, as controlled by Core::X86::Msr::ExtendedApicControl[ExtApicIdEn].	
	AccessType: X2APICEN? Read-only, Error-on-write: Error-on-read, Error-on-write.	
1	<b>SeoiCap</b> : <b>specific end of interrupt capable</b> . Reset: 1. 1=The Core::X86::Msr::SpecificEndOfInterrupt is present.	
	AccessType: X2APICEN? Read-only, Error-on-write: Error-on-read, Error-on-write.	
0	<b>IerCap: interrupt enable register capable</b> . Reset: 1. This bit indicates that the	
	Core::X86::Msr::InterruptEnable0 - 7 are present. See 2.1.11.2.1.8 [Interrupt Masking].	
	AccessType: X2APICEN? Read-only, Error-on-write: Error-on-read, Error-on-write.	

# MSR0000\_0841 [Extended APIC Control] (Core::X86::Msr::ExtendedApicControl)

Reset:	Reset: 0000_0000_0000_0000h.	
_lthree0	_lthree0_core[3:0]_thread[1:0]; MSR0000_0841	
Bits	Description	
63:3	Reserved.	
2	ExtApicIdEn: extended APIC ID enable. Reset: 0. 1=Enable 8-bit APIC ID;	
	Core::X86::Msr::APIC_ID[ApicId[31:0]] supports an 8-bit value; an interrupt broadcast in physical destination	
	mode requires that the IntDest[7:0] = 1111_1111b (instead of XXXX_1111b); a match in physical destination	
	mode occurs when $(IntDest[7:0] == ApicId[7:0])$ instead of $(IntDest[3:0] == ApicId[3:0])$ .	
	AccessType: X2APICEN ? Read-write : Error-on-read, Error-on-write.	
1	<b>SeoiEn</b> . Reset: 0. 1=Enable SEOI generation when a write to Core::X86::Msr::SpecificEndOfInterrupt is	
	received.	
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.	
0	IerEn. Reset: 0. 1=Enable writes to the interrupt enable registers.	
	AccessType: X2APICEN ? Read-write : Error-on-read, Error-on-write.	

# MSR0000\_0842 [Specific End Of Interrupt] (Core::X86::Msr::SpecificEndOfInterrupt)

Reset:	Reset: 0000_0000_0000_0000h.	
_lthree0_	_core[3:0]_thread[1:0]; MSR0000_0842	
Bits	Description	
63:8	Reserved.	
7:0	<b>EoiVec: end of interrupt vector</b> . Reset: 00h. A write to this field causes an end of interrupt cycle to be performed	
	for the vector specified in this field. The behavior is undefined if no interrupt is pending for the specified interrupt	
	vector.	
	AccessType: X2APICEN ? Read-write : Error-on-read, Error-on-write.	

# MSR0000\_0848 [Interrupt Enable 0] (Core::X86::Msr::InterruptEnable0)

Reset: 0000_0000_FFFF_0000h.		
_lthree0_	_lthree0_core[3:0]_thread[1:0]_n0_aliasMSR; MSR0000_0848	
Bits	Description	
63:32	Reserved.	
31:16	<b>InterruptEnableBits</b> . Reset: FFFFh. The interrupt enable bits can be used to enable each of the 256 interrupts.	

	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.
15:0	Reserved.

# MSR0000\_084[9...F] [Interrupt Enable 7..1] (Core::X86::Msr::InterruptEnable71)

Moreovo_oo-[omi ] [interrupt Endote /mi] (Corexoomorinterrupt Endote / i)	
Reset: 0000_0000_FFFF_FFFFh.	
_lthree0_core[3:0]_thread[1:0]_n1_aliasMSR; MSR0000_0849	
_tthree0_core[3:0]_thread[1:0]_n2_aliasMSR; MSR0000_084A	
_lthree0_core[3:0]_thread[1:0]_n3_aliasMSR; MSR0000_084B	
_lthree0_core[3:0]_thread[1:0]_n4_aliasMSR; MSR0000_084C	
_lthree0_core[3:0]_thread[1:0]_n5_aliasMSR; MSR0000_084D	
_lthree0_core[3:0]_thread[1:0]_n6_aliasMSR; MSR0000_084E	
_lthree0_core[3:0]_thread[1:0]_n7_aliasMSR; MSR0000_084F	
Bits Description	
63:32 Reserved.	
31:0 <b>InterruptEnableBits</b> . Reset: FFFF_FFFFh. The interrupt enable bits can be used to enable each of the 256	
interrupts.	
AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.	

# MSR0000\_085[0...3] [Extended Interrupt Local Vector Table] (Core::X86::Msr::ExtendedInterruptLvtEntries)

Reset:	0000_0000_0001_0000h.
_lthree0_core[3:0]_thread[1:0]_n0_aliasMSR; MSR0000_0850	
_lthree0	_core[3:0]_thread[1:0]_n1_aliasMSR; MSR0000_0851
_lthree0	_core[3:0]_thread[1:0]_n2_aliasMSR; MSR0000_0852
_lthree0	_core[3:0]_thread[1:0]_n3_aliasMSR; MSR0000_0853
Bits	Description
63:17	Reserved.
16	Mask. Reset: 1. 0=Not masked. 1=Masked.
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.
15:13	Reserved.
12	<b>DS</b> : <b>interrupt delivery status</b> . Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt has not yet been
	accepted by the core.)
	AccessType: X2APICEN ? Read-write, Volatile : Error-on-read, Error-on-write.
11	Reserved.
10:8	<b>MsgType</b> : message type. Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.
7:0	<b>Vector</b> . Reset: 00h. Interrupt vector number.
	AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.

# MSR0000\_0C81 [L3 QoS Configuration] (Core::X86::Msr::L3QosCfg1)

_lthree0;	_lthree0; MSR0000_0C81	
Bits	Description	
63:1	Reserved.	
0	CDP: CDP enable. Read-write. Reset: 0.	

# MSR0000\_0C8D [Monitoring Event Select] (Core::X86::Msr::QM\_EVTSEL)

_lthree0;	_lthree0; MSR0000_0C8D	
Bits	Description	
63:40	Reserved.	
39:32	RMID: Resource Monitoring Identifier. Read-write. Reset: 00h.	
31:8	Reserved.	
7:0	EventId: Monitored Event ID. Read-write. Reset: 00h.	

MSR0000_0C8E [QOS L3 Counter] (Core::X86::Msr::QM_CTR)		
Read,I	Read,Error-on-write. Reset: 0000_0000_0000_0000h.	
_lthree0;	_lthree0; MSR0000_0C8E	
Bits	Description	
63	<b>Error</b> . Read,Error-on-write. Reset: 0. Unsupported RMID or event type was written to	
	Core::X86::Msr::QM_EVTSEL.	
62	<b>Unavailable</b> . Read, Error-on-write. Reset: 0. Data for this RMID is not available or not monitored for this	
	resource or RMID.	
61:0	RmData: Resource Monitored Data. Read, Error-on-write. Reset: 0000_0000_0000_0000h.	

MSR0000_0C9[0F] [L3 QOS Allocation Mask] (Core::X86::Msr::L3QosAllocMask)	
_lthree0_n0; MSR0000_0C90	
_lthree0_n1; MSR0000_0C91	
_lthree0_n2; MSR0000_0C92	
_lthree0_n3; MSR0000_0C93	
_lthree0_n4; MSR0000_0C94	
_lthree0_n5; MSR0000_0C95	
_lthree0_n6; MSR0000_0C96	
_lthree0_n7; MSR0000_0C97	
_lthree0_n8; MSR0000_0C98	
_lthree0_n9; MSR0000_0C99	
_lthree0_n10; MSR0000_0C9A	
_lthree0_n11; MSR0000_0C9B	
_lthree0_n12; MSR0000_0C9C	
_lthree0_n13; MSR0000_0C9D	
_lthree0_n14; MSR0000_0C9E	
_lthree0_n15; MSR0000_0C9F	
Bits Description	
63:16 Reserved.	
15:0 <b>WayMask</b> : <b>L3 way mask used for allocation control</b> . Read-write. Reset: FFFFh.	

# 2.1.13.2 MSRs - MSRC000\_0xxx

See 1.4.3 [Register Mnemonics] for a description of the register naming convention. MSRs are accessed through x86 WRMSR and RDMSR instructions.

MSRC000_0080 [Extended Feature Enable] (Core::X86::Msr::EFER)		
SKINI	SKINIT Execution: 0000_0000_0000_0000h.	
_lthree0_	_core[3:0]_thread[1:0]; MSRC000_0080	
Bits	Description	
63:19	Reserved.	
18	IntWbinvdEn. Read-write. Reset: 0. Interruptible WBINVD, WBNOINVD, enable.	
17:16	Reserved.	
15	<b>TCE</b> : <b>translation cache extension enable</b> . Read-write. Reset: 0. 1=Translation cache extension is enabled. PDC	
	entries related to the linear address of the INVLPG instruction are invalidated. If <value> == 0 all PDC entries</value>	
	are invalidated by the INVLPG instruction.	
14	<b>FFXSE</b> : <b>fast FXSAVE/FRSTOR enable</b> . Read-write. Reset: 0. 1=Enables the fast FXSAVE/FRSTOR	
	mechanism. A 64-bit operating system may enable the fast FXSAVE/FRSTOR mechanism if	
	(Core::X86::Cpuid::FeatureExtIdEdx[FFXSR] == 1). This bit is set once by the operating system and its value is	
	not changed afterwards.	
13	<b>LMSLE</b> : <b>long mode segment limit enable</b> . Read-write. Reset: 0. 1=Enables the long mode segment limit check	
	mechanism.	
12	<b>SVME</b> : <b>secure virtual machine (SVM) enable</b> . Reset: Fixed,0. 1=SVM features are enabled.	
	AccessType: Core::X86::Msr::VM_CR[SvmeDisable]? Read-only,Error-on-write-1: Read-write.	

11	<b>NXE</b> : <b>no-execute page enable</b> . Read-write. Reset: 0. 1=The no-execute page protection feature is enabled.				
10	<b>LMA</b> : <b>long mode active</b> . Read-only. Reset: 0. 1=Indicates that long mode is active. When writing the EFER				
register the value of this bit must be preserved. Software must read the EFER register to determine the v					
	LMA, change any other bits as required and then write the EFER register. An attempt to write a value that differs				
	from the state determined by hardware results in a #GP fault.				
9	Reserved.				
8	LME: long mode enable. Read-write. Reset: 0. 1=Long mode is enabled.				
7:1	Reserved.				
0	<b>SYSCALL</b> : <b>system call extension enable</b> . Read-write. Reset: 0. 1=SYSCALL and SYSRET instructions are				
	enabled. This adds the SYSCALL and SYSRET instructions which can be used in flat addressed operating				
	systems as low latency system calls and returns.				

# MSRC000\_0081 [SYSCALL Target Address] (Core::X86::Msr::STAR)

Read-	d-write. Reset: 0000_0000_0000_0000h.				
This re	s register holds the target address used by the SYSCALL instruction and the code and stack segment selector bases				
used b	ised by the SYSCALL and SYSRET instructions.				
_lthree0_	ree0_core[3:0]_thread[1:0]; MSRC000_0081				
Bits	Description				
63:48	SysRetSel: SYSRET CS and SS. Read-write. Reset: 0000h.				
47:32	SysCallSel: SYSCALL CS and SS. Read-write. Reset: 0000h.				
21.0	:0 Target: SYSCALL target address. Read-write. Reset: 0000_0000h.				

# MSRC000\_0082 [Long Mode SYSCALL Target Address] (Core::X86::Msr::STAR64)

Read-	Read-write. Reset: 0000_0000_0000_0000h.			
_lthree0	nree0_core[3:0]_thread[1:0]; MSRC000_0082			
Bits	Description			
63:0	<b>LSTAR</b> : <b>long mode target address</b> . Read-write. Reset: 0000_0000_0000h. Target address for 64-bit mode			
	calling programs. The address stored in this register must be in canonical form (if not canonical, a #GP fault			
	occurs).			

# MSRC000\_0083 [Compatibility Mode SYSCALL Target Address] (Core::X86::Msr::STARCOMPAT)

Read-	Read-write. Reset: 0000_0000_0000_0000h.			
_lthree0_core[3:0]_thread[1:0]; MSRC000_0083				
Bits	Description			
63:0	<b>CSTAR</b> : <b>compatibility mode target address</b> . Read-write. Reset: 0000_0000_0000_0000h. Target address for			
	compatibility mode. The address stored in this register must be in canonical form (if not canonical, a #GP fault			
	occurs).			

# MSRC000\_0084 [SYSCALL Flag Mask] (Core::X86::Msr::SYSCALL\_FLAG\_MASK)

_lthree	ree0_core[3:0]_thread[1:0]; MSRC000_0084			
Bits	Description			
63:32	Reserved.			
31:0	Mask: SYSCALL flag mask. Read-write. Reset: 0000_0000h. This register holds the EFLAGS mask used by t			
	SYSCALL instruction. 1=Clear the corresponding EFLAGS bit when executing the SYSCALL instruction.			

# MSRC000\_00E7 [Read-Only Max Performance Frequency Clock Count] (Core::X86::Msr::MPerfReadOnly)

Reset:	Reset: 0000_0000_0000_0000h.			
_lthree0	lthree0_core[3:0]_thread[1:0]; MSRC000_00E7			
Bits	its Description			
63:0	MPerfReadOnly: Read-only maximum core clocks counter. Reset: 0000_0000_0000_0000h. Incremented by			
	hardware at the P0 frequency while the core is in C0. In combination with Core::X86::Msr::APerfReadOnly, this			
	is used to determine the effective frequency of the core. A Read of this MSR in guest mode is affected by			
	Core::X86::Msr::TscRateMsr. This field uses software P-state numbering. See			

Core::X86::Msr::HWCR[EffFreqCntMwait], 2.1.4 [Effective Frequency]. This register is not affected by writes to Core::X86::Msr::MPERF.

AccessType: Core::X86::Msr::HWCR[EffFreqReadOnlyLock] ? Read-only, Volatile : Read-write, Volatile.

#### MSRC000\_00E8 [Read-Only Actual Performance Frequency Clock Count] (Core::X86::Msr::APerfReadOnly)

Reset: 0000\_0000\_0000\_0000h.

\_lthree0\_core[3:0]\_thread[1:0]; MSRC000\_00E8

Bits Description

63:0 APerfReadOnly: Read-only actual core clocks counter. Reset: 0000\_0000\_0000\_0000h. This register increments in proportion to the actual number of core clocks cycles while the core is in C0. See Core::X86::Msr::MPerfReadOnly. This register is not affected by Writes to Core::X86::Msr::APERF.

AccessType: Core::X86::Msr::HWCR[EffFreqReadOnlyLock] ? Read-only, Volatile : Read-write, Volatile.

# MSRC000\_00E9 [Instructions Retired Performance Count] (Core::X86::Msr::IRPerfCount)

Reset:	Reset: 0000_0000_0000_0000h.			
_lthree0_	_lthree0_core[3:0]_thread[1:0]; MSRC000_00E9			
Bits	Description			
63:0	IRPerfCount: instructions retired counter. Reset: 0000_0000_0000h. Dedicated Instructions Retired			
	register increments on once for every instruction retired. See Core::X86::Msr::HWCR[IRPerfEn].			
	AccessType: Core::X86::Msr::HWCR[EffFreqReadOnlyLock]? Read-only, Volatile: Read-write, Volatile.			

# MSRC000\_0100 [FS Base] (Core::X86::Msr::FS\_BASE)

Read-	Read-write. Reset: 0000_0000_0000_0000h.			
_lthree0_	_core[3:0]_thread[1:0]; MSRC000_0100			
Bits	Description			
63:0	<b>FSBase</b> : <b>expanded FS segment base</b> . Read-write. Reset: 0000_0000_0000h. This register provides access			
	to the expanded 64-bit FS segment base. The address stored in this register must be in canonical form (if not			
	canonical, a #GP fault fill occurs).			

### MSRC000\_0101 [GS Base] (Core::X86::Msr::GS\_BASE)

Read-v	d-write. Reset: 0000_0000_0000_0000h.			
_lthree0_	lthree0_core[3:0]_thread[1:0]; MSRC000_0101			
Bits	Description			
63:0	3:0 <b>GSBase</b> : <b>expanded GS segment base</b> . Read-write. Reset: 0000_0000_0000h. This register provides access			
	to the expanded 64-bit GS segment base. The address stored in this register must be in canonical form (if not			
	canonical, a #GP fault fill occurs).			

#### MSRC000\_0102 [Kernel GS Base] (Core::X86::Msr::KernelGSbase)

Read-	Read-write. Reset: 0000_0000_0000_0000h.			
_lthree0_core[3:0]_thread[1:0]; MSRC000_0102				
Bits	Description			
63:0	KernelGSBase: kernel data structure pointer. Read-write. Reset: 0000_0000_0000_0000h. This register holds			
	the kernel data structure pointer which can be swapped with the GS_BASE register using the SwapGS instruction.			
	The address stored in this register must be in canonical form (if not canonical, a #GP fault occurs).			

#### MSRC000\_0103 [Auxiliary Time Stamp Counter] (Core::X86::Msr::TSC\_AUX)

Read-	Read-write, Volatile. Reset: 0000_0000_0000_0000h.			
_lthree0	e0_core[3:0]_thread[1:0]; MSRC000_0103			
Bits	Description			
63:32	Reserved.			
31:0	<b>TscAux</b> : <b>auxiliary time stamp counter data</b> . Read-write, Volatile. Reset: 0000_0000h. It is expected that this is			
	initialized by privileged software to a meaningful value, such as a processor ID. This value is returned in the			
	RDTSCP instruction.			

#### MSRC000\_0104 [Time Stamp Counter Ratio] (Core::X86::Msr::TscRateMsr)

Core::X86::Msr::TscRateMsr allows the hypervisor to control the guest's view of the Time Stamp Counter. It provides a multiplier that scales the value returned when Core::X86::Msr::TSC[TSC], Core::X86::Msr::MPERF[MPERF], and Core::X86::Msr::MPerfReadOnly[MPerfReadOnly] are read by a guest running under virtualization. This allows the hypervisor to provide a consistent TSC, MPERF, and MPerfReadOnly rate for a guest process when moving that process between cores that have a differing P0 rate. The TSC Ratio MSR does not affect the value read from the TSC, MPERF, and MPerfReadOnly MSRs when read while in host mode or when virtualization is not being used or when accessed by code executed in system management mode (SMM) unless the SMM code is executed within a guest container. The TSC Ratio value does not affect the rate of the underlying TSC, MPERF, and MPerfReadOnly counters, or the value that gets written to the TSC, MPERF, and MPerfReadOnly MSRs counters on a Write by either the host or the guest. The TSC Ratio MSR contains a fixed-point number in 8.32 format, which is 8 bits of integer and 32 bits of fraction. This number is the ratio of the desired P0 frequency to the P0 frequency of the core. The reset value of the TSC Ratio MSR is 1.0, which results in a guest frequency matches the core P0 frequency.

_lthree0	_core[3:0]	_thread[1:0];	MSRC000_	_0104
----------	------------	---------------	----------	-------

_runcco.		
Bits	Description	
63:40	Reserved.	
39:32	<b>TscRateMsrInt: time stamp counter rate integer</b> . Read-write. Reset: 01h. Specifies the integer part of the MSR	
	TSC ratio value.	
31:0	<b>TscRateMsrFrac</b> : <b>time stamp counter rate fraction</b> . Read-write. Reset: 0000_0000h. Specifies the fractional	
	part of the MSR TSC ratio value.	

# MSRC000\_020[0...F] [L3 QOS Bandwidth Control] (Core::X86::Msr::L3QosBwControl)

MSKC000_020[0F] [LS QOS Dandwidth Control] (CorcX00MSFLSQ05DwControl)
_lthree0_n0; MSRC000_0200
_lthree0_n1; MSRC000_0201
_lthree0_n2; MSRC000_0202
_lthree0_n3; MSRC000_0203
_lthree0_n4; MSRC000_0204
_lthree0_n5; MSRC000_0205
_lthree0_n6; MSRC000_0206
_lthree0_n7; MSRC000_0207
_lthree0_n8; MSRC000_0208
_lthree0_n9; MSRC000_0209
_lthree0_n10; MSRC000_020A
_lthree0_n11; MSRC000_020B
_lthree0_n12; MSRC000_020C
_lthree0_n13; MSRC000_020D
_lthree0_n14; MSRC000_020E
_lthree0_n15; MSRC000_020F
Bits Description
63:12 Reserved.
11:0 Ceiling: QOS BW Control BW ceiling value. Read-write. Reset: 800h.

#### MSRC000 0410 [MCA Interrupt Configuration] (Core::X86::Msr::McaIntrCfg)

Read-	Read-write. Reset: 0000_0000_0000_0000h.	
MSRC00	MSRC000_0410	
Bits	Description	
63:16	Reserved.	
15:12	ThresholdLvtOffset. Read-write. Reset: 0h. For error thresholding interrupts, specifies the address of the LVT	
	entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see	
	Core::X86::Apic::ExtendedInterruptLvtEntries).	
11:8	Reserved.	
7:4	<b>DeferredLvtOffset</b> . Read-write. Reset: 0h.	
	<b>Description</b> : For deferred error interrupts, specifies the address of the LVT	
	entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see	
	APIC[530:500]).	

3.0	Reserved.
5.0	IVESELVER

# 2.1.13.2.1 MSRs - MSRC000\_2xxx

The MCA registers including the legacy aliases (MSR0000\_000[1:0], MSR0000\_04xx) are mapped to MSRC000\_2xxx. See 3.2.5 [MCA Banks].

# 2.1.13.3 MSRs - MSRC001\_0xxx

See 1.4.3 [Register Mnemonics] for a description of the register naming convention. MSRs are accessed through x86 WRMSR and RDMSR instructions.

MSRC	C <b>001_000</b> [	03] [Performance Event Select [3:0]] (Core::X86::Msr::PERF_LEGACY_CTL)
Read-v	write. Rese	t: 0000_0000_0000_0000h.
The le	gacy alias	of Core::X86::Msr::PERF_CTL. See Core::X86::Msr::PERF_CTL.
		ead[1:0]_n0; MSRC001_0000
		ad[1:0]_n1; MSRC001_0001
		rad[1:0]_n2; MSRC001_0002
	Descripti	ead[1:0]_n3; MSRC001_0003
$\vdash$	Reserved.	UII
		stOnly: count only host/guest events. Read-write. Reset: 0h.
	Reserved.	g
		ect[11:8]: performance event select. Read-write. Reset: 0h.
		: <b>counter mask</b> . Read-write. Reset: 00h. Controls the number of events counted per clock cycle.
	ValidValu	ies:
	Value	Description
	00h	The corresponding PERF_CTR[5:0] register increments by the number of events occurring in a clock
		cycle. See 2.1.14.2 [Large Increment per Cycle Events] for events that can increment greater than 15
		per cycle.
	7Fh-01h	When Inv == 0, the corresponding PERF_CTR[5:0] register increments by 1, if the number of events
		occurring in a clock cycle is greater than or equal to the CntMask value. When Inv == 1, the
		corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock
		cycle is less than CntMask value.
	FFh-	Reserved.
	80h	Tessel vedi
23	Inv: inve	rt counter mask. Read-write. Reset: 0.
22	En: enab	e performance counter. Read-write. Reset: 0.
21	Reserved.	
20	Int: enab	le APIC interrupt. Read-write. Reset: 0.
19	Reserved.	
18	Edge: edg	ge detect. Read-write. Reset: 0.
17:16	OsUserM	ode: OS and user mode. Read-write. Reset: 0h.
15:8	UnitMasl	<b>c: event qualification</b> . Read-write. Reset: 00h. When selecting an event for which not all UnitMask bits
	are define	d, the undefined UnitMask bits should be set to zero.
7:0	EventSele	ect[7:0]: event select. Read-write. Reset: 00h.

# MSRC001\_000[4...7] [Performance Event Counter [3:0]] (Core::X86::Msr::PERF\_LEGACY\_CTR)

Read-write, Volatile. Reset: 0000\_0000\_0000\_0000h.

17:0 Reserved.

Note: When counting events that capable of counting greater than 15 events per cycle (MergeEvent) the even and the corresponding odd PERF\_LEGACY\_CTR must be paired to appear as a single 64-bit counter. See 2.1.14.2 [Large Increment per Cycle Events].

The legacy alias of Core::X86::Msr::PERF\_CTR. See Core::X86::Msr::PERF\_CTR.

\_lthree0\_core[3:0]\_thread[1:0]\_n0; MSRC001\_0004

\_lthree0\_core[3:0]\_thread[1:0]\_n1; MSRC001\_0005

\_lthree0\_core[3:0]\_thread[1:0]\_n2; MSRC001\_0006

\_lthree0\_core[3:0]\_thread[1:0]\_n3; MSRC001\_0007

Bits Description

63:48 Reserved.

47:0 CTR: performance counter value. Read-write, Volatile. Reset: 0000\_0000\_0000h. In special cases (see 2.1.14.2 [Large Increment per Cycle Events]) CTR can appear as a 64-bit counter.

MSR	MSRC001_0010 [System Configuration] (Core::X86::Msr::SYS_CFG)		
Reset:	Reset: 0000_0000_0000_0000h.		
_lthree0	_lthree0_core[3:0]; MSRC001_0010		
Bits	Description		
63:24	Reserved.		
23	<b>SMEE</b> : <b>secure memory encryption enable</b> . Read, Write-1-only. Reset: 0. 0=Memory encryption features are disabled. 1=Memory encryption features are enabled.		
22	Tom2ForceMemTypeWB: top of memory 2 memory type write back. Read-write. Reset: 0. 1=The default		
	memory type of memory between 4-GB and Core::X86::Msr::TOM2 is Write-back instead of the memory type		
	defined by Core::X86::Msr::MTRRdefType[MemType]. For this bit to have any effect,		
	Core::X86::Msr::MTRRdefType[MtrrDefTypeEn] must be 1. MTRRs and PAT can be used to override this		
	memory type.		
21	MtrrTom2En: MTRR top of memory 2 enable. Read-write. Reset: 0. 0=Core::X86::Msr::TOM2 is disabled. 1=		
	Core::X86::Msr::TOM2 is enabled.		
20	MtrrVarDramEn: MTRR variable DRAM enable. Read-write. Reset: 0. Init: BIOS,1.		
	0=Core::X86::Msr::TOP_MEM and IORRs are disabled. 1=These registers are enabled.		
19	MtrrFixDramModEn: MTRR fixed RdDram and WrDram modification enable. Read-write. Reset: 0.		
	0=Core::X86::Msr::MtrrFix_64K through Core::X86::Msr::MtrrFix_4K_7 [RdDram,WrDram] read values is		
	masked 00b; writing does not change the hidden value. 1=Core::X86::Msr::MtrrFix_64K through		
	Core::X86::Msr::MtrrFix_4K_7 [RdDram,WrDram] access type is Read-write. Not shared between threads.		
	Controls access to Core::X86::Msr::MtrrFix_64K through Core::X86::Msr::MtrrFix_4K_7 [RdDram ,WrDram].		
	This bit should be set to 1 during BIOS initialization of the fixed MTRRs, then cleared to 0 for operation.		
18	MtrrFixDramEn: MTRR fixed RdDram and WrDram attributes enable. Read-write. Reset: 0. Init: BIOS,1.		
	1=Enables the RdDram and WrDram attributes in Core::X86::Msr::MtrrFix_64K through		
	Core::X86::Msr::MtrrFix_4K_7.		

MSR	MSRC001_0015 [Hardware Configuration] (Core::X86::Msr::HWCR)	
Reset:	Reset: 0000_0000_0100_0010h.	
_lthree0_	_core[3:0]_thread[1:0]; MSRC001_0015	
Bits	Description	
63:31	Reserved.	
30	IRPerfEn: enable instructions retired counter. Read-write. Reset: 0. 1=Enable Core::X86::Msr::IRPerfCount.	
29:28	Reserved.	
27	<b>EffFreqReadOnlyLock</b> : <b>read-only effective frequency counter lock</b> . Write-1-only. Reset: 0. Init: BIOS,1.	
	1=Core::X86::Msr::MPerfReadOnly, Core::X86::Msr::APerfReadOnly and Core::X86::Msr::IRPerfCount are	
	Read-only.	
26	EffFreqCntMwait: effective frequency counting during mwait. Read-write. Reset: 0. 0=The registers do not	
	increment. 1=The registers increment. Specifies whether Core::X86::Msr::MPERF and Core::X86::Msr::APERF	
	increment while the core is in the monitor event pending state. See 2.1.4 [Effective Frequency].	

25	<b>CpbDis</b> : <b>core performance boost disable</b> . Read-write. Reset: 0. 0=CPB is requested to be enabled. 1=CPB is
	disabled. Specifies whether core performance boost is requested to be enabled or disabled. If core performance
	boost is disabled while a core is in a boosted P-state, the core automatically transitions to the highest performance
	non-boosted P-state.
24	<b>TscFreqSel</b> : <b>TSC frequency select</b> . Read-only. Reset: 1. 1=The TSC increments at the P0 frequency.
23:22	Reserved.
21	<b>LockTscToCurrentP0: lock the TSC to the current P0 frequency</b> . Read-write. Reset: 0. 0=The TSC will count
	at the P0 frequency. 1=The TSC frequency is locked to the current P0 frequency at the time this bit is set and
	remains fixed regardless of future changes to the P0 frequency.
20	<b>IoCfgGpFault</b> : <b>IO-space configuration causes a GP fault</b> . Read-write. Reset: 0. 1=IO-space accesses to
	configuration space cause a GP fault. The fault is triggered if any part of the IO Read/Write address range is
	between CF8h and CFFh, inclusive. These faults only result from single IO instructions, not to string and REP IO
	instructions. This fault takes priority over the IO trap mechanism described by
	Core::X86::Msr::SMI_ON_IO_TRAP_CTL_STS.
19	Reserved.
18	McStatusWrEn: machine check status write enable. Read-write. Reset: 0. 0=MCi_STATUS registers are
	Readable; Writing a non-zero pattern to these registers causes a general protection fault. 1=MCi_STATUS
	registers are Read-write, including Reserved fields; do not cause general protection faults; such Writes update all
	implemented bits in these registers; All fields of all threshold registers are Read-write when accessed from MSR
	space, including Locked, except BlkPtr which is always Read-only; McStatusWrEn does not change the access
	type for the thresholding registers accessed via configuration space.
	<b>Description</b> : McStatusWrEn can be used to debug machine check exception and interrupt handlers.
	See 3.1 [Machine Check Architecture].
17	Wrap32Dis: 32-bit address wrap disable. Read-write. Reset: 0. 1=Disable 32-bit address wrapping. Software
	can use Wrap32Dis to access physical memory above 4 Gbytes without switching into 64-bit mode. To do so,
	software should write a greater-than 4-Gbyte address to Core::X86::Msr::FS_BASE and
	Core::X86::Msr::GS_BASE. Then it would address ±2 Gbytes from one of those bases using normal memory
	reference instructions with a FS or GS override prefix. However, the INVLPG, FST, and SSE store instructions
	generate 32-bit addresses in legacy mode, regardless of the state of Wrap32Dis.
	Reserved.
14	<b>RsmSpCycDis: RSM special bus cycle disable</b> . Reset: 0. 0=A link special bus cycle, SMIACK, is generated on
	a resume from SMI.
- 10	AccessType: Core::X86::Msr::HWCR[SmmLock] ? Read-only : Read-write.
13	SmiSpCycDis: SMI special bus cycle disable. Reset: 0. 0=A link special bus cycle, SMIACK, is generated when
	an SMI interrupt is taken.
10.11	AccessType: Core::X86::Msr::HWCR[SmmLock] ? Read-only : Read-write.
	Reserved.
10	MonMwaitUserEn: MONITOR/MWAIT user mode enable. Read-write. Reset: 0. 0=The MONITOR and
	MWAIT instructions are supported only in privilege level 0; these instructions in privilege levels 1 to 3 cause a
	#UD exception. 1=The MONITOR and MWAIT instructions are supported in all privilege levels. The state of this
0	bit is ignored if MonMwaitDis is set.  MonMwaitDis: MONITOR and MWAIT disable. Read-write. Reset: 0. 1=The MONITOR and MWAIT
9	opcodes become invalid. This affects what is reported back through Core::X86::Cpuid::FeatureIdEcx[Monitor].
8	<b>IgnneEm: IGNNE port emulation enable.</b> Read-write. Reset: 0. 1=Enable emulation of IGNNE port.
7	AllowFerrOnNe: allow FERR on NE. Read-write. Reset: 0. 0=Disable legacy FERR signaling and generate
,	FERR exception directly. 1=Legacy FERR signaling.
6:5	Reserved.
4	INVDWBINVD: INVD to WBINVD conversion. Read-write. Reset: 1. 1=Convert INVD to WBINVD.
7	<b>Description</b> : This bit is required to be set for normal operation when any of the following are true:
	• An L2 is shared by multiple threads.
	<ul> <li>An L3 is shared by multiple threads.</li> <li>An L3 is shared by multiple cores.</li> </ul>
	7 ii 20 is similar by munipic cores.

	CC6 is enabled.
	Probe filter is enabled.
3	<b>TlbCacheDis</b> : <b>cacheable memory disable</b> . Read-write. Reset: 0. 1=Disable performance improvement that
	assumes that the PML4, PDP, PDE and PTE entries are in cacheable WB DRAM.
	<b>Description</b> : Operating systems that maintain page tables in any other memory type must set the TlbCacheDis bit
	to insure proper operation.
	TlbCacheDis does not override the memory type specified by the SMM ASeg and TSeg memory regions
	controlled by Core::X86::Msr::SMMAddr Core::X86::Msr::SMMMask.
2:1	Reserved.
0	SmmLock: SMM code lock. Read, Write-1-only. Reset: 0. Init: BIOS, 1. 1=SMM code in the ASeg and TSeg
	range and the SMM registers are Read-only and SMI interrupts are not intercepted in SVM. See 2.1.11.1.10
	[Locking SMM].

#### MSRC001\_001[6...8] [IO Range Base] (Core::X86::Msr::IORR\_BASE)

#### Read-write.

Core::X86::Msr::IORR\_BASE and Core::X86::Msr::IORR\_MASK combine to specify the two sets of base and mask pairs for two IORR ranges. A core access, with address CPUAddr, is determined to be within IORR address range if the following equation is true:

CPUAddr[47:12] & PhyMask[47:12] == PhyBase[47:12] & PhyMask[47:12].

BIOS can use the IORRs to create an IO hole within a range of addresses that would normally be mapped to DRAM. It can also use the IORRs to re-assert a DRAM destination for a range of addresses that fall within a bigger IO hole that overlays DRAM.

_lthree0_	_lthree0_core[3:0]_n0; MSRC001_0016	
_lthree0_	_lthree0_core[3:0]_n1; MSRC001_0018	
Bits	Description	
63:48	Reserved.	
47:12	PhyBase: physical base address. Read-write. Reset: X_XXXX_XXXh.	
11:5	Reserved.	
4	<b>RdMem: read from memory</b> . Read-write. Reset: X. 0=Read accesses to the range are directed to IO. 1=Read	
	accesses to the range are directed to system memory.	
3	<b>WrMem</b> : <b>write to memory</b> . Read-write. Reset: X. 0=Write accesses to the range are directed to IO. 1=Write	
	accesses to the range are directed to system memory.	
2:0	Reserved.	

# MSRC001\_001[7...9] [IO Range Mask] (Core::X86::Msr::IORR\_MASK)

Read-	Read-write. Reset: 0000_0000_0000_0000h.	
See Co	See Core::X86::Msr::IORR_BASE.	
_lthree0_	_core[3:0]_n0; MSRC001_0017	
_lthree0_	_core[3:0]_n1; MSRC001_0019	
Bits	Description	
63:48	Reserved.	
47:12	PhyMask: physical address mask. Read-write. Reset: 0_0000_0000h.	
11	<b>Valid</b> . Read-write. Reset: 0. 1=The pair of registers that specifies an IORR range is valid.	
10:0	Reserved.	

# MSRC001\_001A [Top Of Memory] (Core::X86::Msr::TOP\_MEM)

Read-	Read-write.	
_lthree0_	_lthree0_core[3:0]; MSRC001_001A	
Bits	Description	
63:48	Reserved.	
47:23	<b>TOM[47:23]: top of memory</b> . Read-write. Reset: XXX_XXXXh. Specifies the address that divides between	
	MMIO and DRAM. This value is normally placed below 4-GB. From TOM to (4-GB - 1) is MMIO; below TOM	

	is DRAM. See 2.1.5.3 [System Address Map].
22:0	Reserved.

#### MSRC001\_001D [Top Of Memory 2] (Core::X86::Msr::TOM2)

Read-	Read-write.				
_lthree0_core[3:0]; MSRC001_001D					
Bits	Description				
63:48	Reserved.				
47:23	7:23 <b>TOM2[47:23]</b> : <b>second top of memory</b> . Read-write. Reset: XXX_XXXXh. Specifies the address divides between				
	MMIO and DRAM. This value is normally placed above 4 GBs. From 4-GB to (TOM2 - 1) is DRAM; TOM2 and				
	above is MMIO. See 2.1.5.3 [System Address Map]. This register is enabled by				
	Core::X86::Msr::SYS_CFG[MtrrTom2En].				
22:0	2:0 Reserved.				

# MSRC001\_0022 [Machine Check Exception Redirection] (Core::X86::Msr::McExcepRedir)

Read-write. Reset: 0000\_0000\_0000\_0000h.

This register can be used to redirect machine check exceptions (MCEs) to SMIs or vectored interrupts. If both RedirSmiEn and RedirVecEn are set, then undefined behavior results.

_lthree0_	_lthree0_core[3:0]_thread[1:0]; MSRC001_0022		
Bits	Description		
63:10	Reserved.		
9	<b>RedirSmiEn</b> . Read-write. Reset: 0. 1=Redirect MCEs (that are directed to this core) to generate an SMI-trigger		
	IO cycle via Core::X86::Msr::SmiTrigIoCycle. The status is stored in		
Core::X86::Smm::LocalSmiStatus[MceRedirSts].			
8	<b>RedirVecEn</b> . Read-write. Reset: 0. 1=Redirect MCEs (that are directed to this core) to generate a vectored		
	interrupt, using the interrupt vector specified in RedirVector.		
7:0	RedirVector. Read-write. Reset: 00h. See RedirVecEn.		

# MSRC001\_003[0...5] [Processor Name String] (Core::X86::Msr::ProcNameString)

#### Read-write.

These 6 registers hold the CPUID name string in ASCII. The state of these registers are returned by CPUID instructions, Core::X86::Cpuid::ProcNameStr0Eax through Core::X86::Cpuid::ProcNameStr2Edx. BIOS should set these registers to the product name for the processor as provided by AMD. Each register contains a block of 8 ASCII characters; the least byte corresponds to the first ASCII character of the block; the most-significant byte corresponds to the last character of the block. MSRC001 0030 contains the first block of the name string; MSRC001 0035 contains the last block of the

name string.		
_lthree0_core[3:0]_thread[1:0]_n0; MSRC001_0030		
_lthree0_core[3:0]_thread[1:0]_n1; MSRC001_0031		
_lthree0_core[3:0]_thread[1:0]_n2; MSRC001_0032		
_lthree0_core[3:0]_thread[1:0]_n3; MSRC001_0033		
_lthree0_core[3:0]_thread[1:0]_n4; MSRC001_0034		
_lthree0_core[3:0]_thread[1:0]_n5; MSRC001_0035		
Bits Description		
63:56 <b>CpuNameString7</b> . Read-write. Reset: XXh.		
55:48 <b>CpuNameString6</b> . Read-write. Reset: XXh.		
47:40 <b>CpuNameString5</b> . Read-write. Reset: XXh.		
39:32 <b>CpuNameString4</b> . Read-write. Reset: XXh.		
31:24 <b>CpuNameString3</b> . Read-write. Reset: XXh.		
23:16 <b>CpuNameString2</b> . Read-write. Reset: XXh.		
15:8 <b>CpuNameString1</b> . Read-write. Reset: XXh.		
7:0 <b>CpuNameString0</b> . Read-write. Reset: XXh.		

# MSRC001\_005[0...3] [IO Trap] (Core::X86::Msr::SMI\_ON\_IO\_TRAP)

Read-write. Reset: 0000\_0000\_0000\_0000h.

Core::X86::Msr::SMI\_ON\_IO\_TRAP and Core::X86::Msr::SMI\_ON\_IO\_TRAP\_CTL\_STS provide a mechanism for executing the SMI handler if a an access to one of the specified addresses is detected. Access address and access type checking is performed before IO instruction execution. If the access address and access type match one of the specified IO address and access types, then: (1) the IO instruction is not executed; (2) any breakpoint, other than the single-step breakpoint, set on the IO instruction is not taken (the single-step breakpoint is taken after resuming from SMM); and (3) issue the SMI-trigger IO cycle specified by Core::X86::Msr::SmiTrigIoCycle if enabled. The status is stored in Core::X86::Smm::LocalSmiStatus[IoTrapSts].

IO-space configuration accesses are special IO accesses. An IO access is defined as an IO-space configuration access when IO instruction address bits[31:0] are CFCh, CFDh, CFEh, or CFFh when IO-space configuration is enabled (IO::IoCfgAddr[ConfigEn]). The access address for a configuration space access is the current value of IO::IoCfgAddr[BusNo,Device,Function,RegNo]. The access address for an IO access that is not a configuration access is equivalent to the IO instruction address, bits[31:0].

The access address is compared with SmiAddr, and the instruction access type is compared with the enabled access types defined by ConfigSMI, SmiOnRdEn, and SmiOnWrEn. Access address bits[23:0] can be masked with SmiMask. IO and configuration space trapping to SMI applies only to single IO instructions; it does not apply to string and REP IO instructions. The conditional GP fault described by Core::X86::Msr::HWCR[IoCfgGpFault] takes priority over this trap.

_lthree0_co	re[3:0]_	thread[1:0]_	_n0;	MSRC001_	_0050
-------------	----------	--------------	------	----------	-------

- lthree0\_core[3:0]\_thread[1:0]\_n1; MSRC001\_0051
- lthree0\_core[3:0]\_thread[1:0]\_n2; MSRC001\_0052
- lthree0\_core[3:0]\_thread[1:0]\_n3; MSRC001\_0053

#### Bits Description

- 63 **SmiOnRdEn: enable SMI on IO read**. Read-write. Reset: 0. 1=Enables SMI generation on a Read access.
- 62 **SmiOnWrEn: enable SMI on IO write.** Read-write. Reset: 0. 1=Enables SMI generation on a Write access.
- **ConfigSmi: configuration space SMI.** Read-write. Reset: 0. 0=IO access (that is not an IO-space configuration access). 1=Configuration access.
- 60:56 Reserved.
- 55:32 **SmiMask[23:0]**. Read-write. Reset: 00\_0000h. 1=Do not mask address bit. 0=Mask address bit. SMI IO trap mask.
- 31:0 **SmiAddr[31:0]**. Read-write. Reset: 0000\_0000h. SMI IO trap address.

#### MSRC001\_0054 [IO Trap Control] (Core::X86::Msr::SMI\_ON\_IO\_TRAP\_CTL\_STS)

_lthree0_	_lthree0_core[3:0]_thread[1:0]; MSRC001_0054		
Bits	Description		
63:16	Reserved.		
15	<b>IoTrapEn</b> : <b>IO trap enable</b> . Read-write. Reset: 0. 1=Enable IO and configuration space trapping specified by Core::X86::Msr::SMI_ON_IO_TRAP and Core::X86::Msr::SMI_ON_IO_TRAP_CTL_STS.		
14:8	Reserved.		
7	SmiEn3. Read-write. Reset: 0. 1=The trap Core::X86::Msr::SMI_ON_IO_TRAP_n[3] is enabled.		
6	Reserved.		
5	<b>SmiEn2</b> . Read-write. Reset: 0. 1=The trap Core::X86::Msr::SMI_ON_IO_TRAP_n[2] is enabled.		
4	Reserved.		
3	SmiEn1. Read-write. Reset: 0. 1=The trap Core::X86::Msr::SMI_ON_IO_TRAP_n[1] is enabled.		
2	Reserved.		
1	<b>SmiEn0</b> . Read-write. Reset: 0. 1=The trap Core::X86::Msr::SMI_ON_IO_TRAP_n[0] is enabled.		
0	Reserved.		

#### MSRC001\_0055 [Reserved.] (Core::X86::Msr::IntPend)

Read-only. Reset: Fixed,0000_0000_0000_0000h.			
_lthree0	_lthree0_core[3:0]; MSRC001_0055		
Bits	Description		
	1		

# MSRC001\_0056 [SMI Trigger IO Cycle] (Core::X86::Msr::SmiTrigIoCycle)

Read-write. Reset: 0000\_0000\_0000\_0000h.

See 2.1.11.1.3 [SMI Sources And Delivery]. This register specifies an IO cycle that may be generated when a local SMI trigger event occurs. If IoCycleEn is set and there is a local SMI trigger event, then the IO cycle generated is a byte Read or Write, based on IoRd, to address IoPortAddress. If the cycle is a Write, then IoData contains the data written. If the cycle is a Read, the value read is discarded. If IoCycleEn is clear and a local SMI trigger event occurs, then undefined behavior results.

_lthree0_	_lthree0_core[3:0]_thread[1:0]; MSRC001_0056		
Bits	Description		
63:27	Reserved.		
26	IoRd: IO Read. Read-write. Reset: 0. 0=IO Write. 1=IO Read.		
25	<b>IoCycleEn</b> : <b>IO cycle enable</b> . Read-write. Reset: 0. 1=The SMI trigger IO cycle is enabled to be generated.		
24	Reserved.		
23:16	IoData. Read-write. Reset: 00h.		
15:0	IoPortAddress, Read-write, Reset: 0000h.		

# MSRC001\_0058 [MMIO Configuration Base Address] (Core::X86::Msr::MmioCfgBaseAddr)

See 2.1.6 [Configuration Space] for a description of MMIO configuration space.					
_lthree0_	_lthree0_core[3:0]; MSRC001_0058				
Bits	Descripti	Description			
63:48	Reserved				
47:20	MmioCfgBaseAddr[47:20]: MMIO configuration base address bits[47:20]. Read-write. Reset:				
	XXX_XXXXh. Specifies the base address of the MMIO configuration range.				
19:6	Reserved.				
5:2	<b>BusRange</b> : <b>bus range identifier</b> . Read-write. Reset: 0h. Specifies the number of buses in the MMIO				
	configura	tion space range. The size of the MMIO configuration space is 1-MB times the number of buses.			
	ValidValu	ues:			
	Value	Description			
	0h	1			
	1h	2			
	2h	4			
	3h	8			
4h		16			
	5h	32			
	6h	64			
	7h	128			
	8h	256			
	Fh-9h	Reserved			
1	Reserved				
0	<b>Enable</b> . Read-write. Reset: 0. 1=MMIO configuration space is enabled.				

#### MSRC001\_0061 [P-state Current Limit] (Core::X86::Msr::PStateCurLim)

_lthree0_core[3:0]; MSRC001_0061			
Bits	Description		
63:7	Reserved.		
6:4	4 <b>PstateMaxVal: P-state maximum value</b> . Read,Error-on-write,Volatile. Reset: XXXb. Specifies the lowest-		
	performance non-boosted P-state (highest non-boosted value) allowed. Attempts to change		
	Core::X86::Msr::PStateCtl[PstateCmd] to a lower-performance P-state (higher value) are clipped to the value of		
	this field.		

3	Reserved.		
2:0	<b>CurPstateLimit</b> : <b>current P-state limit</b> . Read,Error-on-write,Volatile. Reset: XXXb. Specifies the highest-		
	performance P-state (lowest value) allowed. CurPstateLimit is always bounded by		
	Core::X86::Msr::PStateCurLim[PstateMaxVal]. Attempts to change the CurPstateLimit to a value greater (lower		
	performance) than Core::X86::Msr::PStateCurLim[PstateMaxVal] leaves CurPstateLimit unchanged.		

#### MSRC001\_0062 [P-state Control] (Core::X86::Msr::PStateCtl)

_lthree0	_tthree0_core[3:0]_thread[1:0]; MSRC001_0062		
Bits	Description Description		
63:3	Reserved.		
2:0	PstateCmd: P-state change command. Read-write. Reset: XXXb. Cold reset value varies by product; after a		
	warm reset, value initializes to the P-state the core was in prior to the reset. Writes to this field cause the core to		
	change to the indicated non-boosted P-state number, specified by Core::X86::Msr::PStateDef. 0=P0, 1=P1, etc. P-		
	state limits are applied to any P-state requests made through this register. Reads from this field return the last		
	written value, regardless of whether any limits are applied.		

# MSRC001\_0063 [P-state Status] (Core::X86::Msr::PStateStat)

Read, Error-on-write, Volatile.		
_lthree0_	_core[3:0]; MSRC001_0063	
Bits	ts Description	
63:3	Reserved.	
2:0	<b>CurPstate</b> : <b>current P-state</b> . Read,Error-on-write,Volatile. Reset: XXXb. This field provides the frequency	
	component of the current non-boosted P-state of the core (regardless of the source of the P-state change, including	
	Core::X86::Msr::PStateCtl[PstateCmd]. 0=P0, 1=P1, etc. The value of this field is updated when the COF	
	transitions to a new value associated with a P-state.	

#### MSRC001\_006[4...B] [P-state [7:0]] (Core::X86::Msr::PStateDef)

# Read-write.

Each of these registers specify the frequency and voltage associated with each of the core P-states.

The CpuVid field in these registers is required to be programmed to the same value in all cores of a processor, but are allowed to be different between processors in a multi-processor system. All other fields in these registers are required to be programmed to the same value in each core of the coherent fabric.

_n0; MSRC001_0064
_n1; MSRC001_0065
_n2; MSRC001_0066
_n3; MSRC001_0067
_n4; MSRC001_0068
_n5; MSRC001_0069
_n6; MSRC001_006A
_n7; MSRC001_006B
Rite Description

**PstateEn.** Read-write. Reset: X. 0=The P-state specified by this MSR is not valid. 1=The P-state specified by this MSR is valid. The purpose of this register is to indicate if the rest of the P-state information in the register is valid after a reset: it controls no hardware.

- 62:32 Reserved.
- 31:30 **IddDiv**: **current divisor**. Read-write. Reset: XXb. See IddValue.
- 29:22 **IddValue**: **current value**. Read-write. Reset: XXXXXXXXb. After a reset, IddDiv and IddValue combine to specify the expected maximum current dissipation of a single core that is in the P-state corresponding to the MSR number. These values are intended to be used to create ACPI-defined PSS objects. The values are expressed in amps; they are not intended to convey final product power levels; they may not match the power levels specified in the Power and Thermal Datasheets.
- 21:14 **CpuVid[7:0]**: **core VID**. Read-write. Reset: XXXXXXXXb.
- 13:8 **CpuDfsId**: **core divisor ID**. Read-write. Reset: XXXXXXb. Specifies the core frequency divisor; see CpuFid. For values [1Ah:08h], 1/8th integer divide steps supported down to VCO/3.25 (Note, L3/L2 FIFO logic related to

4-cycle data heads-up requires core to be 1/3 of L3 frequency or higher). For values [30h:1Ch], 1/4th integer divide steps supported down to VCO/6 (DID[0] should zero if DID[5:0] > 1Ah). (Note, core and L3 frequencies below 400MHz are not supported by the architecture). Core supports DID up to 30h, but L3 must be 2Ch (VCO/5.5) or less.

#### ValidValues:

valiu values.		
Value	Description	
00h	Off	
07h-01h	Reserved.	
08h	VCO/1	
09h	VCO/1.125	
1Ah-	VCO/ <value 8=""></value>	
0Ah		
1Bh	Reserved.	
1Ch	VCO/ <value 8=""></value>	
1Dh	Reserved.	
1Eh	VCO/ <value 8=""></value>	
1Fh	Reserved.	
20h	VCO/ <value 8=""></value>	
21h	Reserved.	
22h	VCO/ <value 8=""></value>	
23h	Reserved.	
24h	VCO/ <value 8=""></value>	
25h	Reserved.	
26h	VCO/ <value 8=""></value>	
27h	Reserved.	
28h	VCO/ <value 8=""></value>	
29h	Reserved.	
2Ah	VCO/ <value 8=""></value>	
2Bh	Reserved.	
2Ch	VCO/ <value 8=""></value>	
3Fh-	Reserved.	
2Dh		
29h 2Ah 2Bh 2Ch 3Fh-	Reserved.  VCO/ <value 8=""> Reserved.  VCO/<value 8=""></value></value>	

7:0 **CpuFid[7:0]**: **core frequency ID**. Read-write. Reset: XXh. Specifies the core frequency multiplier. The core COF is a function of CpuFid and CpuDid, and defined by CoreCOF.

# ValidValues:

vana vanaes.		
	Value	Description
	0Fh-00h	Reserved.
	FFh-	<value>*25</value>
	10h	

# MSRC001\_0073 [C-state Base Address] (Core::X86::Msr::CStateBaseAddr)

Read-write. Reset: 0000_0000_0000_0000h.			
_lthree0_	_lthree0_core[3:0]_thread[1:0]; MSRC001_0073		
Bits	its Description		
63:16	Reserved.		
15:0	<b>CstateAddr: C-state address</b> . Read-write. Reset: 0000h. Specifies the IO addresses trapped by the core for C-		
	state entry requests. A value of 0 in this field specifies that the core does not trap any IO addresses for C-state		
	entry. Writing values greater than FFF8h into this field result in undefined behavior. All other values cause the		
	core to trap IO addresses CstateAddr through CstateAddr + 7.		

MSRC	RC001_0074 [CPU Watchdog Timer] (Core::X86::Msr::CpuWdtCfg)			
	ad-write. Reset: 0000_0000_0000_0280h.			
	_core[3:0]; MS			
	Descripti			
	Reserved.			
9:7	<b>CpuWdTmrCfgSeverity</b> . Read-write. Reset: 5h. Specifies the CPU Watch Dog Timer severity.			
	ValidValu			
		Description		
		Reserved.		
	5h	MCA_EXSC_ERROR_SEVERITY_FATAL		
		Reserved.		
6:3	CpuWdtCountSel: CPU watchdog timer count select. Read-write. Reset: 0h. CpuWdtCountSel and CpuWdtTimeBase together specify the time period required for the WDT to expire. The time period is ((the multiplier specified by CpuWdtCountSel) * (the time base specified by CpuWdtTimeBase)). The actual timeout			
	behavior.	be anywhere from zero to one increment less than the values specified, due to non-deterministic		
	ValidValu			
	Value	Description		
	0h	4095		
	1h	2047		
	2h	1023		
	3h	511		
	4h	255		
	5h	127		
	6h	63		
	7h	31		
	8h	8191		
	9h	16383		
	Fh-Ah	Reserved		
2:1	timeout p	<b>TimeBase: CPU watchdog timer time base</b> . Read-write. Reset: 0h. Specifies the time base for the eriod specified in CpuWdtCountSel.		
	ValidValu			
	Value	Description		
	0h	1.31ms		
	1h	1.28us		

#### MSRC001\_0111 [SMM Base Address] (Core::X86::Msr::SMM\_BASE)

Reset: 0000 0000 0003 0000h.

Reserved

3h-2h

This holds the base of the SMM memory region. The value of this register is stored in the save state on entry into SMM (see 2.1.11.1.5 [SMM Save State]) and it is restored on returning from SMM. The 16-bit CS (code segment) selector is loaded with SmmBase[19:4] on entering SMM. SmmBase[3:0] is required to be 0. The SMM base address can be changed in two ways:

CpuWdtEn: CPU watchdog timer enable. Read-write. Reset: 0. Init: BIOS,1. 1=The WDT is enabled.

- The SMM base address, at offset FF00h in the SMM state save area, may be changed by the SMI handler. The RSM instruction updates SmmBase with the new value.
- Normal WRMSR access to this register.

_lthree0_core[3:0]_thread[1:0]; MSRC001_0111		_core[3:0]_thread[1:0];
	Bits	Description
	63:32	Reserved.

31:0	<b>SmmBase</b> . Reset: 0003_0000h.
	AccessType: Core::X86::Msr::HWCR[SmmLock]? Read-only : Read-write.

#### MSRC001\_0112 [SMM TSeg Base Address] (Core::X86::Msr::SMMAddr)

Configurable. Reset: 0000\_0000\_0000\_0000h.

See 2.1.11.1 [System Management Mode (SMM)] and 2.1.5.3.1 [Memory Access to the Physical Address Space]. See Core::X86::Msr::SMMMask for more information about the ASeg and TSeg address ranges.

Each CPU access, directed at CPUAddr, is determined to be in the TSeg range if the following is true:

CPUAddr[47:17] & TSegMask[47:17] == TSegBase[47:17] & TSegMask[47:17].

For example, if TSeg spans 256 KBs and starts at the 1-MB address. The Core::X86::Msr::SMMAddr[TSegBase[47:17]] would be set to 0010\_0000h and the Core::X86::Msr::SMMMask[TSegMask[47:17]] to FFFC\_0000h (with zeros filling in for bits[16:0]). This results in a TSeg range from 0010\_0000 to 0013\_FFFFh.

 Lithree0 core[3:0]; MSRC001\_0112

 Bits
 Description

 63:48
 Reserved.

 47:17
 TSegBase[47:17]: TSeg address range base. Configurable. Reset: 0000\_000h. AccessType: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.

# MSRC001\_0113 [SMM TSeg Mask] (Core::X86::Msr::SMMMask)

Configurable. Reset: 0000\_0000\_0000\_0000h.

16:0 Reserved.

See 2.1.11.1 [System Management Mode (SMM)].

The ASeg address range is located at a fixed address from A0000h–BFFFFh. The TSeg range is located at a variable base (specified by Core::X86::Msr::SMMAddr[TSegBase[47:17]]) with a variable size (specified by

Core::X86::Msr::SMMMask[TSegMask[47:17]]). These ranges provide a safe location for SMM code and data that is not readily accessible by non-SMM applications. The SMI handler can be located in one of these two ranges, or it can be located outside these ranges. These ranges must never overlap each other.

This register specifies how accesses to the ASeg and TSeg address ranges are controlled as follows:

- If [A,T]Valid == 1, then:
  - If in SMM, then:
    - If [A, T]Close == 0, then the accesses are directed to DRAM with memory type as specified in [A, T]MTypeDram.
    - If [A, T]Close == 1, then instruction accesses are directed to DRAM with memory type as specified in [A, T]MTypeDram and data accesses are directed at MMIO space and with attributes based on [A, T]MTypeIoWc.
  - If not in SMM, then the accesses are directed at MMIO space with attributes based on [A,T]MTypeIoWc.
- See 2.1.5.3.1.1 [Determining Memory Type].

	- 0 01-		
_lthree0_	_lthree0_core[3:0]; MSRC001_0113		
Bits	Description		
63:48	Reserved.		
47:17	TSegMask[47:17]: TSeg address range mask. Configurable. Reset: 0000_0000h. See		
	Core::X86::Msr::SMMAddr. AccessType: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.		
16:15	Reserved.		
14:12	<b>TMTypeDram: TSeg address range memory type</b> . Configurable. Reset: 0h. Specifies the memory type for		
	SMM accesses to the TSeg range that are directed to DRAM. AccessType:		
	(Core::X86::Msr::HWCR[SmmLock])? Read-only : Read-write.		

	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
11	Reserved.		
10:8	<b>AMType</b>	<b>Dram: ASeg Range Memory Type.</b> Configurable. Reset: 0h. Specifies the memory type for SMM	
		o the ASeg range that are directed to DRAM. AccessType: (Core::X86::Msr::HWCR[SmmLock])?	
		y : Read-write.	
	ValidValu		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
7:6	Reserved.		
5		<b>loWc</b> : <b>non-SMM TSeg address range memory type</b> . Configurable. Reset: 0. 0=UC (uncacheable).	
		rite combining). Specifies the attribute of TSeg accesses that are directed to MMIO space. AccessType:	
		36::Msr::HWCR[SmmLock]) ? Read-only : Read-write.	
4		loWc: non-SMM ASeg address range memory type. Configurable. Reset: 0. 0=UC (uncacheable).	
		rite combining). Specifies the attribute of ASeg accesses that are directed to MMIO space. AccessType:	
2	•	36::Msr::HWCR[SmmLock]) ? Read-only : Read-write.  end TSeg address range data accesses to MMIO. Configurable. Reset: 0. 1=When in SMM, direct	
3		ses in the TSeg address range to MMIO space. See AClose. AccessType:	
		36::Msr::HWCR[SmmLock]) ? Read-only : Read-write.	
2		send ASeg address range data accesses to MMIO. Configurable. Reset: 0. 1=When in SMM, direct	
_		sses in the ASeg address range to MMIO space. [A,T]Close allows the SMI handler to access the MMIO	
		ated in the same address region as the [A,T]Seg. When the SMI handler is finished accessing the MMIO	
		nust clear the bit. Failure to do so before resuming from SMM causes the CPU to erroneously read the	
		from MMIO space. AccessType: (Core::X86::Msr::HWCR[SmmLock])? Read-only: Read-write.	
1		nable TSeg SMM address range. Configurable. Reset: 0. 1=The TSeg address range SMM enabled.	
		pe: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.	
0		<b>nable ASeg SMM address range</b> . Configurable. Reset: 0. 1=The ASeg address range SMM enabled.	
	AccessTy	pe: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.	

# MSRC001\_0114 [Virtual Machine Control] (Core::X86::Msr::VM\_CR)

Reset: 0000_0000_0000_0000h.		
_lthree0	_lthree0_core[3:0]_thread[1:0]; MSRC001_0114	
Bits	Bits Description	
63:5	63:5 Reserved.	
4	4 <b>SymeDisable</b> : <b>SVME disable</b> . Configurable. Reset: 0. 0=Core::X86::Msr::EFER[SVME] is Read-write.	
	1=Core::X86::Msr::EFER[SVME] is Read-only,Error-on-write-1. See Lock for the access type of this field.	
	Attempting to set this field when (Core::X86::Msr::EFER[SVME] == 1) causes a #GP fault, regardless of the	

	state of Lock. See the docAPM2 section titled "Enabling SVM" for software use of this field.
3 <b>Lock: SVM lock.</b> Read-only, Volatile. Reset: 0. 0=SvmeDisable is Read-write. 1=SvmeDisable is Read	
	Core::X86::Msr::SvmLockKey[SvmLockKey] for the condition that causes hardware to clear this field.
2	Reserved.
1	<b>InterceptInit</b> : <b>intercept INIT</b> . Read-write, Volatile. Reset: 0. 0=INIT delivered normally. 1=INIT translated into
	a SX interrupt. This bit controls how INIT is delivered in host mode. This bit is set by hardware when the SKINIT
	instruction is executed.
0	Reserved.

#### MSRC001\_0115 [IGNNE] (Core::X86::Msr::IGNNE)

Reset: 0000_0000_0000_0000h.		
_lthree0_core[3:0]_thread[1:0]; MSRC001_0115		
Bits	Description	
63:1	Reserved.	
0	<b>IGNNE</b> : <b>current IGNNE state</b> . Read-write. Reset: 0. This bit controls the current state of the processor internal	
	IGNNE signal.	

# MSRC001\_0116 [SMM Control] (Core::X86::Msr::SMM\_CTL)

Reset: 0000 0000 0000 0000h.

The bits in this register are processed in the order of: SmmEnter, SmiCycle, SmmDismiss, RsmCycle and SmmExit. However, only the following combination of bits may be set in a single Write (all other combinations result in undefined behavior):

- SmmEnter and SmiCycle.
- SmmEnter and SmmDismiss.
- SmmEnter, SmiCycle and SmmDismiss.
- SmmExit and RsmCycle.

Software is responsible for ensuring that SmmEnter and SmmExit operations are properly matched and are not nested.

_lthree0_	_lthree0_core[3:0]_thread[1:0]; MSRC001_0116		
Bits	Description		
63:5	Reserved.		
4	4 RsmCycle: send RSM special cycle. Reset: 0. 1=Send a RSM special cycle.		
	AccessType: Core::X86::Msr::HWCR[SmmLock]? Error-on-read, Error-on-write: Write-only, Error-on-read.		
3	SmmExit: exit SMM. Reset: 0. 1=Exit SMM.		
	AccessType: Core::X86::Msr::HWCR[SmmLock]? Error-on-read, Error-on-write: Write-only, Error-on-read.		
2	SmiCycle: send SMI special cycle. Reset: 0. 1=Send a SMI special cycle.		
	AccessType: Core::X86::Msr::HWCR[SmmLock]? Error-on-read, Error-on-write: Write-only, Error-on-read.		
1	SmmEnter: enter SMM. Reset: 0. 1=Enter SMM.		
	AccessType: Core::X86::Msr::HWCR[SmmLock]? Error-on-read, Error-on-write: Write-only, Error-on-read.		
0	SmmDismiss: clear SMI. Reset: 0. 1=Clear the SMI pending flag.		
	AccessType: Core::X86::Msr::HWCR[SmmLock]? Error-on-read, Error-on-write: Write-only, Error-on-read.		

# MSRC001\_0117 [Virtual Machine Host Save Physical Address] (Core::X86::Msr::VM\_HSAVE\_PA)

Reset: 0000_0000_0000_0000h.			
	_lthree0_core[3:0]_thread[1:0]; MSRC001_0117		
	Bits	Description	
	63:48	Reserved.	
	47:12	2 VM_HSAVE_PA: physical address of host save area. Read-write. Reset: 0_0000_0000h. This register contains	
		the physical address of a 4-KB region where VMRUN saves host state and where vm-exit restores host state from.	
		Writing this register causes a #GP if (FFFF_FFFF_Fh >= VM_HSAVE_PA >= FFFD_0000_0h) or if either the	
		TSEG or ASEG regions overlap with the range defined by this register.	
	11:0	Reserved.	

# MSRC001\_0118 [SVM Lock Key] (Core::X86::Msr::SvmLockKey)

Read-write. Reset: Fixed,0000\_0000\_00000\_0000h.

\_lthree0\_\_cre[3:0]\_thread[1:0]; MSRC001\_0118

Bits Description

63:0 SvmLockKey: SVM lock key. Read-write. Reset: Fixed,0000\_0000\_0000h. Writes to this register when (Core::X86::Msr::VM\_CR[Lock] == 0) modify SvmLockKey. If ((Core::X86::Msr::VM\_CR[Lock] == 1) && (SvmLockKey != 0) && (The Write value == The value stored in SvmLockKey)) for a Write to this register then hardware updates Core::X86::Msr::VM\_CR[Lock] = 0.

#### MSRC001\_011A [Local SMI Status] (Core::X86::Msr::LocalSmiStatus)

Read-write. Reset: 0000 0000 0000 0000h.

This register returns the same information that is returned in Core::X86::Smm::LocalSmiStatus portion of the SMM save state. The information in this register is only updated when Core::X86::Msr::SMM\_CTL[SmmDismiss] is set by software.

lthree0 core[3:0] thread[1:0]; MSRC001 011A

Bits	Description
63:32	Reserved.

31:0 **LocalSmiStatus**. Read-write. Reset: 0000 0000h. See Core::X86::Smm::LocalSmiStatus.

#### MSRC001\_011B [AVIC Doorbell] (Core::X86::Msr::AvicDoorbell)

Reset: 0000 0000 0000 0000h.

The ApicId is a physical APIC Id; not valid for logical APIC ID.

See Core::X86::Cpuid::SvmRevFeatIdEdx[AVIC].

\_lthree0\_core[3:0]\_thread[1:0]; MSRC001\_011B

Bits	Description
63:8	Reserved.

7:0 **ApicId**: **APIC ID [7:0]**. Write-only, Error-on-read. Reset: 00h.

#### MSRC001\_011E [VM Page Flush] (Core::X86::Msr::VMPAGE\_FLUSH)

Writes to this MSR cause 4 KBs of encrypted, guest-tagged data to be flushed from caches if present.

\_lthree0\_core[3:0]\_thread[1:0]; MSRC001\_011E

Bits Description

63:12 VirtualAddr. Reset: X\_XXXX\_XXXX\_XXXXX. Guest physical address of page to flush.

AccessType: Core::X86::Msr::SYS\_CFG[SMEE] ? Write-only,Error-on-read : Error-on-read,Error-on-write.

11:0 ASID. Reset: XXXh. ASID to use for flush. Writing reserved values generates #GP.

AccessType: Core::X86::Msr::SYS\_CFG[SMEE] ? Write-only,Error-on-read : Error-on-read,Error-on-write.

# MSRC001\_0140 [OS Visible Work-around Length] (Core::X86::Msr::OSVW\_ID\_Length)

Read-write. Reset: 0000\_0000\_0000\_0000h.
\_lthree0\_core[3:0]\_thread[1:0]; MSRC001\_0140

Bits Description

63:16 Reserved.

15:0 OSVWIdLength: OS visible work-around ID length. Read-write. Reset: 0000h. See the Revision Guide for the definition of this field; see 1.2 [Reference Documents].

#### MSRC001\_0141 [OS Visible Work-around Status] (Core::X86::Msr::OSVW\_Status)

Read-write. Reset: 0000_0000_00000_0000h.			
_lthree0_core[3:0]_thread[1:0]; MSRC001_0141			
Bits	Description		
63:0	OsvwStatusBits: OS visible work-around status bits. Read-write. Reset: 0000_0000_0000_0000h. See the		
	Revision Guide for the definition of this field; see 1.2 [Reference Documents].		

#### MSRC001\_020[0...A] [Performance Event Select [5:0]] (Core::X86::Msr::PERF\_CTL)

Read-v	lead-write. Reset: 0000_0000_0000_0000h.			
See 2.1	See 2.1.14 [Performance Monitor Counters]. Core::X86::Msr::PERF_LEGACY_CTL is an alias of			
MSRC	MSRC001_020[6,4,2,0].			
		ead[1:0]_n0; MSRC001_0200		
	_lthree0_core[3:0]_thread[1:0]_n1; MSRC001_0202			
		ead[1:0]_n2; MSRC001_0204 ead[1:0]_n3; MSRC001_0206		
		ead[1:0]_n4; MSRC001_0208		
		ead[1:0]_n5; MSRC001_020A		
Bits	Descripti	on		
63:42	Reserved.			
41:40	HostGue	stOnly: count only host/guest events. Read-write. Reset: 0h.		
	ValidValu	ies:		
	Value	Description		
	0h	Count all events, irrespective of guest/host.		
	1h	Count guest events if [SVME] == 1.		
	2h	Count host events if [SVME] == 1.		
	3h	Count all guest and host events if [SVME] == 1.		
30.26	Reserved.			
$\overline{}$		ect[11:8]: performance event select. Read-write. Reset: 0h.		
31:24		:: <b>counter mask</b> . Read-write. Reset: 00h. Controls the number of events counted per clock cycle.		
	ValidValu			
		Description		
	00h	The corresponding PERF_CTR[5:0] register increments by the number of events occurring in a clock		
		cycle. See 2.1.14.2 [Large Increment per Cycle Events] for events that can increment greater than 15		
	7Fl- 01l-	per cycle.		
	7Fh-01h			
		occurring in a clock cycle is greater than or equal to the CntMask value. When Inv == 1, the corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock		
		cycle is less than CntMask value.		
	FFh-	Reserved.		
	80h	Reserved.		
22		ortto		
		rt counter mask. Read-write. Reset: 0. See CntMask.		
		<b>le performance counter</b> . Read-write. Reset: 0. 1=Performance event counter is enabled.		
21	Reserved.			
20		<b>le APIC interrupt</b> . Read-write. Reset: 0. 1=APIC performance counter LVT interrupt is enabled to		
	0	an interrupt via Core::X86::Apic::PerformanceCounterLvtEntry when the performance counter		
10	overflows.			
19	Reserved.			
18	<b>Edge: edge detect.</b> Read-write. Reset: 0. 0=Level detect. 1=Zero-to-one Edge detect. Read-write. The edge of			
mode increments the counter when a transition happens on the monitored event. If the event selected is ch				
without disabling the counter, an extra edge is falsely detected when the first event is a static 0 and the sevent is a static one. To avoid this false edge detection, disable the counter when changing the event and applies the counter with a second MSP write.				
17.16	enable the counter with a second MSR write.			
17:16	6 OsUserMode: OS and user mode. Read-write. Reset: 0h.			
	ValidValues:			
Value Description				
	0h	Count no events.		
	1h	Count user events (CPL > 0).		
	2h	Count OS events (CPL = 0).		
3h Count all events, irrespective of the CPL.		Count all events, irrespective of the CPL.		

15:8	<b>UnitMask</b> : <b>event qualification</b> . Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the
	event specified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise
	stated, the UnitMask values shown may be combined (logically ORed) to select any desired combination of the
	sub-events for a given event. In some cases, certain combinations can result in misleading counts, or the
	UnitMask value is an ordinal rather than a bit mask. These situations are described where applicable, or should be
	obvious from the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.
	When selecting an event for which not all UnitMask bits are defined, the undefined UnitMask bits should be set
	to zero.
7:0	<b>EventSelect[7:0]</b> : <b>event select</b> . Read-write. Reset: 00h. EventSelect[11:0] = {EventSelect[11:8],
	EventSelect[7:0]}. EventSelect specifies the event or event duration in a processor unit to be counted by the

# MSRC001\_020[1...B] [Performance Event Counter [5:0]] (Core::X86::Msr::PERF\_CTR)

Note: When counting events that capable of counting greater than 15 events per cycle (MergeEvent) the even and the corresponding odd PERF\_CTR must be paired to appear as a single 64 bit counter. See 2.1.14.2 [Large Increment per Cycle Events].

corresponding PERF\_CTR[5:0] register. The events are specified in 2.1.14.3 [Core Performance Monitor Counters]. Some events are Reserved; when a Reserved event is selected, the results are undefined.

Core::X86::Msr::PERF\_CTL. Core::X86::Msr::PERF\_LEGACY\_CTR is an alias of MSRC001\_020[7,5,3,1]. Also can be read via x86 instructions RDPMC ECX = [05:00].

be read via x86 instructions RDPMC ECX = [05:00].		
_lthree0_core[3:0]_thread[1:0]_n0; MSRC001_0201		
_lthree0_core[3:0]_thread[1:0]_n1; MSRC001_0203		
_lthree0_core[3:0]_thread[1:0]_n2; MSRC001_0205		
_lthree0_core[3:0]_thread[1:0]_n3; MSRC001_0207		
_lthree0_core[3:0]_thread[1:0]_n4; MSRC001_0209		
_lthree0_core[3:0]_thread[1:0]_n5; MSRC001_020B		
Bits Description		
63:48 Reserved.		
47:0 <b>CTR</b> : <b>performance counter value</b> . Read-write, Volatile. Reset: 0000_0000_0000h.		

#### MSRC001 023[0...A] [L3 Performance Event Select [5:0]] (Core::X86::Msr::ChL3PmcCfg)

= 1 71	2 33 (	87
Read-write. Reset: 0000_0000_0000_00	00h.	
See 2.1.14.4 [L3 Cache Performance Mo	onitor Counters].	
_lthree0_n0; MSRC001_0230		
_lthree0_n1; MSRC001_0232		
_lthree0_n2; MSRC001_0234		
_lthree0_n3; MSRC001_0236		
_lthree0_n4; MSRC001_0238		
_lthree0_n5; MSRC001_023A		
Dita Description		

#### Bits | Description

63:56 **ThreadMask**. Read-write. Reset: 00h. Controls which of the up to 8 threads in the complex are being counted (Dependent upon number of cores). In non-SMT mode, thread 0 must be selected. One or more threads must be selected unless otherwise specified by the specific L3PMC event.

#### ValidValues:

Bit	Description
[0]	Core 0 Thread 0 mask.
[1]	Core 0 Thread 1 mask.
[2]	Core 1 Thread 0 mask.
[3]	Core 1 Thread 1 mask.
[4]	Core 2 Thread 0 mask.
[5]	Core 2 Thread 1 mask.
[6]	Core 3 Thread 0 mask.
[7]	Core 3 Thread 1 mask.

55:52 Reserved.

51:48	<b>SliceMask</b> . Read-write. Reset: 0h. Controls which L3 slices are counting this event. One or more Slices must be			
	selected unless otherwise specified by the specific L3PMC event.			
	ValidValues:			
	Bit Description			
	[0] L3 Slice 0 mask.			
	[1]	L3 Slice 1 mask.		
	[2]	L3 Slice 2 mask.		
	[3]	L3 Slice 3 mask.		
47:23	Reserved.			
22	Enable: Enable L3 performance counter. Read-write. Reset: 0. 1=Enable.			
21:16	Reserved.			
15:8	<b>UnitMask</b> : <b>event qualification</b> . Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the			
	event specified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise			
	stated, the UnitMask values shown may be combined (logically ORed) to select any desired combination of the			
	sub-events for a given event. In some cases, certain combinations can result in misleading counts, or the			
	UnitMask value is an ordinal rather than a bit mask. These situations are described where applicable, or should be			
	obvious from the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.			
	When selecting an event for which not all UnitMask bits are defined, the undefined UnitMask bits should be set			
	to zero.			

# MSRC001\_023[1...B] [L3 Performance Event Counter [5:0]] (Core::X86::Msr::ChL3Pmc)

EventSel: event select. Read-write. Reset: 00h.

	= ,
Reset:	0000_0000_0000_0000h.
Also c	an be read via x86 instructions RDPMC ECX = [0F:0A].
_lthree0_	n0; MSRC001_0231
_lthree0_	n1; MSRC001_0233
_lthree0_	n2; MSRC001_0235
_lthree0_	n3; MSRC001_0237
_lthree0_	n4; MSRC001_0239
_lthree0_	n5; MSRC001_023B
Bits	Description
63:49	Reserved.
48	Overflow. Read-write. Reset: 0.
47:32	CountHi. Read-write, Volatile. Reset: 0000h.
31:0	CountLo. Read-write, Volatile. Reset: 0000_0000h.

# MSRC001\_024[0...6] [Data Fabric Performance Event Select [3:0]] (Core::X86::Msr::DF\_PERF\_CTL)

MSRC001_024[00] [Data Fabric Performance Event Select [5:0]] (Core::A00::MSr::DF_PERF_C1L)	
Read-write. Reset: 0000_0000_0000_0000h.	
See 2.1.14 [Performance Monitor Counters].	
The DF Performance Monitors are shared by all cores/threads in the node. See 2.1.9 [Register Sharing].	
_n0; MSRC001_0240	
_n1; MSRC001_0242	
_n2; MSRC001_0244	
_n3; MSRC001_0246	
Bits Description	
63:61 Reserved.	
60:59 <b>EventSelect[13:12]: performance event select.</b> Read-write. Reset: 0h.	
58:36 Reserved.	
35:32 <b>EventSelect[11:8]</b> : <b>performance event select</b> . Read-write. Reset: 0h. See EventSelect[7:0].	
31:23 Reserved.	
22 <b>En: enable performance counter</b> . Read-write. Reset: 0. 1=Performance event counter is enabled.	
21:16 Reserved.	

15:8	<b>UnitMask</b> : <b>event qualification</b> . Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the
	event specified by EventSelect. All events selected by UnitMask are simultaneously monitored.

**EventSelect[7:0]: event select.** Read-write. Reset: 00h. This field, along with EventSelect[13:12] and EventSelect[11:8] above, combine to form the 14-bit event select field, EventSelect[13:0]. EventSelect specifies the event or event duration in a processor unit to be counted by the corresponding DF\_PERF\_CTR[3:0] register. Some events are reserved; when a reserved event is selected, the results are undefined.

# MSRC001\_024[1...7] [Data Fabric Performance Event Counter [3:0]] (Core::X86::Msr::DF\_PERF\_CTR)

See Core::X86::Msr::DF\_PERF\_CTL. Also can be read via x86 instructions RDPMC ECX = [09:06].

The DF Performance Monitors are shared by all cores/threads in the node. See 2.1.9 [Register Sharing].

n0; MSRC001\_0241

\_n1; MSRC001\_0243

\_n2; MSRC001\_0245

n3; MSRC001\_0247

# Bits Description

ValidValues:
Value De

Fh-0h

Description

1/2^<Value> Watts

63:48 Reserved.

47:0 **CTR[47:0]**: **performance counter value[47:0]**. Read-write, Volatile. Reset: 0000\_0000\_0000h. The current value of the event counter.

# MSRC001 0299 [RAPL Power Unit] (Core::X86::Msr::RAPL PWR UNIT)

WISK	J001_0298	[RAPL Power Unit] (Core:::X86::Msr::RAPL_PWR_UNIT)	
Read-	-only,Volatile. Reset: 0000_0000_000A_1003h.		
_lthree0;	_lthree0; MSRC001_0299		
Bits	Descripti	on .	
63:20	Reserved.		
19:16	multiplier	<b>Units in seconds</b> . Read-only, Volatile. Reset: Ah. Time information (in Seconds) is based on the $1/2^TU$ ; where TU is an unsigned integer. Default value is 1010b, indicating time unit is in 976 and increment.	
	ValidValu	nes:	
	Value	Description	
	Fh-0h	1/2^ <value> Seconds</value>	
15:13	Reserved.		
12:8	multiplier	<b>ergy Status Units</b> . Read-only, Volatile. Reset: 10h. Energy information (in Joules) is based on the 1/2^ESU; where ESU is an unsigned integer. Default value is 10000b, indicating energy status unit is icro-Joules increment.	
	ValidValı	ies:	
	Value	Description	
	1Fh-00h	1/2^ <value> Joules</value>	
7:4	Reserved.		
3:0		er Units. Read-only, Volatile. Reset: 3h. Power information (in Watts) is based on the multiplier, 1/ere PU is an unsigned integer. Default value is 0011b, indicating power unit is in 1/8 Watts increment.	

#### MSRC001\_029A [Core Energy Status] (Core::X86::Msr::CORE\_ENERGY\_STAT)

Read-only, Volatile. Reset: 0000_0000_0000_0000h.	
_lthree0_	_core[3:0]; MSRC001_029A
Bits	Description
63:32	Reserved.
31:0	TotalEnergyConsumed. Read-only,Volatile. Reset: 0000_0000h.

MSRC001_029B [Package Energy Status] (Core::X86::Msr::PKG_ENERGY_STAT)		
Read-only, Volatile. Reset: 0000_0000_0000_0000h.		
MSRC001_029B		
Bits	Description	
63:32	Reserved.	
31:0	TotalEnergyConsumed. Read-only. Volatile. Reset: 0000 0000h.	

#### MSRC001\_02F0 [Protected Processor Inventory Number Control] (Core::X86::Msr::PPIN\_CTL)

MSRC0	MSRC001_02F0		
Bits	Description		
63:2	Reserved.		
1	<b>PPIN_EN</b> . Unpredictable. Reset: X. 0=Reading Core::X86::Msr::PPIN will cause a #GP.		
	1=Core::X86::Msr::PPIN is accessible using RDMSR. Once set, attempting to write 1 to		
	Core::X86::Msr::PPIN_CTL[Lockout] will cause a #GP.		
0	<b>Lockout</b> . Unpredictable. Reset: X. 0=Writes to Core::X86::Msr::PPIN_CTL are permitted if PPIN_EN=0.		
	1=Further writes to Core::X86::Msr::PPIN_CTL are ignored.		
	<b>Description</b> : Writing 1 to Core::X86::Msr::PPIN_CTL[Lockout] is permitted only if		
	Core::X86::Msr::PPIN_CTL[PPIN_EN] == 0.		
	BIOS should provide an opt-in menu to enable the user to turn on Core::X86::Msr::PPIN_CTL[PPIN_EN] for		
	privileged inventory initialization agent to access Core::X86::Msr::PPIN. After reading Core::X86::Msr::PPIN,		
	the privileged inventory initialization agent should write 00b followed by 01b to Core::X86::Msr::PPIN_CTL to		
	disable further access to MSR_PPIN and prevent unauthorized modification to MSR_PPIN_CTL.		
	Once this bit is written with 1, subsequent writes to this register are ignored, and a reset (warm or cold) is		
	required in order to clear it, which gives BIOS the opportunity to set it again at the next boot.		

# MSRC001\_02F1 [Protected Processor Inventory Number] (Core::X86::Msr::PPIN)

A unique value within a given CPUID family/model/stepping signature that a privileged inventory initialization agent can access to identify each physical processor, when access to MSR\_PPIN is enabled. Access to MSR\_PPIN is permitted only if MSR\_PPIN\_CTL[1:0] == 10b.

MSRC001\_02F1

Bits	Description
63:0	<b>PPIN</b> : <b>Protected Processor Inventory Number</b> . Reset: Fixed,XXXX_XXXX_XXXX_XXXX.
	AccessType: ({Core::X86::Msr::PPIN_CTL[PPIN_EN], Core::X86::Msr::PPIN_CTL[Lockout]} == 2h)?
	Read, Error-on-write: Error-on-read, Error-on-write.

# 2.1.13.4 MSRs - MSRC001\_1xxx

See 1.4.3 [Register Mnemonics] for a description of the register naming convention. MSRs are accessed through x86 WRMSR and RDMSR instructions.

# MSRC001\_1002 [CPUID Features for CPUID Fn00000007\_E[A,B]X] (Core::X86::Msr::CPUID\_7\_Features)

Read-write.		
Core::	Core::X86::Msr::CPUID_7_Features[63:32] provides control over values read from	
Core::	Core::X86::Cpuid::StructExtFeatIdEax0; Core::X86::Msr::CPUID_7_Features[31:0] provides control over values read	
from C	from Core::X86::Cpuid::StructExtFeatIdEbx0.	
_lthree0_core[3:0]_thread[1:0]; MSRC001_1002		
Bits	Description	
63:30	Reserved.	
29	SHA. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[SHA].	
28:25	Reserved.	

24	<b>CLWB</b> : <b>cache line write back</b> . Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[CLWB].
23	CLFSHOPT. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[CLFSHOPT].
22:21	Reserved.
20	SMAP. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[SMAP].
19	ADX. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[ADX].
18	RDSEED. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[RDSEED].
17:16	Reserved.
15	PQE. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[PQE].
14:13	Reserved.
12	<b>PQM</b> . Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[PQM].
11:9	Reserved.
8	BMI2. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[BMI2].
7	SMEP. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[SMEP].
6	Reserved.
5	AVX2. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[AVX2].
4	Reserved.
3	<b>BMI1</b> . Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[BMI1].
2:1	Reserved.
0	FSGSBASE. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[FSGSBASE].

# MSRC001\_1003 [Thermal and Power Management CPUID Features] (Core::X86::Msr::CPUID\_PWR\_THERM)

Read-	Read-write.	
Core::X86::Msr::CPUID_PWR_THERM provides control over values read from		
Core::	Core::X86::Cpuid::ThermalPwrMgmtEcx.	
_lthree0_core[3:0]_thread[1:0]; MSRC001_1003		
Bits	Description	
63:1	Reserved.	
0	EffFreq. Read-write. Reset: Core::X86::Cpuid::ThermalPwrMgmtEcx[EffFreq].	

# MSRC001\_1004 [CPUID Features for CPUID Fn00000001\_E[C,D]X] (Core::X86::Msr::CPUID\_Features)

Read-	Read-write.		
Core::	Core::X86::Msr::CPUID_Features[63:32] provides control over values read from Core::X86::Cpuid::FeatureIdEcx;		
Core::X86::Msr::CPUID_Features[31:0] provides control over values read from Core::X86::Cpuid::FeatureIdEdx.			
_lthree0_	_lthree0_core[3:0]_thread[1:0]; MSRC001_1004		
Bits	Description		
63	Reserved.		
62	RDRAND. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[RDRAND].		
61	<b>F16C</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[F16C].		
60	AVX. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[AVX].		
59	<b>OSXSAVE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[OSXSAVE]. Modifies		
	Core::X86::Cpuid::FeatureIdEcx[OSXSAVE] only if CR4[OSXSAVE].		
58	<b>XSAVE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[XSAVE].		
57	<b>AES</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[AES]. Modifies		
	Core::X86::Cpuid::FeatureIdEcx[AES] only if the reset value is 1.		
56	Reserved.		
55	<b>POPCNT</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[POPCNT].		
54	MOVBE. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[MOVBE].		
53	<b>X2APIC</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[X2APIC].		
52	SSE42. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[SSE42].		
51	SSE41. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[SSE41].		

50:46	Reserved.
45	<b>CMPXCHG16B</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[CMPXCHG16B].
44	FMA. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[FMA].
43:42	Reserved.
41	SSSE3. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[SSSE3].
40:36	Reserved.
35	Monitor. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[Monitor]. Modifies
	Core::X86::Cpuid::FeatureIdEcx[Monitor] only if ~Core::X86::Msr::HWCR[MonMwaitDis].
34	Reserved.
33	<b>PCLMULQDQ</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[PCLMULQDQ]. Modifies
	Core::X86::Cpuid::FeatureIdEcx[PCLMULQDQ] only if the reset value is 1.
32	SSE3. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[SSE3].
31:29	Reserved.
28	HTT. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[HTT].
27	Reserved.
26	SSE2. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[SSE2].
25	<b>SSE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[SSE].
24	<b>FXSR</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[FXSR].
23	<b>MMX</b> : <b>MMX</b> instructions. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MMX].
22:20	Reserved.
19	<b>CLFSH</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[CLFSH].
18	Reserved.
17	<b>PSE36</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PSE36].
16	<b>PAT</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PAT].
15	<b>CMOV</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[CMOV].
14	MCA. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MCA].
13	<b>PGE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PGE].
12	MTRR. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MTRR].
11	SysEnterSysExit. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[SysEnterSysExit].
10	Reserved.
9	APIC. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[APIC]. Modifies
	Core::X86::Cpuid::FeatureIdEdx[APIC] only if Core::X86::Msr::APIC_BAR[ApicEn].
8	<b>CMPXCHG8B</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[CMPXCHG8B].
7	MCE. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MCE].
6	PAE. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PAE].
5	MSR. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MSR].
4	<b>TSC</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[TSC].
3	<b>PSE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PSE].
2	<b>DE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[DE].
1	VME. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[VME].
0	<b>FPU</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[FPU].

# MSRC001\_1005 [CPUID Features for CPUID Fn80000001\_E[C,D]X] (Core::X86::Msr::CPUID\_ExtFeatures)

Read-write.
recute write.

Core::X86::Msr::CPUID\_ExtFeatures[63:32] provides control over values read from

Core::X86::Cpuid::FeatureExtIdEcx; Core::X86::Msr::CPUID\_ExtFeatures[31:0] provides control over values read from

Core::X86::Cpuid::FeatureExtIdEdx.

lthree0\_core[3:0]\_thread[1:0]; MSRC001\_1005

# Bits Description

GD.	
63	Reserved.
62	AdMskExtn. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[AdMskExtn].
61	MwaitExtended. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[MwaitExtended].
60	<b>PerfCtrExtLLC</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[PerfCtrExtLLC].
59	<b>PerfTsc</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[PerfTsc].
58	<b>DataBreakpointExtension</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension].
57	Reserved.
56	<b>PerfCtrExtDF</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[PerfCtrExtDF].
55	<b>PerfCtrExtCore</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[PerfCtrExtCore].
54	<b>TopologyExtensions</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].
53:50	Reserved.
49	TCE. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[TCE].
48	<b>FMA4</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[FMA4].
47	<b>LWP</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LWP].
46	Reserved.
45	<b>WDT</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[WDT].
44	<b>SKINIT</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SKINIT].
43	XOP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[XOP].
42	IBS. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[IBS].
41	<b>OSVW</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[OSVW].
40	ThreeDNowPrefetch. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ThreeDNowPrefetch].
39	MisAlignSse. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse].
38	SSE4A. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SSE4A].
37	<b>ABM</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ABM].
36	AltMovCr8. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8].
35	<b>ExtApicSpace</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace].
34	SVM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SVM].
33	CmpLegacy. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy].
32	<b>LahfSahf</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf].
31	<b>ThreeDNow: 3DNow! instructions</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow].
30	ThreeDNowExt. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt].
29	LM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[LM].
28	Reserved.
27	<b>RDTSCP</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].
26	<b>Page1GB</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].
25	<b>FFXSR</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FFXSR].
24	<b>FXSR</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR].
23	<b>MMX</b> : <b>MMX</b> instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX].
22	<b>MmxExt</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MmxExt].
21	Reserved.
20	NX. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[NX].
19:18	Reserved.
17	<b>PSE36</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PSE36].
16	PAT. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PAT].
15	CMOV. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[CMOV].
14	MCA. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MCA].
13	PGE. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PGE].
12	MTRR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MTRR].
14	mine. Read-witte. Reset. Gote200 Spuid! cataledatadua[mine].

11	SysCallSysRet. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[SysCallSysRet].
10	Reserved.
9	APIC. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[APIC].
8	CMPXCHG8B. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[CMPXCHG8B].
7	MCE. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MCE].
6	PAE. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PAE].
5	MSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MSR].
4	TSC. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[TSC].
3	<b>PSE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PSE].
2	<b>DE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[DE].
1	VME. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[VME].
0	FPU. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FPU].

# MSRC001\_1019 [Address Mask For DR1 Breakpoint] (Core::X86::Msr::DR1\_ADDR\_MASK)

Read-	write. Reset: 0000_0000_0000_0000h.
Suppo	ort indicated by Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension].
_lthree0_	_core[3:0]_thread[1:0]; MSRC001_1019
Bits	Description
63:32	Reserved.
31:0	AddrMask: mask for DR linear address data breakpoint DR1. Read-write. Reset: 0000_0000h. 1=Exclude bit
	into address compare. 0=Include bit into address compare. See Core::X86::Msr::DR1_ADDR_MASK.
	AddrMask[11:0] qualifies the DR1 linear address instruction breakpoint, allowing the DR1 instruction breakpoint
	on a range of addresses in memory.

# MSRC001\_101A [Address Mask For DR2 Breakpoint] (Core::X86::Msr::DR2\_ADDR\_MASK)

Read-	write. Reset: 0000_0000_0000_0000h.
Suppo	ort indicated by Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension].
_lthree0_	_core[3:0]_thread[1:0]; MSRC001_101A
Bits	Description
63:32	Reserved.
31:0	AddrMask: mask for DR linear address data breakpoint DR2. Read-write. Reset: 0000_0000h. 1=Exclude bit
	into address compare. 0=Include bit into address compare. See Core::X86::Msr::DR0_ADDR_MASK.
	AddrMask[11:0] qualifies the DR2 linear address instruction breakpoint, allowing the DR2 instruction breakpoint
	on a range of addresses in memory.

# MSRC001\_101B [Address Mask For DR3 Breakpoint] (Core::X86::Msr::DR3\_ADDR\_MASK)

	- ,
Read-	write. Reset: 0000_0000_0000_0000h.
Suppo	ort indicated by Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension].
_lthree0_	_core[3:0]_thread[1:0]; MSRC001_101B
Bits	Description
63:32	Reserved.
31:0	AddrMask: mask for DR linear address data breakpoint DR3. Read-write. Reset: 0000_0000h. 1=Exclude bit
	into address compare. 0=Include bit into address compare. See Core::X86::Msr::DR0_ADDR_MASK.
	AddrMask[11:0] qualifies the DR3 linear address instruction breakpoint, allowing the DR3 instruction breakpoint
	on a range of addresses in memory.

# MSRC001\_1023 [Table Walker Configuration] (Core::X86::Msr::TW\_CFG)

Read-	write. Reset: 0000_0000_0000_0000h.
_lthree0	_core[3:0]; MSRC001_1023
Bits	Description
63:50	Reserved.
49	TwCfgCombineCr0Cd: combine CR0_CD for both threads of a core. Read-write. Reset: 0. Init: BIOS,1.

	1=The host Cr0_Cd values from the two threads are OR'd together and used by both threads.
48:0	Reserved.

#### MSRC001\_1027 [Address Mask For DR0 Breakpoints] (Core::X86::Msr::DR0\_ADDR\_MASK)

Read-write. Reset: 0000_0000_0000_0000h.
Support for DR0[31:12] is indicated by Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension]. See
Core::X86::Msr::DR1_ADDR_MASK.
_lthree0_core[3:0]_thread[1:0]; MSRC001_1027

L	_11111111111111111111111111111111111111	_core[5.0]_unread[1.0], wishCoot_1027
	Bits	Description
	63:32	Reserved.
	31:0	<b>DR0:</b> mask for DR0 linear address data breakpoint. Read-write. Reset: 0000_0000h. 1=Exclude bit into
		address compare. 0=Include bit into address compare. See Core::X86::Msr::DR1_ADDR_MASK. This field
		qualifies the DR0 linear address data breakpoint, allowing the DR0 data breakpoint on a range of addresses in
		memory. AddrMask[11:0] qualifies the DR0 linear address instruction breakpoint, allowing the DR0 instruction
١		breakpoint on a range of addresses in memory. DR0[31:12] is only valid for data breakpoints. The legacy DR0

breakpoint function is provided by DR0[31:0] == 0000\_0000h. The mask bits are active high. DR0 is always

# MSRC001\_1030 [IBS Fetch Control] (Core::X86::Msr::IBS\_FETCH\_CTL)

used, and it can be used in conjunction with any debug function that uses DR0.

Reset: 0000\_0000\_0000\_0000h.

See 2.1.15 [Instruction Based Sampling (IBS)].

The IBS fetch sampling engine is described as follows:

- The periodic fetch counter is an internal 20-bit counter:
  - The periodic fetch counter [19:4] is set to IbsFetchCnt[19:4] and the periodic fetch counter [3:0] is set according to IbsRandEn when IbsFetchEn is changed from 0 to 1.
  - It increments for every fetch cycle that completes when IbsFetchEn == 1 and IbsFetchVal == 0.
    - The periodic fetch counter is undefined when IbsFetchEn == 0 or IbsFetchVal == 1.
  - When IbsFetchCnt[19:4] is read it returns the current value of the periodic fetch counter [19:4].
- When the periodic fetch counter reaches {IbsFetchMaxCnt[19:4],0h} and the selected instruction fetch completes or is aborted:
  - IbsFetchVal is set to 1.
    - Drivers can't assume that IbsFetchCnt[19:4] is 0 when IbsFetchVal == 1.
- The status of the operation is written to the IBS fetch registers (this register, Core::X86::Msr::IBS\_FETCH\_LINADDR and Core::X86::Msr::IBS\_FETCH\_PHYSADDR).
- An interrupt is generated as specified by Core::X86::Msr::IBS\_CTL. The interrupt service routine associated with this interrupt is responsible for saving the performance information stored in IBS execution registers.

	with this interrupt is responsible for saving the performance information stored in 125 execution registers.
_lthree0_	_core[3:0]_thread[1:0]; MSRC001_1030
Bits	Description
63:59	Reserved.
58	<b>IbsFetchL2Miss: L2 cache miss for the sampled fetch</b> . Read-only, Volatile. Reset: 0. 1=The instruction fetch
	missed in the L2 Cache. Qualified by (IbsFetchComp == 1).
57	<b>IbsRandEn</b> : <b>random instruction fetch tagging enable</b> . Read-write. Reset: 0. 0=Bits[3:0] of the fetch counter
	are set to 0h when IbsFetchEn is set to start the fetch counter. 1=Bits[3:0] of the fetch counter are randomized
	when IbsFetchEn is set to start the fetch counter.
56	<b>IbsL2TlbMiss</b> : <b>instruction cache L2TLB miss</b> . Read-only, Volatile. Reset: 0. 1=The instruction fetch missed in
	the L2 TLB.
55	<b>IbsL1TlbMiss</b> : <b>instruction cache L1TLB miss</b> . Read-only, Volatile. Reset: 0. 1=The instruction fetch missed in
	the L1 TLB.
54:53	<b>IbsL1TlbPgSz</b> : <b>instruction cache L1TLB page size</b> . Read-only, Volatile. Reset: 0h. Indicates the page size of the
	translation in the L1 TLB. This field is only valid if IbsPhyAddrValid == 1.
	ValidValues:
	Value Description

	0h	4 KB	
	1h	2 MB	
	2h	1 GB	
	3h	16K	
52	IbsPhyAddrValid: instruction fetch physical address valid. Read-only, Volatile. Reset: 0. 1=The physical		
		Core::X86::Msr::IBS_FETCH_PHYSADDR and the IbsL1TlbPgSz field are valid for the instruction	
	fetch.		
51	<b>IbsIcMiss</b> : <b>instruction cache miss</b> . Read-only, Volatile. Reset: 0. 1=The instruction fetch missed in the		
	instructio		
50		<b>Comp: instruction fetch complete</b> . Read-only, Volatile. Reset: 0. 1=The instruction fetch completed and	
		s available for use by the instruction decoder.	
49	<b>IbsFetchVal</b> : <b>instruction fetch valid</b> . Read-only, Volatile. Reset: 0. 1=New instruction fetch data available. When		
		set, the fetch counter stops counting and an interrupt is generated as specified by	
	Core::X86::Msr::IBS_CTL. This bit must be cleared for the fetch counter to start counting. When clearing this bit,		
		can write 0000h to IbsFetchCnt[19:4] to start the fetch counter at IbsFetchMaxCnt[19:4].	
		En: instruction fetch enable. Read-write. Reset: 0. 1=Instruction fetch sampling is enabled.	
47:32		<b>Lat: instruction fetch latency</b> . Read-only, Volatile. Reset: 0000h. Indicates the number of clock cycles	
		n the instruction fetch was initiated to when the data was delivered to the core. If the instruction fetch is	
		d before the fetch completes, this field returns the number of clock cycles from when the instruction	
	fetch was initiated to when the fetch was abandoned.		
31:16		Cnt[19:4]. Read-write, Volatile. Reset: 0000h. Provides Read/Write access to bits[19:4] of the periodic	
		nter. Programming this field to a value greater than or equal to IbsFetchMaxCnt[19:4] results in	
1 - 0		behavior.	
15:0		MaxCnt[19:4]. Read-write. Reset: 0000h. Specifies bits[19:4] of the maximum count value of the	
		etch counter. Programming this field to 0000h and setting IbsFetchEn results in undefined behavior.	
	Bits[3:0]	of the maximum count are always 0000b.	

# MSRC001\_1031 [IBS Fetch Linear Address] (Core::X86::Msr::IBS\_FETCH\_LINADDR)

Read-write, Volatile. Reset: 0000_0000_00000_0000h.			
Reset: 0000_0000_0000_0000h.			
_lthree0_core[3:0]_thread[1:0]; MSRC001_1031			
Bits	Description		
63:0	<b>IbsFetchLinAd</b> : <b>instruction fetch linear address</b> . Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
	Provides the linear address in canonical form for the tagged instruction fetch.		

# MSRC001\_1032 [IBS Fetch Physical Address] (Core::X86::Msr::IBS\_FETCH\_PHYSADDR)

_lthree0_core[3:0]_thread[1:0]; MSRC001_1032		
Bits	Description	
63:48	Reserved.	
47:0	<b>IbsFetchPhysAd</b> : <b>instruction fetch physical address</b> . Read-write, Volatile. Reset: 0000_0000_0000h. Provides	
	the physical address for the tagged instruction fetch. The lower 12 bits are not modified by address translation, so	
	they are always the same as the linear address. This field contains valid data only if	
	Core::X86::Msr::IBS_FETCH_CTL[IbsPhyAddrValid] is asserted.	

# MSRC001\_1033 [IBS Execution Control] (Core::X86::Msr::IBS\_OP\_CTL)

Reset: 0000 0000 0000 0000h.

See 2.1.15 [Instruction Based Sampling (IBS)].

The IBS execution sampling engine is described as follows for IbsOpCntCtl == 1. If IbsOpCntCtl == 1n then references to "periodic op counter" mean "periodic cycle counter".

- The periodic op counter is an internal 27-bit counter:
  - It is set to IbsOpCurCnt[26:0] when IbsOpEn is changed from 0 to 1.
  - It increments every dispatched op when IbsOpEn == 1 and IbsOpVal == 0.

- The periodic op counter is undefined when IbsOpEn == 0 or IbsOpVal == 1.
- When IbsOpCurCnt[26:0] is read then it returns the current value of the periodic micro-op counter [26:0].
- When the periodic micro-op counter reaches IbsOpMaxCnt:
  - The next dispatched micro-op is tagged if IbsOpCntCtl == 1. A valid op in the next dispatched line is tagged if IbsOpCntCtl == 0. See IbsOpCntCtl.
  - The periodic micro-op counter [26:7] = 0; [6:0] is randomized by hardware.
- The periodic micro-op counter is not modified when a tagged micro-op is flushed.
- When a tagged micro-op is retired:
  - IbsOpVal is set to 1.
    - Drivers can't assume that IbsOpCurCnt == 0 when IbsOpVal == 1.
- The status of the operation is written to the IBS execution registers (this register, Core::X86::Msr::IBS\_OP\_RIP, Core::X86::Msr::IBS\_OP\_DATA, Core::X86::Msr::IBS\_OP\_DATA2, Core::X86::Msr::IBS\_OP\_DATA3, Core::X86::Msr::IBS\_DC\_LINADDR and Core::X86::Msr::IBS\_DC\_PHYSADDR).
- An interrupt is generated as specified by Core::X86::Msr::IBS\_CTL. The interrupt service routine associated with this interrupt is responsible for saving the performance information stored in IBS execution registers.

		interrupt is responsible for saving the performance information stored in 1115 execution registers.	
_lthree0_core[3:0]_thread[1:0]; MSRC001_1033			
Bits	Descripti	ion	
63:59	Reserved	•	
58:32	<b>IbsOpCurCnt[26:0]</b> : <b>periodic op counter current count</b> . Read-write, Volatile. Reset: 000_0000h. Returns the		
	current va	alue of the periodic op counter.	
31:27	Reserved	•	
26:20	IbsOpMa	axCnt[26:20]: periodic op counter maximum count. Read-write. Reset: 00h. See IbsOpMaxCnt[19:4].	
19	IbsOpCn	atCtl: periodic op counter count control. Read-write. Reset: 0. 0=Count clock cycles; a 1-of-4 round-	
		nter selects an op in the next dispatch line; if the op pointed to by the round-robin counter is invalid,	
	then the n	next younger valid op is selected. 1=Count dispatched Micro-Ops; when a roll-over occurs, the counter is	
	preloaded	with a pseudorandom 7-bit value between 1 and 127.	
18	<b>IbsOpVal</b> : <b>micro-op sample valid</b> . Read-write, Volatile. Reset: 0. 1=New instruction execution data available;		
	the period	lic op counter is disabled from counting. An interrupt may be generated when this bit is set as specified	
	by Core::X86::Msr::IBS_CTL[LvtOffset].		
17	<b>IbsOpEn</b> : <b>micro-op sampling enable</b> . Read-write. Reset: 0. 1=Instruction execution sampling enabled.		
16	Reserved	•	
15:0	<b>IbsOpMaxCnt[19:4]</b> : <b>periodic op counter maximum count</b> . Read-write. Reset: 0000h. IbsOpMaxCnt[26:0] =		
	{IbsOpMaxCnt[26:20], IbsOpMaxCnt[19:4], 0000b}. Specifies maximum count value of the periodic op counter.		
	Bits[3:0] of the maximum count are always 0000b.		
	ValidValues:		
	Value	Description	
	0008h-	Reserved.	
	0000h		
	FFFFh-	<value> *16 Ops.</value>	
	0009h		

#### MSRC001\_1034 [IBS Op Logical Address] (Core::X86::Msr::IBS\_OP\_RIP)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
_lthree0_core[3:0]_thread[1:0]; MSRC001_1034		
Bits	Description	
63:0	<b>IbsOpRip</b> : micro-op linear address. Read-write, Volatile. Reset: 0000_0000_0000_0000h. Linear address in	
	canonical form for the instruction that contains the tagged micro-op.	

#### MSRC001\_1035 [IBS Op Data] (Core::X86::Msr::IBS\_OP\_DATA)

Read-write, Volatile. Reset: 0000_0	0000_0000_0000h.
_lthree0_core[3:0]_thread[1:0]; MSRC001_103	35

Bits	Description
63:41	Reserved.
40	<b>IbsOpMicrocode</b> . Read-write, Volatile. Reset: 0. 1=Tagged operation from microcode.
39	<b>IbsOpBrnFuse</b> : <b>fused branch micro-op</b> . Read-write, Volatile. Reset: 0. 1=Tagged operation was a fused branch
	micro-op. Support indicated by Core::X86::Cpuid::IbsIdEax[OpBrnFuse].
38	<b>IbsRipInvalid</b> : <b>RIP is invalid</b> . Read-write, Volatile. Reset: 0. 1=Tagged operation RIP is invalid. Support
	indicated by Core::X86::Cpuid::IbsIdEax[RipInvalidChk].
37	<b>IbsOpBrnRet</b> : <b>branch micro-op retired</b> . Read-write, Volatile. Reset: 0. 1=Tagged operation was a branch micro-
	op that retired.
36	<b>IbsOpBrnMisp</b> : <b>mispredicted branch micro-op</b> . Read-write, Volatile. Reset: 0. 1=Tagged operation was a
	branch micro-op that was mispredicted. Qualified by IbsOpBrnRet == 1.
35	<b>IbsOpBrnTaken</b> : <b>taken branch micro-op</b> . Read-write, Volatile. Reset: 0. 1=Tagged operation was a branch
	micro-op that was taken. Qualified by IbsOpBrnRet == 1.
34	<b>IbsOpReturn</b> : <b>return micro-op</b> . Read-write, Volatile. Reset: 0. 1=Tagged operation was return micro-op.
	Qualified by (IbsOpBrnRet == 1).
33:32	Reserved.
31:16	<b>IbsTagToRetCtr</b> : <b>micro-op tag to retire count</b> . Read-write, Volatile. Reset: 0000h. This field returns the number
	of cycles from when the micro-op was tagged to when the micro-op was retired. This field is equal to
	IbsCompToRetCtr when the tagged micro-op is a NOP.
15:0	<b>IbsCompToRetCtr</b> : <b>micro-op completion to retire count</b> . Read-write, Volatile. Reset: 0000h. This field returns
	the number of cycles from when the micro-op was completed to when the micro-op was retired.

# MSRC001\_1036 [IBS Op Data 2] (Core::X86::Msr::IBS\_OP\_DATA2)

Reset: 0000\_0000\_0000\_0000h.

Data is only valid for load operations that miss both the L1 data cache and the L2 cache. If a load operation crosses a cache line boundary, the data returned in this register is the data for the access to the lower cache line.

cuene mie boundary, the data retained in this register is the decess to the rower eache miev				
_lthree0_core[3:0]_thread[1:0]; MSRC001_1036				
Bits	Description			
63:6	Reserved.			
5	CacheHitSt: IBS cache hit state. Read-write, Volatile. Reset: 0. 0=M State. 1=O State. Valid when the data			
	source ty	pe is Cache(2h).		
4	<b>RmtNode</b> : <b>IBS request destination node</b> . Read-write, Volatile. Reset: 0. 0=The request is serviced by the NB in			
	the same node as the core. 1=The request is serviced by the NB in a different node than the core. Valid when			
	NbIbsRed	sReqSrc is non-zero.		
3	Reserved.			
2:0	DataSrc: northbridge IBS request data source. Read-write. Reset: 0h.			
	ValidValues:			
	Value	Description		
	0h	No valid status.		
	1h	Reserved.		
	2h	Cache: data returned from another cores cache.		

Val	ue	Description	
01	h	No valid status.	
11	h	Reserved.	
21	h	Cache: data returned from another cores cache.	
31	h	DRAM: data returned from DRAM.	
4]	h	Reserved for remote cache.	
6h-	5h	Reserved.	
71	h	Other: data returned from MMIO/Config/PCI/APIC.	

# MSRC001\_1037 [IBS Op Data 3] (Core::X86::Msr::IBS\_OP\_DATA3)

Read-write, Volatile. Reset: 0000\_0000\_0000\_0000h.

If a load or store operation crosses a 256-bit boundary, the data returned in this register is the data for the access to the data below the 256-bit boundary.

\_lthree0\_core[3:0]\_thread[1:0]; MSRC001\_1037

Bits	Decerinti	011	
	Description  The The Defilition 1.1 DTLD suffil between Dood write Velocitic Description. The number of suche from a box as		
63:48	<b>IbsTlbRefillLat</b> : <b>L1 DTLB refill latency</b> . Read-write, Volatile. Reset: 0000h. The number of cycles from when a L1 DTLB refill is triggered by a tagged op to when the L1 DTLB fill has been completed.		
47,22			
47.32	<b>IbsDcMissLat: data cache miss latency</b> . Read-write, Volatile. Reset: 0000h. Indicates the number of clock cycles from when a miss is detected in the data cache to when the data was delivered to the core. The value returned by		
		er is not valid for data cache writes or prefetch instructions.	
31:26		MissOpenMemReqs: outstanding memory requests on DC fill. Read-write, Volatile. Reset: 00h. The	
31.20		f allocated, valid DC MABs when the MAB corresponding to a tagged DC miss op is deallocated.	
		he MAB allocated by the sampled op. 00000b=No information provided.	
25:22		<b>emWidth: load/store size in bytes</b> . Read-write, Volatile. Reset: 0h. Report the number of bytes the load	
23.22	_	attempting to access.	
	ValidValu	, <del>,</del> ,	
	Value	Description	
	0h	No information provided.	
	1h	Byte.	
	2h	Word.	
	3h	DW.	
	4h	QW.	
	5h	OW.	
	Fh-6h	Reserved.	
21		<b>software prefetch</b> . Read-write, Volatile. Reset: 0. 1=The op is a software prefetch.	
20		so: <b>L2 cache miss for the sampled operation</b> . Read-write, Volatile. Reset: 0. 1=The operation missed in	
20		gardless of whether the op initiated the request to the L2.	
19		<b>FibHit1G</b> : <b>data cache L2TLB hit in 1G page</b> . Read-write, Volatile. Reset: 0. 1=The physical address	
15		aged load or store operation was present in a 1G page table entry in the data cache L2TLB.	
18	IbsDcPhy	AddrValid: data cache physical address valid. Read-write, Volatile. Reset: 0. 1=The physical address	
10	in Core:: X	K86::Msr::IBS_DC_PHYSADDR is valid for the load or store operation.	
17		<b>AddrValid</b> : <b>data cache linear address valid</b> . Read-write, Volatile. Reset: 0. 1=The linear address in	
		5::Msr::IBS_DC_LINADDR is valid for the load or store operation.	
16		oMabAlloc: DC miss with no MAB allocated. Read-write, Volatile. Reset: 0. 1=The tagged load or	
		ation hit on an already allocated MAB.	
15	IbsDcLoc	<b>kedOp: locked operation</b> . Read-write, Volatile. Reset: 0. 1=Tagged load or store operation is a locked	
	operation.		
14	IbsDcUcl	<b>MemAcc</b> : <b>UC memory access</b> . Read-write, Volatile. Reset: 0. 1=Tagged load or store operation accessed	
	uncacheal	ole memory.	
13		<b>MemAcc</b> : <b>WC</b> memory access. Read-write, Volatile. Reset: 0. 1=Tagged load or store operation	
		write combining memory.	
12:9	Reserved.		
8		<b>Acc: misaligned access</b> . Read-write, Volatile. Reset: 0. 1=The tagged load or store operation crosses a	
		ldress boundary.	
7		ss: data cache miss. Read-write, Volatile. Reset: 0. 1=The cache line used by the tagged load or store	
		resent in the data cache.	
6		<b>lbHit2M</b> : <b>data cache L2TLB hit in 2M page</b> . Read-write, Volatile. Reset: 0. 1=The physical address	
_		aged load or store operation was present in a 2M page table entry in the data cache L2TLB.	
5		<b>FibHit1G</b> : <b>data cache L1TLB hit in 1G page</b> . Read-write, Volatile. Reset: 0. 1=The physical address	
		aged load or store operation was present in a 1G page table entry in the data cache L1TLB.	
4		<b>FlbHit2M</b> : <b>data cache L1TLB hit in 2M page</b> . Read-write, Volatile. Reset: 0. 1=The physical address	
		gged load or store operation was present in a 2M page table entry in the data cache L1TLB.	
3		<b>FlbMiss:</b> data cache L2TLB miss. Read-write, Volatile. Reset: 0. 1=The physical address for the tagged	
	ioad or sto	ore operation was not present in the data cache L2TLB.	

2	<b>IbsDcL1tlbMiss</b> : <b>data cache L1TLB miss</b> . Read-write, Volatile. Reset: 0. 1=The physical address for the tagged
	load or store operation was not present in the data cache L1TLB.
1	<b>IbsStOp</b> : <b>store op</b> . Read-write, Volatile. Reset: 0. 1=Tagged operation is a store operation.
0	<b>IbsLdOp</b> : <b>load op</b> . Read-write, Volatile, Reset: 0, 1=Tagged operation is a load operation.

# MSRC001\_1038 [IBS DC Linear Address] (Core::X86::Msr::IBS\_DC\_LINADDR)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.			
_lthree0_	_lthree0_core[3:0]_thread[1:0]; MSRC001_1038		
Bits	Description		
63:0	<b>IbsDcLinAd</b> . Read-write, Volatile. Reset: 0000_0000_0000_0000h. Provides the linear address in canonical form		
	for the tagged load or store operation. This field contains valid data only if		
	Core::X86::Msr::IBS_OP_DATA3[IbsDcLinAddrValid] is asserted.		

# MSRC001\_1039 [IBS DC Physical Address] (Core::X86::Msr::IBS\_DC\_PHYSADDR)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
_lthree0_core[3:0]_thread[1:0]; MSRC001_1039		
Bits	Description	
63:48	Reserved.	
47:0	IbsDcPhysAd: load or store physical address. Read-write, Volatile. Reset: 0000_0000_0000h. Provides the	
	physical address for the tagged load or store operation. The lower 12 bits are not modified by address translation,	
	so they are always the same as the linear address. This field contains valid data only if	
	Core::X86::Msr::IBS_OP_DATA3[IbsDcPhyAddrValid] is asserted.	

# MSRC001\_103A [IBS Control] (Core::X86::Msr::IBS\_CTL)

Read,Error-on-write.		
_lthree0_core[3:0]_thread[1:0]; MSRC001_103A		
Bits	Description	
63:9	Reserved.	
8	LvtOffsetVal: local vector table offset valid. Read,Error-on-write. Reset: X.	
7:4	Reserved.	
3:0	LvtOffset: local vector table offset. Read,Error-on-write. Reset: Xh.	

# MSRC001\_103B [IBS Branch Target Address] (Core::X86::Msr::BP\_IBSTGT\_RIP)

Read-write, Volatile. Reset: 0000_0000_00000_0000h.			
Support for this register indicated by Core::X86::Cpuid::IbsIdEax[BrnTrgt].			
_lthree0_core[3:0]_thread[1:0]; MSRC001_103B			
Bits	Description		
63:0	<b>IbsBrTarget</b> . Read-write, Volatile. Reset: 0000_0000_0000_0000h. The logical address in canonical form for the		
	branch target. Contains a valid target if != 0. Qualified by Core::X86::Msr::IBS_OP_DATA[IbsOpBrnRet] == 1.		

# MSRC001\_103C [IBS Fetch Control Extended] (Core::X86::Msr::IC\_IBS\_EXTD\_CTL)

Read-	Read-only, Volatile. Reset: 0000_0000_0000_0000h.		
Support for this register indicated by Core::X86::Cpuid::IbsIdEax[IbsFetchCtlExtd].			
_lthree0_	_lthree0_core[3:0]_thread[1:0]; MSRC001_103C		
Bits	Description		
63:16	Reserved.		
15:0	<b>IbsItlbRefillLat: ITLB Refill Latency for the sampled fetch, if there is a reload</b> . Read-only, Volatile. Reset:		
	0000h. The number of cycles when the fetch engine is stalled for an ITLB reload for the sampled fetch. If there is		
	no reload, the latency == 0.		

# **2.1.14 Performance Monitor Counters**

#### 2.1.14.1 RDPMC Assignments

There are six core performance event counters per thread, six performance events counters per L3 complex and four Data Fabric performance events counters mapped to the RDPMC instruction as follows:

- The RDPMC[5:0] instruction accesses core events. See 2.1.14.3 [Core Performance Monitor Counters].
- The RDPMC[9:6] instruction accesses data fabric events.
- The RDPMC[F:A] instruction accesses L3 cache events. See 2.1.14.4 [L3 Cache Performance Monitor Counters].

#### 2.1.14.2 Large Increment per Cycle Events

*Table 18: PMC\_Definitions* 

Term	Description
MergeEvent	A PMC event that is capable of counter increments greater than 15, thus requiring merging a pair
	of even/odd performance monitors.

The maximum increment for a regular performance event is 15 (i.e., a 4-bit event). However some event types can have a larger increments every cycle (example: Core::X86::Pmc::Core::FpRetSseAvxOps).

An option is provided for merging a pair of even/odd performance monitors to acquire an accurate count. First the odd numbered Core::X86::Msr::PERF\_CTL is programmed with the event Core::X86::Pmc::Core::Merge (PMCxFFF) with the enable bit (En) turned on and with the remaining bits off. Then the corresponding even numbered Core::X86::Msr::PERF\_CTL is programmed with the desired PMC event. The performance monitor combines the count value to an 8-bit increment event and extends the counter to a 64-bit counter.

Software wanting to preload a value to a merged counter pair writes the high-order 16-bit value to the low-order 16 bits of the odd counter and then writes the low-order 48-bit value to the even counter. Reading the even counter of the merged counter pair returns the full 64-bit value.

If an even performance monitor is programmed with the event Core::X86::Pmc::Core::Merge the Read results are undetermined. If an even performance monitor is programmed with a non-merge-able event (i.e., a 4-bit event) while the corresponding odd performance monitor is programmed as Merge, the Read results are undetermined. When discontinuing use of a merged counter pair, clear the Merge event from the odd performance monitor.

# PMCxFFF [Merge] (Core::X86::Pmc::Core::Merge) See 2.1.14.2 [Large Increment per Cycle Events]. PMCxFFF Bits Description 7:0 Reserved.

#### 2.1.14.3 Core Performance Monitor Counters

This section provides the core performance counter events that may be selected through

Core::X86::Msr::PERF\_CTL[EventSelect[11:8],EventSelect[7:0],UnitMask]. See Core::X86::Msr::PERF\_CTR. See

Core::X86::Msr::PERF\_LEGACY\_CTL and Core::X86::Msr::PERF\_LEGACY\_CTR.

# 2.1.14.3.1 Floating-Point (FP) Events

#### PMCx003 [Retired SSE/AVX FLOPs] (Core::X86::Pmc::Core::FpRetSseAvxOps)

Read-write. Reset: 00h.

This is a retire-based event. The number of retired SSE/AVX FLOPs. The number of events logged per cycle can vary

from 0 to 64. This event requires the use of the MergeEvent since it can count above 15 events per cycle. See 2.1.14.2 [Large Increment per Cycle Events]. It does not provide a useful count without the use of the MergeEvent.			
PMCx00	PMCx003		
Bits	Description		
7:4	Reserved.		
3	<b>MacFLOPs</b> : <b>Multiply-Accumulate FLOPs</b> . Read-write. Reset: 0. Each MAC operation is counted as 2 FLOPS.		
2	DivFLOPs: Divide/square root FLOPs. Read-write. Reset: 0.		
1	MultFLOPs: Multiply FLOPs. Read-write. Reset: 0.		
0	AddSubFLOPs: Add/subtract FLOPs. Read-write. Reset: 0.		

# PMCx005 [Retired Serializing Ops] (Core::X86::Pmc::Core::FpRetiredSerOps)

Read-	Read-write. Reset: 00h.	
The nu	The number of serializing Ops retired.	
PMCx00	05	
Bits	Description	
7:4	Reserved.	
3	<b>SseBotRet</b> . Read-write. Reset: 0. SSE bottom-executing ops retired.	
2	<b>SseCtrlRet</b> . Read-write. Reset: 0. SSE control word mispredict traps due to mispredictions in RC, FTZ or DAZ,	
	or changes in mask bits.	
1	X87BotRet. Read-write. Reset: 0. x87 bottom-executing ops retired.	
0	<b>X87CtrlRet</b> . Read-write. Reset: 0. x87 control word mispredict traps due to mispredictions in RC or PC, or	
	changes in Exception Mask bits.	

# PMCx00E [FP Dispatch Faults] (Core::X86::Pmc::Core::FpDispFaults)

	(
Read-	write. Reset: 00h.
Floati	ng-point Dispatch Faults.
PMCx00	je
Bits	Description
7:4	Reserved.
3	YmmSpillFault: YMM Spill fault. Read-write. Reset: 0.
2	YmmFillFault: YMM Fill fault. Read-write. Reset: 0.
1	XmmFillFault: XMM Fill fault. Read-write. Reset: 0.
0	x87FillFault: x87 Fill fault: Read-write Reset: 0

# 2.1.14.3.2 Load/Store (LS) Events

# PMCx024 [Bad Status 2] (Core::X86::Pmc::Core::LsBadStatus2)

Read-	Read-write. Reset: 00h.		
PMCx02	PMCx024		
Bits	Description		
7:2	Reserved.		
1	StliOther. Read-write. Reset: 0. Store-to-load conflicts: A load was unable to complete due to a non-forwardable conflict with an older store. Most commonly, a load's address range partially but not completely overlaps with an uncompleted older store. Software can avoid this problem by using same-size and same-alignment loads and stores when accessing the same data. Vector/SIMD code is particularly susceptible to this problem; software should construct wide vector stores by manipulating vector elements in registers using shuffle/blend/swap instructions prior to storing to memory, instead of using narrow element-by-element stores.		
0	Reserved.		

# PMCx025 [Retired Lock Instructions] (Core::X86::Pmc::Core::LsLocks)

Read-write. Reset: 00h.	
Unit Mask 0x0E represents cacheable locks.	
PMCx025	
Bits	Description
7:1	Reserved.
	<b>BusLock</b> . Read-write. Reset: 0. Comparable to legacy bus lock.

# PMCx026 [Retired CLFLUSH Instructions] (Core::X86::Pmc::Core::LsRetClClush)

The number of retired CLFLUSH instructions. This is a non-speculative event.

PMCx026

**Bits Description** 7:0 Reserved.

# PMCx027 [Retired CPUID Instructions] (Core::X86::Pmc::Core::LsRetCpuid)

The number of CPUID instructions retired.

PMCx027

**Bits Description** 7:0 Reserved.

# PMCx029 [LS Dispatch] (Core::X86::Pmc::Core::LsDispatch)

Read-write. Reset: 00h.

Counts the number of operations dispatched to the LS unit. Unit Masks events are ADDed.

Count	Counts the number of operations dispatched to the E5 unit. Only widoks events are 1155cd.	
PMCx02	PMCx029	
Bits	Description	
7:3	Reserved.	
2	<b>LdStDispatch</b> : <b>Load-op-Store Dispatch</b> . Read-write. Reset: 0. Dispatch of a single op that performs a load from	
	and store to the same memory address.	
1	<b>StoreDispatch</b> . Read-write. Reset: 0. Dispatch of a single op that performs a memory store.	
0	<b>LdDispatch</b> . Read-write. Reset: 0. Dispatch of a single op that performs a memory load.	

# PMCx02B [SMIs Received] (Core::X86::Pmc::Core::LsSmiRx)

Reset: 00h.

Counts the number of SMIs received.

PMCx02B

Bits	Description
7:0	Reserved.

# PMCx02C [Interrupts Taken] (Core::X86::Pmc::Core::LsIntTaken)

Reset: 00h.

Counts the number of interrupts taken.

PMCx02C

Bits	Description
7:0	Reserved.

# PMCx035 [Store to Load Forward] (Core::X86::Pmc::Core::LsSTLF)

Number of	CTI D	hita
muniber or	SILL	mus.

PMCx035

Bits	Description
7:0	Reserved.

# PMCx037 [Store Commit Cancels 2] (Core::X86::Pmc::Core::LsStCommitCancel2)

Read-write. Reset: 00h.

PMCx037

Bit	Description	
7:1	Reserved.	
0	StCommitCancelWcbFull. Read-write. Reset: 0. A non-cacheable store and the non-cacheable commit	nit buffer is
	full.	

# PMCx041 [LS MAB Allocates by Type] (Core::X86::Pmc::Core::LsMabAlloc)

Read-	Read-write. Reset: 00h.	
PMCx04	1	
Bits	Description	
7:4	Reserved.	
3	<b>DcPrefetcher</b> . Read-write. Reset: 0.	
2	Reserved.	
1	Stores. Read-write. Reset: 0.	
0	Loads. Read-write. Reset: 0.	

# PMCx043 [Data Cache Refills from System] (Core::X86::Pmc::Core::LsRefillsFromSys)

	- 0 - 0		
Read-	Read-write. Reset: 00h.		
Dema	Demand Data Cache Fills by Data Source.		
PMCx04	PMCx043		
Bits	Description		
7	Reserved.		
6	LS_MABRESP_RMT_DRAM. Read-write. Reset: 0. From DRAM (home node remote).		
5	Reserved.		
4	LS_MABRESP_RMT_CACHE. Read-write. Reset: 0. From another cache (home node remote).		
3	LS_MABRESP_LCL_DRAM. Read-write. Reset: 0. From DRAM (home node local).		
2	Reserved.		
1	LS_MABRESP_LCL_CACHE. Read-write. Reset: 0. From another cache (home node local).		
0	MABRESP LCL, L2, Read-write, Reset: 0, From local L2 hit.		

# PMCx044 [Any Data Cache Fills by Data Source] (Core::X86::Pmc::Core::LsAnyFillsFromSys)

Read-write. Reset: 00h.			
Any D	Any Data Cache Fills by Data Source.		
PMCx044			
Bits	Description		
7	Reserved.		
6	MemIoRemote. Read-write. Reset: 0. From DRAM or IO connected in different Node.		
5	Reserved.		
4	<b>ExtCacheRemote</b> . Read-write. Reset: 0. From CCX Cache in different Node.		
3	<b>MemIoLocal</b> . Read-write. Reset: 0. From DRAM or IO connected in same node.		
2	<b>ExtCacheLocal</b> . Read-write. Reset: 0. From cache of different CCX in same node.		
1	IntCache. Read-write. Reset: 0. From L3 or different L2 in same CCX.		
0	LclL2. Read-write. Reset: 0. From Local L2 to the core.		

# PMCx045 [L1 DTLB Misses] (Core::X86::Pmc::Core::LsL1DTlbMiss)

Read-write. Reset: 00h.		
PMCx045		
Bits	Description	
7	<b>TlbReload1GL2Miss</b> . Read-write. Reset: 0. DTLB reload to a 1-G page that also missed in the L2 TLB.	
6	<b>TlbReload2ML2Miss</b> . Read-write. Reset: 0. DTLB reload to a 2-M page that also missed in the L2 TLB.	
5	TlbReloadCoalescedPageMiss. Read-write. Reset: 0.	

4	<b>TlbReload4KL2Miss</b> . Read-write. Reset: 0. DTLB reload to a 4-K page that missed the L2 TLB.	
3	<b>TlbReload1GL2Hit</b> . Read-write. Reset: 0. DTLB reload to a 1-G page that hit in the L2 TLB.	
2	<b>TlbReload2ML2Hit</b> . Read-write. Reset: 0. DTLB reload to a 2-M page that hit in the L2 TLB.	
1	TlbReloadCoalescedPageHit. Read-write. Reset: 0.	
0	<b>TlbReload4KL2Hit</b> . Read-write. Reset: 0. DTLB reload to a 4-K page that hit in the L2 TLB.	

# PMCx047 [Misaligned loads] (Core::X86::Pmc::Core::LsMisalLoads)

PMCx047		
Bits	Description	
7:0	Reserved.	

# PMCx04B [Prefetch Instructions Dispatched] (Core::X86::Pmc::Core::LsPrefInstrDisp)

Read-	Read-write. Reset: 00h.	
Software Prefetch Instructions Dispatched (Speculative).		
PMCx04B		
Bits	Description	
7:3	Reserved.	
2	<b>PrefetchNTA</b> . Read-write. Reset: 0. PrefetchNTA instruction. See docAPM3 PREFETCHlevel.	
1	<b>PrefetchW</b> . Read-write. Reset: 0. PrefetchW instruction. See docAPM3 PREFETCHW.	
0	<b>Prefetch: Prefetch_T0_T1_T2.</b> Read-write. Reset: 0. PrefetchT0, T1 and T2 instructions. See docAPM3	
	PREFETCHlevel.	

# PMCx052 [Ineffective Software Prefetches] (Core::X86::Pmc::Core::LsInefSwPref)

	- \		
Read-	ad-write. Reset: 00h.		
The number of software prefetches that did not fetch data outside of the processor core.			
PMCx05	PMCx052		
Bits	Description		
7:2	Reserved.		
1	<b>MabMchCnt</b> . Read-write. Reset: 0. Software PREFETCH instruction saw a match on an already-allocated miss		
	request buffer.		
0	<b>DataPipeSwPfDcHit</b> . Read-write. Reset: 0. Software PREFETCH instruction saw a DC hit.		

# PMCx059 [Software Prefetch Data Cache Fills] (Core::X86::Pmc::Core::LsSwPfDcFills)

Read-write. Reset: 00h. Software Prefetch Data Cache Fills by Data Source. PMCx059 Bits Description Reserved. 6 LS\_MABRESP\_RMT\_DRAM. Read-write. Reset: 0. From DRAM (home node remote). 5 Reserved. LS\_MABRESP\_RMT\_CACHE. Read-write. Reset: 0. From another cache (home node remote). 4 3 LS\_MABRESP\_LCL\_DRAM. Read-write. Reset: 0. From DRAM (home node local). 2 Reserved. 1 LS\_MABRESP\_LCL\_CACHE. Read-write. Reset: 0. From another cache (home node local). 0 MABRESP\_LCL\_L2. Read-write. Reset: 0. From local L2 hit.

#### PMCx05A [Hardware Prefetch Data Cache Fills] (Core::X86::Pmc::Core::LsHwPfDcFills)

Read-v	Read-write. Reset: 00h.		
Hardware Prefetch Data Cache Fills by Data Source.			
PMCx05A			
Bits	Description		
7	Reserved.		

6	LS_MABRESP_RMT_DRAM. Read-write. Reset: 0. From DRAM (home node remote).
5	Reserved.
4	LS_MABRESP_RMT_CACHE. Read-write. Reset: 0. From another cache (home node remote).
3	LS_MABRESP_LCL_DRAM. Read-write. Reset: 0. From DRAM (home node local).
2	Reserved.
1	LS_MABRESP_LCL_CACHE. Read-write. Reset: 0. From another cache (home node local).
0	MABRESP_LCL_L2. Read-write. Reset: 0. From local L2 hit.

# PMCx05F [Count of Allocated Mabs] (Core::X86::Pmc::Core::LsAllocMabCount)

This event counts the in-flight L1 data cache misses each cycle. This event is a MergeEvent since it can count above 15 events per cycle. See 2.1.14.2 [Large Increment per Cycle Events].

PMCx05F

Bits	Description
7:0	Reserved.

# PMCx076 [Cycles not in Halt] (Core::X86::Pmc::Core::LsNotHaltedCyc)

PMCx076		
Bits	Description	
7:0	Reserved.	

# 2.1.14.3.3 Instruction Cache (IC) and Branch Prediction (BP) Events

Note: All instruction cache events are speculative events unless specified otherwise.

# PMCx082 [Instruction Cache Refills from L2] (Core::X86::Pmc::Core::IcCacheFillL2)

The number of 64-byte instruction cache lines fulfilled from the L2 cache.

PMCx082

Bits	Description
7:0	Reserved.

# PMCx083 [Instruction Cache Refills from System] (Core::X86::Pmc::Core::IcCacheFillSys)

The number of 64-byte instruction cache line fulfilled from system memory or another cache.

PMCx083

Bits	Descriptio
7:0	Reserved.

# PMCx084 [L1 ITLB Miss, L2 ITLB Hit] (Core::X86::Pmc::Core::BpL1TlbMissL2TlbHit)

The number of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB.

PMCx084

Bits	Description	
7:0	Reserved.	

# PMCx085 [L1 ITLB Miss, L2 ITLB Miss] (Core::X86::Pmc::Core::BpL1TlbMissL2TlbMiss)

Read-write. Reset: 00h.

The number of instruction fetches that miss in both the L1 and L2 TLBs.

The name of of modulation fetones that miss in som the Ef and E feb.		
PMCx08	PMCx085	
Bits	Description	
7:3	Reserved.	
2	IF1G: Instruction fetches to a 1 GB page. Read-write. Reset: 0.	
1	<b>IF2M</b> : <b>Instruction fetches to a 2 MB page</b> . Read-write. Reset: 0.	
0	IF4K: Instruction fetches to a 4 KB page. Read-write. Reset: 0.	

PMCx08A [L1 Branch Prediction Overrides Existing Prediction (speculative)]
(C

(Core::X86::Pmc::Core::BpL1BTBCorrect)

(		
PMCx08A		
Bits	Description	
7:0	Reserved.	

# PMCx08B [L2 Branch Prediction Overrides Existing Prediction (speculative)]

(Core::X86::Pmc::Core::BpL2BTBCorrect)

PMCx08B		
Bits	Description	
7:0	Reserved.	

# PMCx08E [Dynamic Indirect Predictions] (Core::X86::Pmc::Core::BpDynIndPred)

Indirect Branch Prediction for potential multi-target branch (speculative).

PMCx08E

Bits Description

7:0 Reserved.

# PMCx091 [Decoder Overrides Existing Branch Prediction (speculative)] (Core::X86::Pmc::Core::BpDeReDirect)

I	PMCx091	
	Bits	Description
	7:0	Reserved.

# PMCx094 [ITLB Instruction Fetch Hits] (Core::X86::Pmc::Core::BpL1TlbFetchHit)

Read-write. Reset: 00h.

The number of instruction fetches that hit in the L1 ITLB.

PMCx094

Bits Description

7:3 Reserved.

2 IF1G. Read-write. Reset: 0. L1 Instruction TLB hit (1G page size).

1 IF2M. Read-write. Reset: 0. L1 Instruction TLB hit (2M page size).

0 IF4K. Read-write. Reset: 0. L1 Instruction TLB hit (4K page size).

# PMCx28F [Op Cache Hit/Miss] (Core::X86::Pmc::Core::OpCacheHitMiss)

Read-v	Read-write. Reset: 00h.		
Counts	Counts Op Cache micro-tag hit/miss events.		
PMCx28	PMCx28F		
Bits	its Description		
7:3	Reserved.		
2:0	OpCacheAccesses. Read-write. Reset: 0h.		
	ValidValues:		
Value Description		Description	
	2h-0h	Reserved.	
	3h	Op Cache Hit.	
	4h	Op Cache Miss.	
	6h-5h	Reserved.	
	7h	All Op Cache accesses.	

#### 2.1.14.3.4 **DE Events**

# PMCx0A9 [Op Queue Empty] (Core::X86::Pmc::Core::DeOpQueueEmpty)

Rese	Reset: 00h.		
Cycl	Cycles where the Op Queue is empty.		
PMCx0A9			
Bits	Description		
7:0	Reserved.		

# PMCx0AA [UOps Dispatched From Decoder] (Core::X86::Pmc::Core::DeDisUopsFromDecoder) Read-write. Reset: 00h. Ops dispatched from either the decoders, OpCache or both. PMCx0AA Bits Description 7:2 Reserved. 1 OpCacheDispatched: Count of dispatched Ops from OpCache. Read-write. Reset: 0. 0 DecoderDispatched: Count of dispatched Ops from Decoder. Read-write. Reset: 0.

PMC:	x0AE [Dispatch Resource Stall Cycles 1] (Core::X86::Pmc::Core::DeDisDispatchTokenStalls1)		
Read-	Read-write. Reset: 00h.		
Cycle	Cycles where a dispatch group is valid but does not get dispatched due to a Token Stall.		
PMCx0	AE		
Bits	Bits Description		
7	<b>FPMiscRsrcStall: FP Miscellaneous resource unavailable</b> . Read-write. Reset: 0. Applies to the recovery of		
	mispredicts with FP ops.		
6	<b>FPSchRsrcStall: FP scheduler resource stall</b> . Read-write. Reset: 0. Applies to ops that use the FP scheduler.		
5	<b>FpRegFileRsrcStall: floating point register file resource stall</b> . Read-write. Reset: 0. Applies to all FP ops that		
	have a destination register.		
4	TakenBrnchBufferRsrc: taken branch buffer resource stall. Read-write. Reset: 0.		
3	IntSchedulerMiscRsrcStall: Integer Scheduler miscellaneous resource stall. Read-write. Reset: 0.		
2	<b>StoreQueueRsrcStall</b> : <b>Store Queue resource stall</b> . Read-write. Reset: 0. Applies to all ops with store semantics.		
1	LoadQueueRsrcStall: Load Queue resource stall. Read-write. Reset: 0. Applies to all ops with load semantics.		
0	IntPhyRegFileRsrcStall: Integer Physical Register File resource stall. Read-write. Reset: 0. Integer Physical		
	Register File, applies to all ops that have an integer destination register.		

# PMCx0AF [Dispatch Resource Stall Cycles 0] (Core::X86::Pmc::Core::DeDisDispatchTokenStalls0) Read-write. Reset: 00h. Cycles where a dispatch group is valid but does not get dispatched due to a token stall. PMCx0AF Bits Description 7:4 Reserved. 3 ALUTokenStall: ALU tokens total unavailable. Read-write. Reset: 0. 2:0 Reserved.

# 2.1.14.3.5 EX (SC) Events

PMCx0C0 [Retired Instructions] (Core::X86::Pmc::Core::ExRetInstr)			
The number of instructions retired.			
PMCx00	PMCx0C0		
Bits	Description		
7:0	Reserved.		

# PMCx0C1 [Retired Ops] (Core::X86::Pmc::Core::ExRetOps)

The number of macro-ops retired. This count includes all processor activity (instructions, exceptions, interrupts, microcode assists, etc.). The number of events logged per cycle can vary from 0 to 8.

PMCx0C1

Bits	Description	
7.0	Reserved	

# PMCx0C2 [Retired Branch Instructions] (Core::X86::Pmc::Core::ExRetBrn)

The number of branch instructions retired. This includes all types of architectural control flow changes, including exceptions and interrupts.

PMCx0C2

Bits	Description
7:0	Reserved.

# PMCx0C3 [Retired Branch Instructions Mispredicted] (Core::X86::Pmc::Core::ExRetBrnMisp)

The number of branch instructions retired, of any type, that were not correctly predicted. This includes those for which prediction is not attempted (far control transfers, exceptions and interrupts).

PMCx0C3

Bits	Description
7.0	Reserved

# PMCx0C4 [Retired Taken Branch Instructions] (Core::X86::Pmc::Core::ExRetBrnTkn)

The number of taken branches that were retired. This includes all types of architectural control flow changes, including exceptions and interrupts.

PMCx0C4

TWICAUC	10.00-4	
Bits	Description	
7:0	Reserved.	

#### PMCx0C5 [Retired Taken Branch Instructions Mispredicted] (Core::X86::Pmc::Core::ExRetBrnTknMisp)

The number of retired taken branch instructions that were mispredicted.

PMCx0C5

Bits	Description
7:0	Reserved

# PMCx0C6 [Retired Far Control Transfers] (Core::X86::Pmc::Core::ExRetBrnFar)

The number of far control transfers retired including far call/jump/return, IRET, SYSCALL and SYSRET, plus exceptions and interrupts. Far control transfers are not subject to branch prediction.

PMCx0C6

THEAT		
Bits	Description	
7:0	Reserved.	

# PMCx0C8 [Retired Near Returns] (Core::X86::Pmc::Core::ExRetNearRet)

The number of near return instructions (RET or RET Iw) retired.

PMCx0C8

Bits	Description
7:0	Reserved.

# PMCx0C9 [Retired Near Returns Mispredicted] (Core::X86::Pmc::Core::ExRetNearRetMispred)

The number of near returns retired that were not correctly predicted by the return address predictor. Each such mispredict incurs the same penalty as a mispredicted conditional branch instruction.

PMCx0C9

Bits	Description
7:0	Reserved.

# PMCx0CA [Retired Indirect Branch Instructions Mispredicted] (Core::X86::Pmc::Core::ExRetBrnIndMisp)

The number of indirect branches retired that were not correctly predicted. Each such mispredict incurs the same penalty as a mispredicted conditional branch instruction. Note that only EX mispredicts are counted.

PMCx0CA

Bits	Description
7:0	Reserved.

# PMCx0CB [Retired MMX/FP Instructions] (Core::X86::Pmc::Core::ExRetMmxFpInstr)

Read-write, Reset: 00h.

The number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes nonnumeric instructions it is not suitable for measuring MFLOPs.

PMCx0CB

Bits	Description	
7:3	Reserved.	
2	SseInstr. Read-write. Reset: 0. SSE instructions (SSE, SSE2, SSE3, SSE3, SSE4A, SSE41, SSE42, AVX).	
1	MmxInstr. Read-write. Reset: 0. MMX instructions.	
0	X87Instr: x87 instructions. Read-write. Reset: 0.	

# PMCx0D1 [Retired Conditional Branch Instructions] (Core::X86::Pmc::Core::ExRetCond)

PMCx0D1		
Bits	Description	
7:0	Reserved.	

# PMCx0D3 [Div Cycles Busy count] (Core::X86::Pmc::Core::ExDivBusy)

PMCx0I	23
Bits	Description
7:0	Reserved.

# PMCx0D4 [Div Op Count] (Core::X86::Pmc::Core::ExDivCount)

PMCx0I	D4	1
Bits	Description	
7:0	Reserved.	1

# PMCx1C7 [Retired Mispredicted Branch Instructions due to Direction Mismatch] (Core::X86::Pmc::Core::ExRetMsprdBrnchInstrDirMsmtch)

The number of retired conditional branch instructions that were not correctly predicted because of a branch direction mismatch.

PMCx10	PMCx1C7	
Bits	Description	
7:0	Reserved.	

# PMCx1CF [Tagged IBS Ops] (Core::X86::Pmc::Core::ExTaggedIbsOps)

Read-write. Reset: 00h.		
Count	Counts Op IBS related events.	
PMCx10	PMCx1CF	
Bits	Description	
7:3	Reserved.	
2	<b>IbsCountRollover</b> . Read-write. Reset: 0. Number of times an op could not be tagged by IBS because of a	
	previous tagged op that has not retired.	
1	<b>IbsTaggedOpsRet</b> . Read-write. Reset: 0. Number of Ops tagged by IBS that retired.	
0	IbsTaggedOps: Number of Ops tagged by IBS. Read-write. Reset: 0.	

PMCx1D0 [Retired Fused Instructions] (Core::X86::Pmc::Core::ExRetFusBrnchInst)			
The number of fuse-branch instructions retired per cycle. The number of events logged per cycle can vary from 0-8.			
PMCx1I	PMCx1D0		
Bits	Description		
7:0	Reserved.		

# **2.1.14.3.6 L2 Cache Events**

PMCx060 [Requests to L2 Group1] (Core::X86::Pmc::Core::L2RequestG1)			
Read-	Read-write. Reset: 00h.		
All L2	All L2 Cache Requests (Breakdown 1 - Common).		
PMCx06	0		
Bits	Description		
7	RdBlkL. Read-write. Reset: 0. Data Cache Reads (including hardware and software prefetch).		
6	RdBlkX. Read-write. Reset: 0. Data Cache Stores.		
5	LsRdBlkC_S. Read-write. Reset: 0. Data Cache Shared Reads.		
4	CacheableIcRead. Read-write. Reset: 0. Instruction Cache Reads.		
3	<b>ChangeToX: Data Cache State Change Requests</b> . Read-write. Reset: 0. Request change to writable, check L2		
	for current state.		
2	<b>PrefetchL2Cmd</b> . Read-write. Reset: 0.		
1	<b>L2HwPf</b> : <b>L2 Prefetcher</b> . Read-write. Reset: 0. All prefetches accepted by L2 pipeline, hit or miss. Types of PF		
	and L2 hit/miss broken out in a separate perfmon event.		
0	<b>Group2</b> . Read-write. Reset: 0. Miscellaneous events covered in more detail by		
	Core::X86::Pmc::Core::L2RequestG2 (PMCx061).		

# PMCx061 [Requests to L2 Group2] (Core::X86::Pmc::Core::L2RequestG2)

Read-	Read-write. Reset: 00h.	
All L2	All L2 Cache Requests (Breakdown 2 - Rare).	
PMCx06	PMCx061	
Bits	Description	
7	<b>Group1</b> . Read-write. Reset: 0. Miscellaneous events covered in more detail by	
	Core::X86::Pmc::Core::L2RequestG1 (PMCx060).	
6	LsRdSized. Read-write. Reset: 0. Data cache Read sized.	
5	LsRdSizedNC. Read-write. Reset: 0. Data cache Read sized non-cacheable.	
4	IcRdSized. Read-write. Reset: 0. Instruction cache Read sized.	
3	IcRdSizedNC. Read-write. Reset: 0. Instruction cache Read sized non-cacheable.	
2	SmcInval. Read-write. Reset: 0. Self-modifying code invalidates.	
1	BusLocksOriginator: Bus locks. Read-write. Reset: 0.	
0	<b>BusLocksResponses</b> . Read-write. Reset: 0. Bus Lock Response.	

# PMCx064 [Core to L2 Cacheable Request Access Status] (Core::X86::Pmc::Core::L2CacheReqStat)

Read-write. Reset: 00h.		
L2 Ca	L2 Cache Request Outcomes (not including L2 Prefetch).	
PMCx06	4	
Bits	Description	
7	LsRdBlkCS: Data Cache Shared Read Hit in L2. Read-write. Reset: 0.	
6	LsRdBlkLHitX: Data Cache Read Hit in L2. Read-write. Reset: 0.	
5	LsRdBlkLHitS: Data Cache Read Hit Non-Modifiable Line in L2. Read-write. Reset: 0.	
4	LsRdBlkX: Data Cache Store or State Change Hit in L2. Read-write. Reset: 0.	
3	LsRdBlkC: Data Cache Req Miss in L2 (all types). Read-write. Reset: 0.	

2	IcFillHitX: Instruction Cache Hit Modifiable Line in L2. Read-write. Reset: 0.
1	IcFillHitS: Instruction Cache Hit Non-Modifiable Line in L2. Read-write. Reset: 0.
0	IcFillMiss: Instruction Cache Req Miss in L2. Read-write. Reset: 0.

# PMCx070 [Prefetcher Hits in L2] (Core::X86::Pmc::Core::L2PfHitL2)

Reset:	Reset: 00h.		
Requi	Requires unit mask 0xFF to engage event for counting.		
Count	Counts all prefetches accepted by the L2 pipeline which hit in the L2 cache.		
PMCx07	PMCx070		
Bits	Description		
7:0	Reserved.		

# PMCx071 [Prefetcher Hits in L3] (Core::X86::Pmc::Core::L2PfMissL2HitL3)

Reset:	Reset: 00h.		
Requi	Requires unit mask 0xFF to engage event for counting.		
Count	Counts all prefetches accepted by the L2 pipeline which miss the L2 cache and hit the L3.		
PMCx07	PMCx071		
Bits	Description		
7:0	Reserved.		

# PMCx072 [Prefetcher Misses in L3] (Core::X86::Pmc::Core::L2PfMissL2L3)

Reset:	Reset: 00h.		
Requi	Requires unit mask 0xFF to engage event for counting.		
Count	Counts all prefetches accepted by the L2 pipeline which miss the L2 and the L3 caches.		
PMCx07	PMCx072		
Bits	Description		
7:0	Reserved.		

# 2.1.14.4 L3 Cache Performance Monitor Counters

This section provides the core performance counter events that may be selected through Core::X86::Msr::ChL3PmcCfg.

- Unless otherwise noted, L3 Perfmon events require the Core::X86::Msr::ChL3PmcCfg[SliceMask] field to be set or the PMC count will be zero.
- Unless otherwise noted, L3 PMC's require Core::X86::Msr::ChL3PmcCfg[ThreadMask] to be set or the PMC count will be zero.
- When in non-SMT mode, thread[0] must be selected for events that don't ignore ThreadMask.

#### **2.1.14.4.1 L3 Cache PMC Events**

L3PMCx04 [All L3 Cache Requests] (Core::X86::Pmc::L3::L3LookupState)			
Read-	Read-write. Reset: 00h.		
L3PMC	L3PMCx04		
Bits	Bits Description		
7:0	AllL3RegTyps: To measure, set to 0xFF (All); 0x01 (L3 miss); 0xFE (L3 hit). Read-write. Reset: 00h.		

# L3PMCx90 [L3 Cache Miss Latency] (Core::X86::Pmc::L3::XiSysFillLatency)

Ignores SliceMask and ThreadMask

Total cycles for all transactions divided by 16.

L3PMCx90

Bits Description

7:0	Reserved.		
TODM	[Cv0A [L2 Misses by Dequest Type] (Cover V0C Dream 2 vV: Cove do Deg 1)		
LSPW	L3PMCx9A [L3 Misses by Request Type] (Core::X86::Pmc::L3::XiCcxSdpReq1)		
Read-	Read-write. Reset: 00h.		
Ignore	Ignores SliceMask and ThreadMask.		
Requi	Requires unit mask 0x1F to engage event for counting.		
L3PMCx9A			
Bits	Description		
7:5	Reserved.		
4:0	AllL3MissRegTyns: All L3 Miss Request Tynes. Read-write. Reset: 00h.		

# 2.1.15 Instruction Based Sampling (IBS)

IBS is a code profiling mechanism that enables the processor to select a random instruction fetch or macro-op after a programmed time interval has expired and record specific performance information about the operation. An interrupt is generated when the operation is complete as specified by Core::X86::Msr::IBS\_CTL. An interrupt handler can then read the performance information that was logged for the operation.

The IBS mechanism is split into two parts: instruction fetch performance controlled by

Core::X86::Msr::IBS\_FETCH\_CTL; and instruction execution performance controlled by

Core::X86::Msr::IBS\_OP\_CTL. Instruction fetch sampling provides information about instruction TLB and instruction cache behavior for fetched instructions. Instruction execution sampling provides information about op execution behavior. The data collected for instruction fetch performance is independent from the data collected for instruction execution performance. Support for the IBS feature is indicated by the Core::X86::Cpuid::FeatureExtIdEcx[IBS].

Instruction fetch performance is profiled by recording the following performance information for the tagged instruction fetch:

- If the instruction fetch completed or was aborted. See Core::X86::Msr::IBS\_FETCH\_CTL.
- The number of clock cycles spent on the instruction fetch. See Core::X86::Msr::IBS\_FETCH\_CTL.
- If the instruction fetch hit or missed the IC, hit/missed in the L1 and L2 TLBs, and page size. See Core::X86::Msr::IBS FETCH CTL.
- The linear address, physical address associated with the fetch. See Core::X86::Msr::IBS\_FETCH\_LINADDR, Core::X86::Msr::IBS\_FETCH\_PHYSADDR.

Instruction execution performance is profiled by tagging one macro-op associated with an instruction. Instructions that decode to more than one macro-op return different performance data depending upon which macro-op associated with the instruction is tagged. These macro-ops are associated with the RIP of the next instruction to retire. The following performance information is returned for the tagged op:

- Branch and execution status. See Core::X86::Msr::IBS\_OP\_DATA.
- Branch target address for branch ops. See Core::X86::Msr::BP\_IBSTGT\_RIP.
- The logical address associated with the op. See Core::X86::Msr::IBS\_OP\_RIP.
- The linear and physical address associated with a load or store op. See Core::X86::Msr::IBS\_DC\_LINADDR, Core::X86::Msr::IBS\_DC\_PHYSADDR.
- The data cache access status associated with the op: DC hit/miss, DC miss latency, TLB hit/miss, TLB page size. See Core::X86::Msr::IBS\_OP\_DATA3.
- The number clocks from when the op was tagged until the op retires. See Core::X86::Msr::IBS\_OP\_DATA.
- The number clocks from when the op completes execution until the op retires. See Core::X86::Msr::IBS\_OP\_DATA.
- Source information for DRAM and MMIO. See Core::X86::Msr::IBS\_OP\_DATA2.

# 3 Reliability, Availability, and Serviceability (RAS) Features

A full implementation of RAS involves capabilities and support from the processor design, board hardware design, BIOS, firmware, and software.

#### 3.1 Machine Check Architecture

*Table 19: Machine Check Terms and Acronyms* 

Term	Description
MCA	Machine Check Architecture.
MCAX	Machine Check Architecture eXtensions.
WRIG	Writes Ignored.

#### 3.1.1 Overview

The processor contains logic and registers to detect, log, and correct errors in the data or control paths. The Machine Check Architecture (MCA) defines facilities by which processor and system hardware errors are logged and reported to system software. This allows system software to perform a strategic role in recovery from and diagnosis of hardware errors.

# 3.1.1.1 Legacy Machine Check Architecture

The legacy x86 Machine Check Architecture (MCA) refers to the standard x86 facilities for error logging and reporting. Refer to the AMD64 Architecture Programmer's Manual for an architectural overview of the Machine Check Architecture.

Support for the MCA is indicated by Core::X86::Cpuid::FeatureIdEdx[MCA] or Core::X86::Cpuid::FeatureExtIdEdx[MCA].

#### 3.1.1.2 Machine Check Architecture Extensions

Machine Check Architecture Extensions (MCAX) is AMD's x86-64 extension to the Machine Check Architecture.

#### Goals of MCAX include:

- Accommodate a variety of implementations, where each implementation may have a different assignment of MCA bank to block.
  - For example, one implementation may have 1 memory channel with an MCA bank, and another otherwise
    identical implementation may have 2 memory channels, each with their own MCA bank. Therefore, MCA
    bank allocation will appear different between these two implementations. MCAX is designed to require
    no assumptions about which MCA banks access which blocks.
  - Provide granular information for error logging, to improve error handling and diagnosibility.
  - Preserve compatibility with system software which is not MCAX-aware.

#### Features of the MCA Extensions include:

- Increased MCA Bank Count: Features to support an expansion of the number of MCA banks supported by AMD processors.
- MCA Extension Registers: Expanded information logged in MCA banks to allow for improved error handling, better diagnosability, and future scalability.
- MCA DOER/SEER Roles: Separation of MCA information to take advantage of emerging software roles, namely

Error Management (Dynamic Operational Error Handling, or DOER) for managing running programs, and Fault Management (Symptom Elaboration of Errors, or SEER) for hardware diagnosability and reconfiguration. This clearer separation is accompanied by the assurances of architectural state (vs. implementation dependent state), so that operating systems can rely on the state and exploit new functionality.

Support for Machine Check Architecture Extensions (MCAX) is indicated by Core::X86::Cpuid::RasCap[ScalableMca].

# 3.1.1.3 Use of MCA Information

The MCA registers contain information that can be used for multiple purposes. Some of this information is architecturally specified, and remains consistent from generation to generation, enabling portable, stable code. Some of this information is implementation specific; it is vital for diagnosis and other software functions, but may change with new implementations. It is important to understand how this information is categorized, and how it should be used. This section describes a framework for that.

There are two fundamental roles to be carried out after an error occurs; Error Management and Fault Management. All information required for Error Management is architectural and stable; some information required for Fault Management is also architectural.

# 3.1.1.3.1 Error Management

Error Management describes actions necessary by operational software (e.g., the operating system or the hypervisor) to manage running programs that are affected by the error. The list of possible actions for operational error management is generally fairly short: take no action; terminate a single affected process, program, or virtual machine; terminate system operation. The Error Management role is defined as the DOER role (Dynamic Operational Error Handling). The name is intended to indicate an active role in managing running programs. Information used by the DOER is fairly limited and straightforward. It includes only those status fields needed to make decisions about the scope and severity of the error, and to determine what immediate action is to be taken.

#### 3.1.1.3.2 Fault Management

Fault Management describes optional actions for purposes of diagnosis, repair, and reconfiguration of the underlying hardware. The Fault Management role is described as SEER (Symptom Elaboration of Errors) because it peers further into hardware behavior and may try to influence future behavior via Predictive Fault Analysis, reconfiguration, service actions, etc. Because the SEER depends on understanding specifics of hardware configuration, it necessarily requires implementation specific knowledge and may not be portable across implementations.

Fields that are not explicitly specified as DOER are SEER. By separating error handling software into DOER and SEER roles, programmers can create both simpler and more functional code. The terms DOER and SEER appear in other sections of this document as an aid to reasoning about error handling and understanding actions to be taken.

# 3.1.2 Machine Check Registers

Host software references MCA registers via MSRs. MSRs are accessed through x86 WRMSR and RDMSR instructions. MSR addresses are private to a logical core; a given MSR referenced by two different cores results in references to two different MCA registers.

# 3.1.2.1 Global Registers

Core::X86::Cpuid::FeatureIdEdx[MCA] or Core::X86::Cpuid::FeatureExtIdEdx[MCA] indicates the presence of the following machine check registers:

- Core::X86::Msr::MCG\_CAP
  - Reports how many machine check register banks are supported. This value reflects the number of MCA
    banks visible to that logical core. Some banks may be RAZ/WRIG either due to the bank being reserved
    or unused on this processor or because the block's MCA bank is controlled by another logical core.
- Core::X86::Msr::MCG STAT
  - Provides basic information about processor state after the occurrence of a machine check error.
- Core::X86::Msr::MCG CTL
  - Used by software to enable or disable the logging and reporting of machine check errors in the error reporting banks. Some bits may be RAZ/WRIG either due to the bank being reserved or unused on this processor or because the block's MCA bank is controlled by another logical core.
- Core::X86::Msr::McaIntrCfg
  - Used by software to configure certain machine check interrupts.

#### 3.1.2.2 Machine Check Banks

A processor contains multiple blocks, and some of them have banks of machine check architecture registers (MCA banks). An MCA bank logs and reports errors to software.

The legacy MCA supports up to 32 MCA banks per logical core. MCAX supports up to 64 MCA banks per logical core.

The processor ensures that non-zero error status in an MCA bank is visible to exactly one logical core in a system, and that error notifications are directed to that logical core. Hardware also makes MCA bank configuration and control registers available to exactly one logical core. Banks associated with a CPU core are controlled by that logical core. Banks associated with other blocks are controlled by an implementation-specific logical core.

# 3.1.2.2.1 Legacy MCA Registers

Each legacy MCA bank allocates address space for 4 legacy MCA registers.

The legacy MCA registers include:

- MCA CTL
  - Enables error reporting via machine check exception.
- MCA\_STATUS
  - Logs information associated with errors.
- MCA\_ADDR
  - Logs address information associated with errors.
- MCA MISCO
  - Logs miscellaneous information associated with errors.

# 3.1.2.2.2 Legacy MCA MSRs

The legacy MCA MSRs are MSR0000\_04[7F:00]. The legacy MCA MSR space contains 32 banks of 4 registers per bank. The layout of the legacy MCA MSR space is given in Table 20 [Legacy MCA MSR Layout].

*Table 20: Legacy MCA MSR Layout* 

MCA bank	MCA_CTL	MCA_STATUS	MCA_ADDR	MCA_MISC0
(decimal)	(MSR0000_0xxx)			
0	400	401	402	403
1	404	405	406	407
2	408	409	40A	40B
3	40C	40D	40E	40F

4	410	411	412	413
5	414	415	416	417
6	418	419	41A	41B
31	47C	47D	47E	47F

Features and registers associated with the MCA Extensions are not available in this legacy MSR address range. AMD recommends that operating systems use the MCAX MSR address range, rather than rely on the legacy MCA MSR address range.

All unimplemented or unused registers in the legacy MCA MSR address range are RAZ/WRIG. MC4 registers (MSR0000\_0410:0000\_0413) are RAZ/WRIG.

MSR0000\_0000 is aliased to the MCAX MSR address for MC0\_ADDR, and MSR0000\_0001 is aliased to the MCAX MSR address of MC0\_STATUS.

# 3.1.2.2.3 MCAX Registers

Each MCAX bank allocates address space for 16 MCA registers. All unimplemented registers in the MCA MSR space are RAZ/WRIG. MCAX bank registers include the legacy MCA registers as well as registers associated with the MCA Extensions.

The MCA Extension registers include:

- MCA\_CONFIG
  - Provide configuration capabilities for this MCA bank.
- MCA IPID
  - Provides information on the block associated with this MCA bank.
- MCA\_SYND
  - Logs physical location information associated with a logged error.
- MCA\_DESTATUS
  - Logs status information associated with a deferred error.
- MCA DEADDR
  - Logs address information associated with a deferred error.
- MCA MISC[1:4]
  - Provides additional threshold counters within an MCA bank.

### 3.1.2.2.4 MCAX MSRs

MCAX MSRs are present at MSRC000\_2[3FF:000]. This MSR address range contains space for 64 banks of 16 registers each. MSRC000\_2[FFF:400] are Reserved for future use. The MCAX MSR address range allows access to both legacy MCA registers and MCAX registers in each MCA bank.

The x86 MCAX MSR address format is SSSS\_SBBR (hex). S=MCA register space (i.e., MSRC000\_2XXX). B=MCA bank. R=Register offset within MCA bank. The layout of the MCAX MSR space is given in Table 21 [MCAX MSR Layout].

Access to unused MCAX MSRs is RAZ/WRIG. MCA Bank 4 is always Read-as-zero (RAZ/WRIG).

Table 21: MCAX MSR Layout

MCA		MCAX MSR (MSRC000_2xxx)
bank	Legacy MCA Bank	MCAX Bank registers

	registers												
	CT L	STATUS	ADDR	MISC0	CONFIG	IPID	SYND	Reserved	DESTAT	DEADDR	MISC[4:1]	SYND1	SYND2
0	000	001	002	003	004	005	006	007	008	009	00D:00A	00E	00F
1	010	011	012	013	014	015	016	017	018	019	01D:01A	01E	01F
2	020	021	022	023	024	025	026	027	028	029	02D:02A	02E	02F
63	3F 0	3F1	3F2	3F3	3F4	3F5	3F6	3F7	3F8	3F9	3FD:3FA	3FE	3FF

All processors maintain the same mapping of MSR to MCA bank number (MSRC000\_2000 for the beginning of MCA Bank 0, MSRC000\_2010 for the beginning of MCA Bank 1, etc.), regardless of what block the bank represents (see 3.1.5.5 [Determining Bank Type]).

MCA\_CTL\_MASK MSRs are present at MSRC001\_04[3F:00]. MSRC001\_04[FF:40] are Reserved for future use. The layout of these registers is given in Table 22 [MCAX Implementation-Specific Register Layout].

Table 22: MCAX Implementation-Specific Register Layout

MCA bank	MCA_CTL_MASK
	(MSRC001_04xx)
0	00
1	01
2	02
•••	
63	3F

#### 3.1.2.3 Access Permissions

When McStatusWrEn == 0, a Write to an implemented MCA\_STATUS register causes a General Protection Fault (#GP) unless the value being written is zero. When McStatusWrEn == 1, a Write to an implemented MCA\_STATUS register does not cause a #GP regardless of data value.

Access to legacy MCA\_CTL\_MASK (MSRC001\_00xx) causes a General Protection Fault (#GP).

Access to legacy MC4\_MISC1-8 (MSRC000\_0408:C000\_040F) is RAZ/WRIG.

#### 3.1.3 Machine Check Errors

#### 3.1.3.1 Error Severities

The classes of machine check errors are, in priority order from highest to lowest:

- Uncorrected
- Deferred
- Corrected

Uncorrected errors cannot be corrected by hardware. Uncorrected errors update the status and address registers if not masked from logging in MCA\_CTL\_MASK. Information in the status and address registers from a previously logged lower priority error is overwritten. Previously logged errors of the same priority are not overwritten. Uncorrected errors

that are enabled for reporting in MCA\_CTL result in reporting to software via machine check exceptions. If an uncorrected error is masked from logging, the error is ignored by hardware (exceptions are noted in the register definitions). If an uncorrected error is disabled from reporting, containment of the error and logging/reporting of subsequent errors may be affected. Therefore, enable reporting of unmasked uncorrected errors for normal operation. Disable reporting of uncorrected errors only for debug purposes.

Deferred errors are errors that cannot be corrected by hardware, but do not cause an immediate interruption in program flow, loss of data integrity, or corruption of processor state. These errors indicate that data has been corrupted but not consumed; no exception is generated because the data has not been referenced by a core or an IO link. Hardware writes information to the status and address registers in the corresponding bank that identifies the source of the error if deferred errors are enabled for logging. If there is information in the status and address registers from a previously logged lower priority error, it is overwritten. Previously logged errors of the same or higher priority are not overwritten. Deferred errors are not reported via machine check exceptions; they can optionally be reported via LVT or SMI.

Corrected errors are those which have been corrected by hardware and cause no loss of data or corruption of processor state. Hardware writes the status and address registers in the corresponding register bank with information that identifies the source of the error if they are enabled for logging. Corrected errors are not reported via machine check exceptions. Some corrected errors may optionally be reported to software via LVT or SMI if the number of errors exceeds a configurable threshold.

An error to be logged when the status register contains valid data can result in an overflow condition. During error overflow conditions, the new error may not be logged or an error which has already been logged in the status register may be overwritten.

Table 23 [Error Overwrite Priorities] indicates which errors are overwritten in the error status registers.

Table 23: Error Overwrite Priorities

			Older Error	
		Uncorrected	Deferred	Corrected
	Uncorrected	-	Overwrite	Overwrite
Newer	Deferred	-	-	Overwrite
Error	Corrected	-	-	-

Table 24 [Error Scope Hierarchy] provides a hierarchy of error scopes that determine the potential ability to recover the system based on fields in MCA\_STATUS when MCA\_STATUS[Val] == 1.

*Table 24: Error Scope Hierarchy* 

PCC	UC	TCC	Deferred	Comments
1	X	X	X	Uncorrected system fatal error. Action required. A hardware- uncorrected error has corrupted system state. The error is fatal to the system and the system processing must be terminated.
0	1	1	X	Uncorrected thread fatal error. Action required. A hardware-uncorrected error has corrupted state for the process thread executing on the interrupted logical core. State for other process threads is unaffected.
0	1	0	X	Uncorrected recoverable error. Action required. A hardware-uncorrected error has not corrupted state of the process thread. Recovery of the process thread is possible if the uncorrected error is corrected by software.

0	0	0	1	Deferred error. Action optional. A hardware-uncorrected error has
				been discovered but not yet consumed. Error handling software may
				attempt to correct this error, or prevent access by processes which
				map the data, or make the physical resource containing
				the data inaccessible.
0	0	0	0	Corrected error. Action optional. A hardware-corrected error has
				been corrected. No action is required by error handling software.

# 3.1.3.2 Exceptions and Interrupts

Some or all errors logged in the MCA may require an interrupt or exception to be signaled.

The processor supports the following x86 interrupt/exception types to be communicated to the x86 core in response to an error:

- Machine Check Exception (MCE)
- System Management Interrupt (SMI)
- APIC based interrupt (LVT)

MCEs can be architecturally precise, context-synchronous, or asynchronous. An MCE that sets Core::X86::Msr::MCG\_STAT[RIPV] = 1 and Core::X86::Msr::MCG\_STAT[EIPV] = 1 is precise and the program can be restarted reliably. Other interrupts are architecturally asynchronous.

The ability of hardware to generate a machine check exception upon an error is indicated by Core::X86::Cpuid::FeatureIdEdx[MCE] or Core::X86::Cpuid::FeatureExtIdEdx[MCE].

# 3.1.3.3 Error Codes

The MCA\_STATUS[ErrorCode] field contains information used to identify the logged error. This section identifies how to decode the ErrorCode field.

Table 25: Error Code Types

Error Code	Error Code Type	Description
0000 0000 0001 TTLL	TLB	TT = Transaction Type
		LL = Cache Level
0000 0001 RRRR TTLL	Memory	RRRR = Memory Transaction Type
		TT = Transaction Type
		LL = Cache Level
0000 1XXT RRRR XXLL	Bus	XX = Reserved
		T = Timeout
		RRRR = Memory Transaction Type
		LL = Cache Level
0000 01UU 0000 0000	Internal Unclassified	UU = Internal Error Type

*Table 26: Error code: transaction type (TT)* 

TT	Transaction Type
00	Instruction
01	Data
10	Generic
11	Reserved

*Table 27: Error codes: cache level (LL)* 

LL	Cache Level
00	L0: Core
01	L1: Level 1
10	L2: Level 2
11	LG: Generic

*Table 28: Error codes: memory transaction type (RRRR)* 

RRRR	Memory Transaction Type
0000	Generic
0001	Generic Read
0010	Generic Write
0011	Data Read
0100	Data Write
0101	Instruction Fetch
0110	Prefetch
0111	Evict
1000	Snoop (Probe)

Errors can also be identified by the MCA\_STATUS[ErrorCodeExt] field. MCA\_STATUS[ErrorCodeExt] indicates which bit position in the corresponding MCA\_CTL register enables error reporting for the logged error. For instance, MCA\_STATUS[ErrorCodeExt] == 0x9 means that the logged error is enabled by MCA\_CTL[9], and the description of MCA\_CTL[9] contains information on decoding the error log. Specific ErrorCodeExt values are implementation dependent, and should not be used by architectural or portable code.

#### 3.1.3.4 Extended Error Codes

The MCA\_STATUS[ErrorCodeExt] field contains additional information used to identify the logged error. Error positions in MCA\_CTL and MCA\_CTL\_MASK and Extended Error Codes are fixed within a given bank type. That is, for an MCA bank with a given MCA\_IPID[HwId, McaType] value, the processor ensures that the same error is reported in a given bit position of of MCA\_CTL regardless of the product in which that bank appears. Similarly, for an MCA bank with a given MCA\_IPID[HwId, McaType] value, hardware ensures that the mapping of errors to Extended Error Codes is consistent across products.

#### 3.1.3.5 DOER and SEER State

The DOER fields are:

- MCG\_STAT
  - Count
  - MCIP
  - RIPV
  - EIPV
- MCA\_STATUS
  - Val
  - PCC
  - TCC
  - UC
  - MiscV
  - AddrV

The MCA\_STATUS[Deferred] bit is used for SEER functionality but is architectural.

# 3.1.3.6 MCA Overflow Recovery

MCA Overflow Recovery is a feature allowing recovery of the system when the overflow bit is set. MCA Overflow Recovery is supported when Core::X86::Cpuid::RasCap[McaOverflowRecov] == 1.

When MCA Overflow Recovery is supported, software may rely on MCA\_STATUS[PCC] == 1 to indicate all system-fatal conditions. When MCA Overflow Recovery is not supported, an uncorrected error logged with MCA\_STATUS[Overflow] = 1 may indicate the system-fatal condition that an error requiring software intervention was not logged. Therefore, software must terminate system processing whenever an uncorrected error is logged with MCA\_STATUS[Overflow] = 1.

# 3.1.3.7 MCA Recovery

MCA Recovery is a feature allowing recovery of the system when the hardware cannot correct an error. MCA Recovery is supported when Core::X86::Cpuid::RasCap[SUCCOR] == 1.

When MCA Recovery is supported and an uncorrected error has been detected that the hardware can contain to the task or process to which the machine check has been delivered, it logs a context-synchronous uncorrectable error (MCA\_STATUS[UC] = 1, MCA\_STATUS[PCC] = 0). The rest of the system is unaffected and may continue running if supervisory software can terminate only the affected process or VM.

#### 3.1.4 Machine Check Features

# 3.1.4.1 Error Thresholding

For some types of errors, the hardware maintains counts of the number of errors. When the counter reaches a programmable threshold, an event may optionally be triggered to signal system software. This is known as error thresholding. The primary purpose of error thresholding is to help software recognize an excessive rate of errors, which may indicate marginal or failing hardware. This information can be used to make decisions about deconfiguring hardware or scheduling service actions. The error count is incremented for corrected, deferred, and uncorrected errors.

The MCA\_MISCx registers contain the architectural interface for error thresholding. The registers contain a 12-bit error counter that can be initialized to any value except FFFh, with the option to interrupt when the counter reaches FFFh.

MCA\_MISCx[ThresholdIntType] determines the type of interrupt to be generated for threshold overflow errors in that counter. This can be set to None, LVT, or SMI. If this is set to LVT, Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset] specifies the LVT offset that is used. Only one LVT offset is used per socket and the interrupt is routed to the APIC of the logical core from which the MCA bank is visible.

#### 3.1.4.2 Error Simulation

Error simulation involves creating the appearance to software that an error occurred, and can be used to debug machine check interrupt handlers. See Core::X86::Msr::HWCR[McStatusWrEn] for making MCA registers writable for non-zero values. When McStatusWrEn is set, privileged software can write non-zero values to the specified registers without generating exceptions, and then simulate a machine check using the INT18 instruction (INTn instruction with an operand of 18). Setting a reserved bit in these registers does not generate an exception when this mode is enabled. However,

setting a reserved bit may result in undefined behavior.

#### 3.1.5 Software Guidelines

#### 3.1.5.1 Recognizing MCAX Support

Software which reads the MCA registers must recognize whether an implementation uses the legacy format or the MCAX format. This is accomplished by starting with CPUID Fn8000\_0007\_EBX[ScalableMca]. If ScalableMca == 1, then the implementation supports the MCAX indicator (MCA\_CONFIG[Mcax]). An MCA bank is an MCAX bank if MCA\_CONFIG[Mcax] == 1 in that bank.

# 3.1.5.2 Communicating MCAX Support

Software which supports MCAX must set MCA\_CONFIG[McaxEn] = 1 in each MCA bank.

Software that supports MCAX should use the MCAX MSRs to access both legacy and MCAX registers.

#### 3.1.5.3 Machine Check Initialization

The following initialization sequence must be followed:

- Platform firmware must initialize the MCA\_CTL\_MASK registers prior to the initialization of the MCA\_CTL registers and Core::X86::Msr::MCG\_CTL. Platform firmware and the operating system must not clear MCA\_CTL\_MASK bits that are set to 1. MCA\_CTL\_MASK registers must be set the same across all cores.
- The operating system must initialize the MCA\_CONFIG registers prior to initialization of the MCA\_CTL registers.
- The MCA CTL registers must be initialized prior to enabling the error reporting banks in MCG CTL.
- The Core::X86::Msr::MCG\_CTL register must be programmed identically for all cores in a processor, although the Read-write bits may differ per core.
- CR4.MCE must be set to enable machine check exceptions.

The operating system should configure the MCA\_CONFIG registers as follows:

- MCA\_CONFIG[McaxEn] = 1 if the operating system has been updated to use the MCA Extension MSR addresses. Otherwise, the operating system should preserve the platform firmware-programmed value of this field.
- MCA\_CONFIG[LogDeferredInMcaStat] and MCA\_CONFIG[DeferredIntType] to appropriate values based on OS support for deferred errors.

MCA\_STATUS MSRs are cleared by hardware after a cold reset. If initializing after a warm reset, then platform firmware should check for valid MCA errors and if present save the status for later diagnostic use.

Platform firmware may initialize the MCA without setting CR4.MCE; this results in a shutdown on any machine check which would have caused a machine check exception (followed by a reboot if configured). Alternatively, platform firmware that wishes to ensure continued operation in the event that a machine check occurs during boot may write MCG\_CTL with all ones and write zeros into each MCA\_CTL register. With these settings, a machine check error results in MCA\_STATUS being written without generating a machine check exception or a shutdown. Platform firmware may then poll MCA\_STATUS registers during critical sections of boot to ensure system integrity. Note that the system may be operating with corrupt data before polling MCA\_STATUS registers. Before passing control to the operating system, platform firmware should restore the values of those registers to what the operating system is expecting.

After MCA initialization, system software should check the Val bit on each MCA\_STATUS register. It is possible that

valid error status information has already been logged in the MCA\_STATUS registers at the time software is attempting to initialize them. The status can reflect errors logged prior to a warm reset or errors recorded during the system power-up and boot process. Before clearing the MCA\_STATUS registers, software should examine their contents and log any errors found.

# 3.1.5.4 Determining Bank Count

System software should Read Core::X86::Msr::MCG\_CAP[Count] to determine the number of machine check banks visible to a logical core. The banks are numbered from 0 to one less than the value found in Core::X86::Msr::MCG\_CAP[Count]. For example, if the Count field indicates five banks are supported, they are numbered MC0 through MC4.

# 3.1.5.5 Determining Bank Type

To determine which type of block is mapped to an MCA bank, software can query the MCA\_IPID register within that bank. This register exists when MCA\_CONFIG[McaX] == 1 in a given bank.

MCA\_IPID[HardwareID] provides the block type for the block that contains this MCA bank. For blocks that contain multiple MCA bank types (e.g., CPU cores), MCA\_IPID[McaType] provides an identifier for the type of MCA bank. MCA\_IPID[McaType] values are specific to a given MCA\_IPID[HardwareID]. Therefore, an MCA bank type can be identified by the value of {MCA\_IPID[Hwid], MCA\_IPID[McaType]}. For instance, the CPU core's LS bank is identified by MCA::LS::MCA\_IPID\_LS[HardwareID] == 176 and MCA::LS::MCA\_IPID\_LS[McaType] == 0. An MCA\_IPID[HardwareID] value of 0 indicates an unpopulated MCA bank that is ensured to be RAZ/WRIG.

MCA\_IPID[InstanceId] provides a unique instance number to allow software to differentiate blocks with multiple identical instances within a processor. MCA\_IPID[InstanceId] values are processor-specific and are not ensured to be stable across different processor generations.

# 3.1.5.6 Recognizing Error Type

Software can use the combination of MCA\_IPID[HwId, McaType] and MCA\_STATUS[ErrorCodeExt] to recognize a specific error type.

#### 3.1.5.7 Machine Check Error Handling

A machine check handler is invoked to handle an exception for a particular thread. The information needed by the machine check handler is not shared with other threads, so no cross-thread coordination or special handling is required. Specifically, all MCA banks are only visible from a single thread, so software on a single thread can access each bank through MSR space without contention from other threads.

At a minimum, the machine check handler must be capable of logging error information for later examination. The handler should log as much information as is needed to diagnose the error. More thorough exception handler implementations can analyze errors to determine if each error is recoverable by software. If a recoverable error is identified, the exception handler can attempt to correct the error and restart the interrupted program. An error may not be recoverable for the process or virtual machine it directly affects, but may be containable, so that other processes or virtual machines in the system are unaffected and system operation is recovered.

Machine check exception handlers that attempt to recover must be thorough in their analysis and the corrective actions they take. The following guidelines should be used when writing such a handler:

- Data collection:
  - Read Core::X86::Msr::MCG\_CAP[Count] to determine the number of status registers visible to the

logical core.

- All status registers in all error reporting banks must be examined to identify the cause of the machine check exception.
- Check the valid bit in each status register (MCA\_STATUS[Val]). The remainder of the status register should be examined only when its valid bit is set.
- When identifying the error condition and determining how to handle the error, portable exception handlers should examine only DOER fields in machine check registers.
- Error handlers should collect all available MCA information, but should only interrogate details to the level which affects their actions. Lower level details may be useful for diagnosis and root cause analysis, but not for error handling.
- Error handlers should save the values in MCA\_ADDR, MCA\_MISC0, and MCA\_SYND even if MCA\_STATUS[AddrV], MCA\_STATUS[MiscV], and MCA\_STATUS[SyndV] are zero. Error handlers should save the values in MCA\_MISC[4:1] if the registers exist.
- DOER Error Management:
  - Check MCA STATUS[PCC].
    - If PCC is set, error recovery is not possible. The handler should log the error information and terminate the system. If PCC is clear, the handler may continue with the following recovery steps.
  - Check MCA\_STATUS[UC].
    - If UC is set, the processor did not correct the error. Continue with the following recovery steps.
      - If MCA Overflow Recovery is not supported, and MCA\_STATUS[Overflow] == 1, error recovery is not possible; follow the steps for PCC = 1. See 3.1.3.6 [MCA Overflow Recovery].
      - If MCA Recovery is not supported, error recovery is not possible; follow the steps for PCC = 1. See 3.1.3.7 [MCA Recovery].
      - If MCA Recovery is supported:
        - Check MCA STATUS[TCC].
          - If TCC is set, the context of the process thread executing on the interrupted logical core may be corrupt and the thread cannot be recovered. The rest of the system is unaffected; it is possible to terminate only the affected process thread.
          - If TCC is clear, the context of the process thread executing on the
            interrupted logical core is not corrupt. Recovery of the process thread
            may be possible, but only if the uncorrected error condition is first
            corrected by software; otherwise, the interrupted process thread must be
            terminated.
          - Legacy exception handlers can check
             Core::X86::Msr::MCG\_STAT[RIPV] and
             Core::X86::Msr::MCG\_STAT[EIPV] in place of MCA\_STATUS[TCC].
             If RIPV == EIPV == 1, the interrupted program can be restarted reliably.
             Otherwise, the program cannot be restarted reliably.
    - If UC is clear, the processor either corrected or deferred the error and no software action is needed. The handler can log the error information and continue process execution.
- Exit:
  - When an exception handler is able to successfully log an error condition, clear the MCA\_STATUS registers prior to exiting the machine check handler.
  - Prior to exiting the machine check handler, clear Core::X86::Msr::MCG\_STAT[MCIP]. MCIP indicates that a machine check exception is in progress. If this bit is set when another machine check exception occurs, the processor enters the shutdown state.

# 3.2 Machine Check Architecture Implementation

# 3.2.1 Implemented Machine Check Banks

Table 29: Blocks Capable of Supporting MCA Banks

Acronym	Block Function
LS	Load-Store Unit
IF	Instruction Fetch Unit
L2	L2 Cache Unit
DE	Decode Unit
EX	Execution Unit
FP	Floating-Point Unit
L3	L3 Cache Unit
PIE	Power Management, Interrupts, Etc.
CS	Coherent Station
UMC	Unified Memory Controller

*Table 30: Mapping of Blocks to MCA\_IPID[HwId] and MCA\_IPID[McaType]* 

Block	Hardware ID	MCA <b>Type</b>
LS	0xb0	0x0
IF	0xb0	0x1
L2	0xb0	0x2
L3	0xb0	0x7
UMC	0x96	0x0
NBIO	0x18	0x0
PIE	0x2e	0x1
CS	0x2e	0x2
EX	0xb0	0x5
FP	0xb0	0x6
DE	0xb0	0x3

# 3.2.2 Implemented Machine Check Bank Registers

Table 31 [Legacy MCA Registers] provides links to the description of each block's Legacy MCA registers. Table 32 [MCAX Registers] provides links to the description of each block's MCA Extension Registers.

Table 31: Legacy MCA Registers

	<u> </u>	5			
Block	MCA Register				
	CTL	STATUS	ADDR	MISC	CTL_MASK
LS	MCA::LS::MCA_CTL_LS	MCA::LS::MCA_STATUS_ LS	MCA::LS::MCA_ADDR_L S		MCA::LS::MCA_CTL_MA SK_LS
IF	MCA::IF::MCA_CTL_IF	MCA::IF::MCA_STATUS_I F	MCA::IF::MCA_ADDR_IF	MCA::IF::MCA_MISC0_IF	MCA::IF::MCA_CTL_MAS K_IF
L2	MCA::L2::MCA_CTL_L2	MCA::L2::MCA_STATUS_ L2	MCA::L2::MCA_ADDR_L 2	MCA::L2::MCA_MISC0_L 2	MCA::L2::MCA_CTL_MA SK_L2
DE	MCA::DE::MCA_CTL_DE	MCA::DE::MCA_STATUS_ DE	MCA::DE::MCA_ADDR_ DE		MCA::DE::MCA_CTL_MA SK_DE
EX	MCA::EX::MCA_CTL_EX	MCA::EX::MCA_STATUS_ EX	MCA::EX::MCA_ADDR_E X		MCA::EX::MCA_CTL_MA SK_EX
FP	MCA::FP::MCA_CTL_FP	MCA::FP::MCA_STATUS_FP	MCA::FP::MCA_ADDR_F	MCA::FP::MCA_MISC0_F P	MCA::FP::MCA_CTL_MA SK_FP

L3	MCA::L3::MCA_CTL_L3	MCA::L3::MCA_STATUS_	MCA::L3::MCA_ADDR_L	MCA::L3::MCA_MISC0_L	MCA::L3::MCA_CTL_MA
		L3	3	3	SK_L3
PIE	MCA::PIE::MCA_CTL_PIE	MCA::PIE::MCA_STATUS	MCA::PIE::MCA_ADDR_	MCA::PIE::MCA_MISC0_	MCA::PIE::MCA_CTL_M
		_PIE	PIE	PIE	ASK_PIE
CS	MCA::CS::MCA_CTL_CS	MCA::CS::MCA_STATUS_	MCA::CS::MCA_ADDR_C	MCA::CS::MCA_MISC0_C	MCA::CS::MCA_CTL_MA
		CS	S	S	SK_CS
UMC	MCA::UMC::MCA_CTL_U	MCA::UMC::MCA_STATU	MCA::UMC::MCA_ADDR	MCA::UMC::MCA_MISC0	MCA::UMC::MCA_CTL_
	MC	S_UMC	_UMC	_UMC	MASK_UMC
				MCA::UMC::MCA_MISC1	
				_UMC	

Table 32: MCAX Registers

Block	MCA Register				
	CONFIG	IPID	SYND	DESTAT	DEADDR
LS	MCA::LS::MCA_CONFIG	MCA::LS::MCA_IPID_LS	MCA::LS::MCA_SYND_L		MCA::LS::MCA_DEADDR
IF	MCA::IF::MCA_CONFIG_IF	MCA::IF::MCA_IPID_IF	MCA::IF::MCA_SYND_IF		_LS 
L2	MCA::L2::MCA_CONFIG _L2	MCA::L2::MCA_IPID_L2	MCA::L2::MCA_SYND_L 2	MCA::L2::MCA_DESTAT_ L2	MCA::L2::MCA_DEADDR _L2
DE	MCA::DE::MCA_CONFI G_DE	MCA::DE::MCA_IPID_DE	MCA::DE::MCA_SYND_D E		
EX	MCA::EX::MCA_CONFI G_EX	MCA::EX::MCA_IPID_EX	MCA::EX::MCA_SYND_E X		
FP	MCA::FP::MCA_CONFIG_FP	MCA::FP::MCA_IPID_FP	MCA::FP::MCA_SYND_F P		
L3	MCA::L3::MCA_CONFIG_L3	MCA::L3::MCA_IPID_L3	MCA::L3::MCA_SYND_L 3	MCA::L3::MCA_DESTAT_ L3	MCA::L3::MCA_DEADDR _L3
PIE	MCA::PIE::MCA_CONFI G_PIE	MCA::PIE::MCA_IPID_PI E	MCA::PIE::MCA_SYND_P IE	MCA::PIE::MCA_DESTAT _PIE	MCA::PIE::MCA_DEADD R_PIE
CS	MCA::CS::MCA_CONFIG_CS	MCA::CS::MCA_IPID_CS	MCA::CS::MCA_SYND_C	MCA::CS::MCA_DESTAT_ CS	MCA::CS::MCA_DEADDR _CS
UMC	MCA::UMC::MCA_CONF IG_UMC	MCA::UMC::MCA_IPID_ UMC	_	MCA::UMC::MCA_DESTA T_UMC	MCA::UMC::MCA_DEAD DR_UMC

# 3.2.3 Mapping of Banks to Blocks

Table 33 [Core MCA Bank to Block Mapping] shows MCA banks that are present in the address space of every logical core:

Table 33: Core MCA Bank to Block Mapping

Bank	Block
0	LS
1	IF
2	L2
3	DE
4	RAZ
5	EX
6	FP

Table 34 [Non-core MCA Bank to Block Mapping] shows MCA banks that are present in the address space of specific logical cores:

Table 34: Non-core MCA Bank to Block Mapping

Bank	Thread <b>0</b>
7	L3
8	L3
9	L3
10	L3
11	UMC
12	UMC
13	CS
14	CS
15	NBIO
16	PIE

# 3.2.4 Decoding Error Type

If a valid error is logged in MCA\_STATUS or MCA\_DESTAT of an MCA bank:

- 1. Read the values of this bank's MCA\_IPID and MCA\_STATUS registers.
- 2. Use Table 29 [Blocks Capable of Supporting MCA Banks] to look up the block associated with the values of MCA\_IPID[HwId] and MCA\_IPID[McaType].
- 3. In 3.2.5 [MCA Banks], find the sub-section associated with the block in error.
- 4. In this sub-section, find the MCA\_STATUS table.
- 5. In the table, look up the row associated with the MCA\_STATUS[ErrorCodeExt] value.
- 6. The error type in this row is the logged error. The MCA\_STATUS, MCA\_ADDR and MCA\_SYND tables contain information associated with this error.
- 7. If there is an error in both MCA\_STATUS and MCA\_DESTAT, the registers contain the same error if MCA\_STATUS[Deferred] is set. If MCA\_STATUS[Deferred] is not set, MCA\_DESTAT contains information for a different error than MCA\_STATUS. MCA\_DESTAT does not contain an ErrorCodeExt field, so in this case it is not possible to determine the type of error logged in MCA\_DESTAT.

# 3.2.5 MCA Banks

#### 3.2.5.1 LS

MSR0000_0400MSRC000_2000 [LS Machine Check Control] (MCA::LS::MCA_CTL_LS)
Read-write. Reset: 0000_0000_0000_0000h.
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the
corresponding error. The MCA::LS::MCA_CTL_LS register must be enabled by the corresponding enable bit in
Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.
_core[3:0]_inst0_aliasMSRLEGACY; MSR0000_0400
_core[3:0]_inst0_offsetH00000400; MSR0000_0400
_core[3:0]_inst0_aliasMSR; MSRC000_2000 _core[3:0]_inst0_offsetHC0002000; MSRC000_2000
Bits Description
63:21 Reserved.
20 <b>L2DataErr</b> . Read-write. Reset: 0. L2 Fill Data error.
19 <b>DcTagErr7</b> . Read-write. Reset: 0. DC Tag error type 5.
18 <b>DcTagErr3</b> . Read-write. Reset: 0. DC Tag error type 3.
17 <b>PDC</b> . Read-write. Reset: 0. PDC parity error. MCA_ADDR_LS logs a virtual address.
16 <b>L2DTLB</b> . Read-write. Reset: 0. Level 2 TLB parity error. MCA_ADDR_LS logs a virtual address.

15	<b>DcTagErr4</b> . Read-write. Reset: 0. DC Tag error type 4.
14	<b>DcDataErr3</b> . Read-write. Reset: 0. DC Data error type 3.
13	<b>DcDataErr2</b> . Read-write. Reset: 0. DC Data error type 2.
12	<b>DcDataErr1</b> . Read-write. Reset: 0. DC Data error type 1 and poison consumption. MCA_STATUS[Poison] is set
	on poison consumption from L2/L3.
11	<b>DcTagErr2</b> . Read-write. Reset: 0. DC Tag error type 2.
10	<b>SystemReadDataErrorT1</b> . Read-write. Reset: 0. System Read Data Error Thread 1. An error in a read of a line
	from the data fabric. Possible reasons include master abort and target abort.
9	<b>SystemReadDataErrorT0</b> . Read-write. Reset: 0. System Read Data Error Thread 0. An error in a read of a line
	from the data fabric. Possible reasons include master abort and target abort.
8	IntErrTyp2. Read-write. Reset: 0. Internal error type 2.
7	IntErrTyp1. Read-write. Reset: 0. Internal error type 1.
6	<b>DcTagErr1</b> . Read-write. Reset: 0. DC Tag error type 1.
5	<b>DcTagErr6</b> . Read-write. Reset: 0. DC Tag error type 6.
4	<b>DcTagErr5</b> . Read-write. Reset: 0. DC Tag error type 5.
3	<b>L1DTLB</b> . Read-write. Reset: 0. Level 1 TLB parity error.
2	MAB. Read-write. Reset: 0. Miss address buffer payload parity error.
1	STQ. Read-write. Reset: 0. Store queue parity error.
0	<b>LDQ</b> . Read-write. Reset: 0. Load queue parity error.

# MSR0000\_0001...MSRC000\_2001 [LS Machine Check Status Thread 0] (MCA::LS::MCA\_STATUS\_LS)

Reset:	Cold,0000_0000_00000_0000h.
Logs i	nformation associated with errors.
	0]_thread[1:0]_inst0_aliasMSRLSLEGACY; MSR0000_0001
	0]_thread[1:0]_inst0_offsetH00000001; MSR0000_0001
	0]_thread[1:0]_inst0_aliasMSRLEGACY; MSR0000_0401
	0]_thread[1:0]_inst0_offsetH00000401; MSR0000_0401 0]_thread[1:0]_inst0_aliasMSR; MSRC000_2001
	0]_thread[1:0]_inst0_offsetHC0002001; MSRC000_2001
Bits	Description
63	<b>Val</b> . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has
	been read.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow</b> . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Check
	Errors].
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En</b> . Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in
	MCA::LS::MCA_CTL_LS. This bit is a copy of bit in MCA::LS::MCA_CTL_LS for this error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV</b> . Reset: Cold,0. 1=Valid thresholding in MCA::LS::MCA_MISCO_LS. In certain modes, MISC registers
	are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for
	MiscV=1 and the MISC register to read as all zeros.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV</b> . Reset: Cold,0. 1=MCA::LS::MCA_ADDR_LS contains address information associated with the error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	<b>PCC</b> . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be
	reinitialized.

	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	<b>TCC</b> . Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been
	corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only
	meaningful when MCA::LS::MCA_STATUS_LS[PCC]=0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	RESERV4. Reset: Cold,0. MCA_STATUS Register Reserved bit.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
53	<b>SyndV</b> . Reset: Cold,0. 1=This error logged information in MCA::LS::MCA_SYND_LS. If
	MCA::LS::MCA_SYND_LS[ErrorPriority] is the same as the priority of the error in
	MCA::LS::MCA_STATUS_LS, then the information in MCA::LS::MCA_SYND_LS is associated with the error in MCA::LS::MCA_SYND_LS is associated with the error
	in MCA::LS::MCA_STATUS_LS. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52	Reserved.
	RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits.
51:47	,
46	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1. <b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC
40	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC
<b>-</b> -5	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is
	consumed.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
42:41	RESERV2. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
40	<b>Scrub</b> . Reset: Cold,0. 1=The error was the result of a scrub operation.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
39:38	RESERV1. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
37:32	<b>ErrCoreId</b> . Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is
	associated with the error; Otherwise this field is reserved.
04.00	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	RESERVO. Reset: Cold,000h. MCA_STATUS Register Reserved bits.
21.10	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
21:16	<b>ErrorCodeExt.</b> Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::LS::MCA_CTL_LS enables error reporting for the
	logged error.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode</b> . Reset: Cold,0000h. Error code for this error. See 3.1.3.3 [Error Codes] for details on decoding this
15.0	field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

Table 35: MCA\_STATUS\_LS

Error Type	ErrorCode	UC	PCC	TCC	Deferred	Poison	AddrV
1.00	Ext	4	1				
LDQ	0x0	1	1	1	0	0	0
STQ	0x1	1	1	1	0	0	0
MAB	0x2	1	1	1	0	0	0
L1DTLB	0x3	1	1	1	0	0	1
DcTagErr5	0x4	1	1	1	0	0	0
DcTagErr6	0x5	1	1	1	0	0	0
DcTagErr1	0x6	1	1	1	0	0	0
IntErrTyp1	0x7	1	1	1	0	0	0
IntErrTyp2	0x8	0/1	0/1	0/1	0	0	0
SystemRead	0x9	1	1	1	0	0	0/1
DataErrorT0							
SystemRead	0xa	1	1	1	0	0	0/1
DataErrorT1							
DcTagErr2	0xb	0	0	0	0	0	0
DcDataErr1	0xc	0/1	0	0/1	0	0/1	1
DcDataErr2	0xd	0	0	0	0/1	0	1
DcDataErr3	0xe	0	0	0	0/1	0	0/1
DcTagErr4	0xf	0	0	0	1	0	0
L2DTLB	0x10	0	0	0	0	0	0/1
PDC	0x11	0	0	0	0	0	0/1
DcTagErr3	0x12	0	0	0	0	0	0
DcTagErr7	0x13	0	0	0	0	0	0
L2DataErr	0x14					0	0

# MSR0000\_0000...MSRC000\_2002 [LS Machine Check Address Thread 0] (MCA::LS::MCA\_ADDR\_LS)

Reset: Cold,0000_0000_0000h.
MCA::LS::MCA_ADDR_LS stores an address and other information associated with the error in
MCA::LS::MCA_STATUS_LS. The register is only meaningful if MCA::LS::MCA_STATUS_LS[Val]=1 and
MCA::LS::MCA_STATUS_LS[AddrV]=1.
_core[3:0]_thread[1:0]_inst0_aliasMSRLSLEGACY; MSR0000_0000
_core[3:0]_thread[1:0]_inst0_offsetH00000000; MSR0000_0000
_core[3:0]_thread[1:0]_inst0_aliasMSRLEGACY; MSR0000_0402
_core[3:0]_thread[1:0]_inst0_offsetH00000402; MSR0000_0402
_core[3:0]_thread[1:0]_inst0_aliasMSR; MSRC000_2002
2002[3:0] thread[1:0] inst0 offeet[IC0003003, MCDC000, 2003

	_core[3:0]_thread[1:0]_inst0_aliasMSRLEGACY; MSR0000_0402				
_core[3:	_core[3:0]_thread[1:0]_inst0_offsetH00000402; MSR0000_0402				
	_core[3:0]_thread[1:0]_inst0_aliasMSR; MSRC000_2002				
_core[3:	0]_thread[1:0]_inst0_offsetHC0002002; MSRC000_2002				
Bits	Description				
63:62	Reserved.				
61:56	<b>LSB</b> . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in				
	MCA::LS::MCA_ADDR_LS[ErrorAddr]. For example, a value of 0 indicates that				
	MCA::LS::MCA_ADDR_LS[55:0] contains a valid byte address. A value of 6 indicates that				
	MCA::LS::MCA_ADDR_LS[55:6] contains a valid cache line address and that				
	MCA::LS::MCA_ADDR_LS[5:0] are not part of the address and should be ignored by error handling software. A				
	value of 12 indicates that MCA::LS::MCA_ADDR_LS[55:12] contain a valid 4KB memory page and that				
	MCA::LS::MCA_ADDR_LS[11:0] should be ignored by error handling software.				
55:0	<b>ErrorAddr</b> . Read-write, Volatile. Reset: Cold,00_0000_0000h. Unless otherwise specified by an error,				
	contains the address associated with the error logged in MCA::LS::MCA_STATUS_LS. For physical addresses,				
	the most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].				

Error Type	Bits	Description
LDQ	[55:0]	Reserved
STQ	[55:0]	Reserved
MAB	[55:0]	Reserved
L1DTLB	[55:48]	Reserved
	[47:12]	Virtual Address
	[11:0]	Reserved
DcTagErr5	[55:0]	Reserved
DcTagErr6	[55:0]	Reserved
DcTagErr1	[55:0]	Reserved
IntErrTyp1	[55:0]	Reserved
IntErrTyp2	[55:0]	Reserved
SystemReadDataErrorT0	[55:48]	Reserved
	[47:6]	Physical Address
SystemReadDataErrorT1	[55:48]	Reserved
	[47:6]	Physical Address
DcTagErr2	[55:0]	Reserved
DcDataErr1	[55:48]	Reserved
	[47:6]	Physical Address
	[5:1]	MCA_STATUS_LS[Poison]=1 ? 5'b0 : Physical Address
DcDataErr2	[55:48]	Reserved
	[47:1]	Physical Address
DcDataErr3	[55:48]	Reserved
	[47:1]	Physical Address
DcTagErr4	[55:0]	Reserved
L2DTLB	[55:48]	Reserved
	[47:12]	Virtual Address
	[11:0]	Reserved
PDC	[55:48]	Reserved
	[47:12]	Virtual Address
	[11:0]	Reserved
DcTagErr3	[55:0]	Reserved
DcTagErr7	[55:0]	Reserved
L2DataErr	[55:0]	Reserved

# MSR0000\_0403...MSRC000\_2003 [LS Machine Check Miscellaneous 0 Thread 0] (MCA::LS::MCA\_MISC0\_LS)

т.					
Log m	Log miscellaneous information associated with errors.				
	_core[3:0]_thread[1:0]_inst0_aliasMSRLEGACY; MSR0000_0403				
_core[3:	0]_thread[1:0]_inst0_offsetH00000403; MSR0000_0403				
_core[3:	0]_thread[1:0]_inst0_aliasMSR; MSRC000_2003				
_core[3:	0]_thread[1:0]_inst0_offsetHC0002003; MSRC000_2003				
Bits	Description				
63	<b>Valid</b> . Reset: 1. 1=A valid CntP field is present in this register.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.				
62	CntP. Reset: 1. 1=A valid threshold counter is present.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.				
61	<b>Locked</b> . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not				
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.				

60	IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt
	generation are not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write :
	Read-only.
59:56	Reserved.
55:52	<b>LvtOffset</b> . Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see
	Core::X86::Apic::ExtendedInterruptLvtEntries).
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write :
	Read-only.
51	CntEn. Reset: 0. 1=Count thresholding errors.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write :
	Read-only.
50:49	<b>ThresholdIntType</b> . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b
	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI
	trigger event. 11b = Reserved.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write :
	Read-only.
48	<b>Ovrflw</b> . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is
	generated.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write :
	Read-only.
-	Reserved.
43:32	<b>ErrCnt</b> . Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is
	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write :
	Read-only.
_	<b>BlkPtr</b> . Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

# MSRC000\_2004 [LS Machine Check Configuration] (MCA::LS::MCA\_CONFIG\_LS)

set: 0000_0002_0000_0025h.				
Controls configuration of the associated machine check bank.				
ore[3:0]_inst0; MSRC000_2004				
ore[3:0]_inst0_aliasMSR; MSRC000_2004				
Bits Description				
3:39 Reserved.				
3:37 <b>DeferredIntType</b> . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged.				
00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b =				
SMI trigger event. 11b = Reserved.				
Reserved.				
LogDeferredInMcaStat. Read-write. Reset: 0. Init: BIOS,1. 1=Log deferred errors in				
MCA::LS::MCA_STATUS_LS and MCA::LS::MCA_ADDR_LS in addition to MCA::LS::MCA_DESTAT_LS				
and MCA::LS::MCA_DEADDR_LS. 0=Only log deferred errors in MCA::LS::MCA_DESTAT_LS and				
MCA::LS::MCA_DEADDR_LS. This bit does not affect logging of deferred errors in				
MCA::LS::MCA_SYND_LS, MCA::LS::MCA_MISC0_LS.				
Reserved.				
McaXEnable. Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the				

	MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via
	Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::LS::MCA_CONFIG_LS[DeferredIntType] controls
	the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if
	MCA::LS::MCA_CONFIG_LS[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and
	MCA::LS::MCA_CONFIG_LS[LogDeferredInMcaStat] controls the logging behavior of these errors.
	MCA::LS::MCA_DESTAT_LS and MCA::LS::MCA_DEADDR_LS are supported in this MCA bank.
	0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional
	MISC registers (MISC1-MISC4) are supported. MCA::LS::MCA_MISC0_LS[BlkPtr] indicates the presence of
	the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is
	specifiable by MCA bank. MCA::LS::MCA_STATUS_LS[TCC] is present.

# MSRC000\_2005 [LS IP Identification] (MCA::LS::MCA\_IPID\_LS)

= = /				
Reset: 0000_00B0_0000_0000h.				
The MCA::LS::MCA_IPID_LS register is used by software to determine what IP type and revision is associated with the				
MCA bank.				
_core[3:0]_inst0; MSRC000_2005				
_core[3:0]_inst0_aliasMSR; MSRC000_2005				
Bits Description				
63:48 McaType. Read-only. Reset: 0000h. The McaType of the MCA bank within this IP.				
47:44 Reserved.				
HardwareID. Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.				
<b>InstanceId</b> . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per				
instance of this register.				

MSR	C000_2006 [LS Machine Check Syndrome Thread 0] (MCA::LS::MCA_SYND_LS)			
Read-write, Volatile. Reset: Cold, 0000_0000_0000h.				
Logs p	physical location information associated with error in MCA::LS::MCA_STATUS_LS Thread 0			
	0]_thread[1:0]_inst0; MSRC000_2006			
	D]_thread[1:0]_inst0_aliasMSR; MSRC000_2006			
Bits	Description			
63:38	Reserved.			
37:32	<b>Syndrome</b> . Read-write, Volatile. Reset: Cold, 00h. Contains the syndrome, if any, associated with the error logged			
	in MCA::LS::MCA_STATUS_LS. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a			
	length specified by MCA::LS::MCA_SYND_LS[Length]. The Syndrome field is only valid when			
	MCA::LS::MCA_SYND_LS[Length] is not 0.			
31:27	Reserved.			
26:24	<b>ErrorPriority</b> . Read-write, Volatile. Reset: Cold,0h. Encodes the priority of the error logged in			
	MCA::LS::MCA_SYND_LS. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 = Deferred			
	Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.			
23:18	<b>Length</b> . Read-write, Volatile. Reset: Cold, 00h. Specifies the length in bits of the syndrome contained in			
	MCA::LS::MCA_SYND_LS[Syndrome]. A value of 0 indicates that there is no valid syndrome in			
	MCA::LS::MCA_SYND_LS. For example, a syndrome length of 9 means that			
	MCA::LS::MCA_SYND_LS[Syndrome] bits [8:0] contains a valid syndrome.			
17:0	<b>ErrorInformation</b> . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the			
	location of the error. Decoding is available in Table 37 [MCA_SYND_LS].			

Table 37: MCA\_SYND\_LS

Error Type	Bits	Description
LDQ	[17:0]	Reserved
STQ	[17:0]	Reserved
MAB	[17:0]	Reserved
L1DTLB	[17:0]	Reserved
DcTagErr5	[17:16]	2'b11
G	[15:8]	Index
	[7:0]	Way
DcTagErr6	[17:16]	2'b11
	[15:8]	Index
	[7:0]	Way
DcTagErr1	[17:16]	2'b11
Derugerii	[15:8]	Index
	[7:0]	Way
IntErrTyp1	[17:11]	Reserved
Interriyer	[10]	Thread ID
	[9:0]	Reserved
Last For Trong 2		Reserved
IntErrTyp2	[17:12]	Thread ID
	[11]	
	[10:1]	Reserved
	[0]	Reserved
SystemReadDataErrorT0	[17:2]	Reserved
	[1:0]	2'b00 = Master Abort; 2'b01 = Target Abort; 2'b10 = Transaction
	[47.0]	Error; 2'b11 = Protection Violation
SystemReadDataErrorT1	[17:2]	Reserved
	[1:0]	2'b00 = Master Abort; 2'b01 = Target Abort; 2'b10 = Transaction Error; 2'b11 = Protection Violation
DcTagErr2	[17:16]	2'b11
	[15:8]	Index
	[7:0]	Way
DcDataErr1	[17:16]	MCA_STATUS_LS[Poison]=1 ? 2'b00 : 2'b11
	[15:8]	Index
	[7:0]	Way
DcDataErr2	[17:16]	2'b11
	[15:8]	Index
	[7:0]	Way
DcDataErr3	[17:16]	2'b11
2 62 4142115	[15:14]	Reserved
	[13:8]	Index
	[7:3]	Physical Address[5:1]
	[2:0]	Way
DcTagErr4	[17:16]	Reserved
DC1agE114		Index
	[15:8]	
LODELD	[7:0]	Way
L2DTLB	[17:16]	2'b11
	[15]	Reserved

	[14:8]	Reserved
	[7:4]	Reserved
	[3:0]	Reserved
PDC	[17:0]	Reserved
DcTagErr3	[17:16]	2'b11
	[15:8]	Index
	[7:0]	Way
DcTagErr7	[17:16]	2'b11
	[15:8]	Index
	[7:0]	Way
L2DataErr	[17:0]	Reserved

# MSRC000\_2008 [LS Machine Check Deferred Error Status Thread 0] (MCA::LS::MCA\_DESTAT\_LS)

MSR	C000_2008 [LS Machine Check Deferred Error Status Thread 0] (MCA::LS::MCA_DESTAT_LS)	
Read-write, Volatile. Reset: Cold,0000_0000_0000h.		
Holds status information for the first deferred error seen in this bank.		
_core[3:0]_thread[1:0]_inst0; MSRC000_2008		
_core[3:0]_thread[1:0]_inst0_aliasMSR; MSRC000_2008		
Bits	Description	
63	<b>Val</b> . Read-write, Volatile. Reset: Cold, 0. 1=A valid error has been detected (whether it is enabled or not).	
62	<b>Overflow</b> . Read-write, Volatile. Reset: Cold, 0. 1=An error was detected while the valid bit (Val) was set; at least	
	one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the	
	section on overwrite priorities.)	
61:59	Reserved.	
58	<b>AddrV</b> . Read-write, Volatile. Reset: Cold, 0. 1=MCA::LS::MCA_DEADDR_LS contains address information	
	associated with the error.	
57:54	Reserved.	
53	<b>SyndV</b> . Read-write, Volatile. Reset: Cold, 0. 1=This error logged information in MCA::LS::MCA_SYND_LS. If	
	MCA::LS::MCA_SYND_LS[ErrorPriority] is the same as the priority of the error in	
	MCA::LS::MCA_STATUS_LS, then the information in MCA::LS::MCA_SYND_LS is associated with the error	
	in MCA::LS::MCA_DESTAT_LS.	
52:45	Reserved.	
44	<b>Deferred</b> . Read-write, Volatile. Reset: Cold, 0. 1=A deferred error was created. A deferred error is the result of an	
	uncorrectable data error which did not immediately cause a processor exception; poison is created and an	
	exception is deferred until the poison data is consumed.	
43:0	Reserved.	

# MSRC000 2009 [LS Deferred Error Address Thread 0] (MCA::LS::MCA\_DEADDR\_LS)

MSRC000_2005 [E5 Deferred Error Address Tilledd 0] (MCAE5MCA_DEADDR_E5)			
Reset:	Reset: Cold,0000_0000_00000_0000h.		
The M	ICA::LS::MCA_DEADDR_LS register stores the address associated with the error in		
MCA:	::LS::MCA_DESTAT_LS. The register is only meaningful if MCA::LS::MCA_DESTAT_LS[Val]=1 and		
MCA:	::LS::MCA_DESTAT_LS[AddrV]=1. The lowest valid bit of the address is defined by		
MCA::LS::MCA_DEADDR_LS[LSB].			
_core[3:0]_thread[1:0]_inst0; MSRC000_2009			
_core[3:	_core[3:0]_thread[1:0]_inst0_aliasMSR; MSRC000_2009		
Bits	Description		
63:62	Reserved.		
61:56	<b>LSB</b> . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in		
	MCA::LS::MCA_DEADDR_LS[ErrorAddr]. For example, a value of 0 indicates that		
	MCA::LS::MCA_DEADDR_LS[55:0] contains a valid byte address. A value of 6 indicates that		
	MCA::LS::MCA_DEADDR_LS[55:6] contains a valid cache line address and that		
	MCA::LS::MCA_DEADDR_LS[5:0] are not part of the address and should be ignored by error handling		

software. A value of 12 indicates that MCA::LS::MCA_DEADDR_LS[55:12] contain a valid 4KB memory page
and that MCA::LS::MCA_DEADDR_LS[11:0] should be ignored by error handling software.
 E-way Addy Dood with Voletile Doost Cold 00, 0000, 0000 Contains the address if any associated with

55:0 **ErrorAddr**. Read-write, Volatile. Reset: Cold,00\_0000\_0000h. Contains the address, if any, associated with the error logged in MCA::LS::MCA\_DESTAT\_LS. The lowest-order valid bit of the address is specified in MCA::LS::MCA\_DEADDR\_LS[LSB].

# MSRC001\_0400 [LS Machine Check Control Mask] (MCA::LS::MCA\_CTL\_MASK\_LS)

MSK	L001_0400 [LS Machine Check Control Mask] (MCA::LS::MCA_CTL_MASK_LS)		
Read-write. Reset: 0000_0000_0000_0000h.			
	detection of an error source.		
_core[3:0]_inst0; MSRC001_0400			
	_core[3:0]_inst0_aliasMSR; MSRC001_0400		
	Description		
	Reserved.		
20	<b>L2DataErr</b> . Read-write. Reset: 0. L2 Fill Data error.		
19	<b>DcTagErr7</b> . Read-write. Reset: 0. DC Tag error type 5.		
18	<b>DcTagErr3</b> . Read-write. Reset: 0. DC Tag error type 3.		
17	<b>PDC</b> . Read-write. Reset: 0. PDC parity error. MCA_ADDR_LS logs a virtual address.		
16	<b>L2DTLB</b> . Read-write. Reset: 0. Level 2 TLB parity error. MCA_ADDR_LS logs a virtual address.		
15	<b>DcTagErr4</b> . Read-write. Reset: 0. DC Tag error type 4.		
14	<b>DcDataErr3</b> . Read-write. Reset: 0. DC Data error type 3.		
13	<b>DcDataErr2</b> . Read-write. Reset: 0. DC Data error type 2.		
12	<b>DcDataErr1</b> . Read-write. Reset: 0. DC Data error type 1 and poison consumption. MCA_STATUS[Poison] is set		
	on poison consumption from L2/L3.		
11	<b>DcTagErr2</b> . Read-write. Reset: 0. DC Tag error type 2.		
10	<b>SystemReadDataErrorT1</b> . Read-write. Reset: 0. System Read Data Error Thread 1. An error in a read of a line		
	from the data fabric. Possible reasons include master abort and target abort.		
9	<b>SystemReadDataErrorT0</b> . Read-write. Reset: 0. System Read Data Error Thread 0. An error in a read of a line		
	from the data fabric. Possible reasons include master abort and target abort.		
8	<b>IntErrTyp2</b> . Read-write. Reset: 0. Internal error type 2.		
7	IntErrTyp1. Read-write. Reset: 0. Internal error type 1.		
6	<b>DcTagErr1</b> . Read-write. Reset: 0. DC Tag error type 1.		
5	<b>DcTagErr6</b> . Read-write. Reset: 0. DC Tag error type 6.		
4	<b>DcTagErr5</b> . Read-write. Reset: 0. DC Tag error type 5.		
3	L1DTLB. Read-write. Reset: 0. Level 1 TLB parity error.		
2	<b>MAB</b> . Read-write. Reset: 0. Miss address buffer payload parity error.		
1	<b>STQ</b> . Read-write. Reset: 0. Store queue parity error.		
0	<b>LDQ</b> . Read-write. Reset: 0. Load queue parity error.		

# 3.2.5.2 IF

# MSR0000\_0404...MSRC000\_2010 [IF Machine Check Control] (MCA::IF::MCA\_CTL\_IF)

Read-write. Reset: 0000\_0000\_0000\_0000h.

0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::IF::MCA\_CTL\_IF register must be enabled by the corresponding enable bit in Core::X86::Msr::MCG\_CTL. Does not affect error detection, correction, or logging.

\_core[3:0]\_inst1\_aliasMSRLEGACY; MSR0000\_0404

\_\_\_\_core[3:0]\_inst1\_offsetH00000404; MSR0000\_0404

core[3:0]\_inst1\_aliasMSR; MSRC000\_2010

\_core[3:0]\_inst1\_offsetHC0002010; MSRC000\_2010

# Bits Description

63:14	Reserved.
13	<b>SystemReadDataError</b> . Read-write. Reset: 0. System Read Data Error. An error in a demand fetch of a line.
	Possible reasons include master abort and target abort.
12	<b>L2RespPoison</b> . Read-write. Reset: 0. L2 Cache Response Poison Error. Error is the result of consuming poison
	data.
11	L2BtbMultiHit. Read-write. Reset: 0. L2 BTB Multi-Match Error.
10	L1BtbMultiHit. Read-write. Reset: 0. L1 BTB Multi-Match Error.
9	<b>BpqSnpParT1</b> . Read-write. Reset: 0. BPQ Thread 1 Snoop Parity Error.
8	<b>BpqSnpParT0</b> . Read-write. Reset: 0. BPQ Thread 0 Snoop Parity Error.
7	L2ItlbParity. Read-write. Reset: 0. L2 ITLB Parity Error.
6	L1ItlbParity. Read-write. Reset: 0. L1 ITLB Parity Error.
5	L0ItlbParity. Read-write. Reset: 0. L0 ITLB Parity Error.
4	<b>DqParity</b> . Read-write. Reset: 0. Decoupling Queue PhysAddr Parity Error.
3	DataParity. Read-write. Reset: 0. IC Data Array Parity Error.
2	TagParity. Read-write. Reset: 0. IC Full Tag Parity Error.
1	TagMultiHit. Read-write. Reset: 0. IC Microtag or Full Tag Multi-hit Error.
0	OcUtagParity. Read-write. Reset: 0. Op Cache Microtag Probe Port Parity Error.

# MSR0000\_0405...MSRC000\_2011 [IF Machine Check Status Thread 0] (MCA::IF::MCA\_STATUS\_IF)

	Cold,0000_0000_00000_0000h.
	information associated with errors.
	0]_thread[1:0]_inst1_aliasMSRLEGACY; MSR0000_0405
	0]_thread[1:0]_inst1_offsetH00000405; MSR0000_0405
	0]_thread[1:0]_inst1_aliasMSR; MSRC000_2011 0]_thread[1:0]_inst1_offsetHC0002011; MSRC000_2011
	Description
63	<b>Val</b> . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has
	been read.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow</b> . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Check
	Errors].
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En</b> . Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in
	MCA::IF::MCA_CTL_IF. This bit is a copy of bit in MCA::IF::MCA_CTL_IF for this error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV</b> . Reset: Cold,0. 1=Valid thresholding in MCA::IF::MCA_MISCO_IF. In certain modes, MISC registers are
	owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for MiscV=1
	and the MISC register to read as all zeros.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV</b> . Reset: Cold,0. 1=MCA::IF::MCA_ADDR_IF contains address information associated with the error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	<b>PCC</b> . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be
	reinitialized.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	TCC. Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been

	corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when MCA::IF::MCA_STATUS_IF[PCC]=0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	RESERV4. Reset: Cold,0. MCA_STATUS Register Reserved bit.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
53	SyndV. Reset: Cold,0. 1=This error logged information in MCA::IF::MCA_SYND_IF. If
	MCA::IF::MCA_SYND_IF[ErrorPriority] is the same as the priority of the error in
	MCA::IF::MCA_STATUS_IF, then the information in MCA::IF::MCA_SYND_IF is associated with the error in MCA::IF::MCA_STATUS_IF.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52	Reserved.
51:47	RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is
	consumed.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:41	RESERV2. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
40	<b>Scrub</b> . Reset: Cold,0. 1=The error was the result of a scrub operation.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
39:38	RESERV1. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
37:32	<b>ErrCoreId</b> . Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is
	associated with the error; Otherwise this field is reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	RESERVO. Reset: Cold,000h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
21:16	<b>ErrorCodeExt</b> . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::IF::MCA_CTL_IF enables error reporting for the logged
	error.
45.0	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode</b> . Reset: Cold,0000h. Error code for this error. See 3.1.3.3 [Error Codes] for details on decoding this field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

# Table 38: MCA\_STATUS\_IF

Error Type	ErrorCode Ext	UC	PCC	TCC	Deferred	Poison	AddrV
OcUtagParit y	0x0	0	0	0	0	0	0

	l					I	
TagMultiHit	0x1	0	0	0	0	0	1
TagParity	0x2	0	0	0	0	0	1
DataParity	0x3	0	0	0	0	0	1
DqParity	0x4	1	1	1	0	0	1
L0ItlbParity	0x5	1	1	1	0	0	1
L1ItlbParity	0x6	0	0	0	0	0	1
L2ItlbParity	0x7	0	0	0	0	0	1
BpqSnpParT	0x8	1	1	1	0	0	1
0							
BpqSnpParT	0x9	1	1	1	0	0	1
1							
L1BtbMulti	0xa	0	0	0	0	0	0
Hit							
L2BtbMulti	0xb	0	0	0	0	0	0
Hit							
L2RespPoiso	0xc	1	0	1	0	0	1
n							
SystemRead	0xd	1	0	1	0	0	1
DataError							

#### MSR0000\_0406...MSRC000\_2012 [IF Machine Check Address Thread 0] (MCA::IF::MCA\_ADDR\_IF)

Pocot.	Cold.0000	0000	0000	0000h
RESEL.	COULOUO	www	(1)(1)(1)	<b>UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU</b>

MCA::IF::MCA\_ADDR\_IF stores an address and other information associated with the error in

MCA::IF::MCA\_STATUS\_IF. The register is only meaningful if MCA::IF::MCA\_STATUS\_IF[Val]=1 and

MCA::IF::MCA\_STATUS\_IF[AddrV]=1.

\_core[3:0]\_thread[1:0]\_inst1\_aliasMSRLEGACY; MSR0000\_0406

\_core[3:0]\_thread[1:0]\_inst1\_offsetH00000406; MSR0000\_0406

_core[3:	0]_thread[1:0]_inst1_aliasMSR; MSRC000_2012
_core[3:	0]_thread[1:0]_inst1_offsetHC0002012; MSRC000_2012
Bits	Description
63:62	Reserved.
61:56	<b>LSB</b> . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in
	MCA::IF::MCA_ADDR_IF[ErrorAddr]. For example, a value of 0 indicates that
	MCA::IF::MCA_ADDR_IF[55:0] contains a valid byte address. A value of 6 indicates that
	MCA::IF::MCA_ADDR_IF[55:6] contains a valid cache line address and that MCA::IF::MCA_ADDR_IF[5:0]
	are not part of the address and should be ignored by error handling software. A value of 12 indicates that
	MCA::IF::MCA_ADDR_IF[55:12] contain a valid 4KB memory page and that MCA::IF::MCA_ADDR_IF[11:0]
	should be ignored by error handling software.
55:0	<b>ErrorAddr</b> . Read-write, Volatile. Reset: Cold,00_0000_0000h. Unless otherwise specified by an error,
	contains the address associated with the error logged in MCA::IF::MCA_STATUS_IF. For physical addresses, the
	most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].

# *Table 39: MCA\_ADDR\_IF*

Error Type	Bits	Description
OcUtagParity	[55:0]	Reserved
TagMultiHit	[55:48]	Reserved
	[47:0]	Physical Address
TagParity	[55:48]	Reserved
	[47:0]	Physical Address
DataParity	[55:48]	Reserved
	[47:0]	Physical Address

DqParity	[55:48]	Reserved
	[47:0]	Physical Address
L0ItlbParity	[55:48]	Reserved
	[47:12]	Linear Address
	[11:0]	Reserved
L1ItlbParity	[55:48]	Reserved
	[47:12]	Linear Address
	[11:0]	Reserved
L2ItlbParity	[55:48]	Reserved
	[47:12]	Linear Address
	[11:0]	Reserved
BpqSnpParT0	[55:0]	Reserved
BpqSnpParT1	[55:0]	Reserved
L1BtbMultiHit	[55:0]	Reserved
L2BtbMultiHit	[55:0]	Reserved
L2RespPoison	[55:48]	Reserved
	[47:5]	Physical Address
	[4:0]	Reserved
SystemReadDataError	[55:48]	Reserved
	[47:5]	Physical Address
	[4:0]	Reserved

# MSR0000\_0407...MSRC000\_2013 [IF Machine Check Miscellaneous 0 Thread 0] (MCA::IF::MCA\_MISC0\_IF)

Log miscellaneous information associated with errors.  \[ \text{cord}^{3.0}_{\text{cord}}^{\text{insed}}_{\text{cord}}^{\text{insed}}_{\text{cord}}^{\text{sol}}_{\text{ord}}^{\text{sol}}_{\text{ord}}^{\text{sol}}_{\text{ord}}^{\text{sol}}_{\text{ord}}^{\text{sol}}_{\text{ord}}^{\text{sol}}_{\text{ord}}^{\text{sol}}_{\text{ord}}^{\text{sol}}_{\text{sol}}^							
core[3:0]_thread[1:0]_inst1_aliasMSR; MSRC000_2013  Bits							
Description							
Description   Valid. Reset: 1. 1=A valid CntP field is present in this register.   AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.							
Valid. Reset: 1. 1=A valid CntP field is present in this register.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  CntP. Reset: 1. 1=A valid threshold counter is present.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  Locked. Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  EvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.							
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  CntP. Reset: 1. 1=A valid threshold counter is present.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  Locked. Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  ExtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.		•					
CntP. Reset: 1. 1=A valid threshold counter is present.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  Locked. Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  59:56  Reserved.  LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.	63	4					
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  Locked. Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  Seserved.  LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.		AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.					
Locked. Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  Extra Core::X86::Apic::ExtendedInterruptLytentries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.	62	<b>CntP</b> . Reset: 1. 1=A valid threshold counter is present.					
available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  59:56 Reserved.  LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  51 CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.		AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.					
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  Seserved.  LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.	61	<b>Locked</b> . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not					
IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  59:56 Reserved.  LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.		available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.					
generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  59:56 Reserved.  LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.		AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.					
AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  59:56 Reserved.  LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.	60	<b>IntP</b> . Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt					
Read-only.  59:56 Reserved.  55:52 LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  51 CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.		generation are not supported.					
59:56 Reserved.  55:52 LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  51 CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.		AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write :					
LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.		Read-only.					
APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  51	59:56	Reserved.					
Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.  51	55:52	<b>LvtOffset</b> . Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the					
AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write : Read-only.  51		APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see					
Read-only.  51 CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.		Core::X86::Apic::ExtendedInterruptLvtEntries).					
51 CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISCO_IF[Locked]) ? Read-write : Read-only.		AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write :					
AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write : Read-only.		Read-only.					
Read-only.	51	CntEn. Reset: 0. 1=Count thresholding errors.					
		AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write :					
50:49 Threshold Int Type Reset: Cold Ob Specifies the type of interrupt signaled when Ovrfly is set and IntP==1 00b		Read-only.					
30.45   Thresholding type: Neset: Cold, on: Specifics the type of interrupt signated when Ovintw is set and inti ==1.000	50:49	<b>ThresholdIntType</b> . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b					

	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI
	trigger event. 11b = Reserved.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write :
	Read-only.
48	<b>Ovrflw</b> . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is
	generated.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write :
	Read-only.
47:44	Reserved.
43:32	<b>ErrCnt</b> . Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is
	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write :
	Read-only.
31:24	<b>BlkPtr</b> . Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

#### MSRC000\_2014 [IF Machine Check Configuration] (MCA::IF::MCA\_CONFIG\_IF)

Poset.	0000_0002_0000_0021h.
	ols configuration of the associated machine check bank.
	0]_inst1; MSRC000_2014 0]_inst1_aliasMSR; MSRC000_2014
	Description
	Reserved.
38:37	<b>DeferredIntType</b> . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged.
	00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b =
	SMI trigger event. 11b = Reserved.
36:33	Reserved.
32	<b>McaXEnable</b> . Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the
	MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and
	fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via
	Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::IF::MCA_CONFIG_IF[DeferredIntType] controls
	the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if
	MCA::IF::MCA_CONFIG_IF[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and
	the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA_DESTAT and
	MCA_DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional
	MISC registers (MISC1-MISC4) are supported. MCA::IF::MCA_MISC0_IF[BlkPtr] indicates the presence of the
	additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is
	specifiable by MCA bank. MCA::IF::MCA_STATUS_IF[TCC] is present.

# MSRC000\_2015 [IF IP Identification] (MCA::IF::MCA\_IPID\_IF)

Reset: 0001\_00B0\_0000\_0000h.

The MCA::IF::MCA\_IPID\_IF register is used by software to determine what IP type and revision is associated with the

ICA bank.		
_core[3:0]_inst1; MSRC000_2015		
core[3:0]_inst1_aliasMSR; MSRC000_2015		
Bits Description		
3:48 <b>McaType</b> . Read-only. Reset: 0001h. The McaType of the MCA bank within this IP.		
7:44 Reserved.		
3:32 <b>HardwareID</b> . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.		
InstanceId. Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per	r	
instance of this register.		

#### MSRC000\_2016 [IF Machine Check Syndrome Thread 0] (MCA::IF::MCA\_SYND\_IF) Read-write, Volatile. Reset: Cold,0000 0000 0000 0000h. Logs physical location information associated with error in MCA::IF::MCA\_STATUS\_IF Thread 0 \_core[3:0]\_thread[1:0]\_inst1; MSRC000\_2016 \_core[3:0]\_thread[1:0]\_inst1\_aliasMSR; MSRC000\_2016 Bits Description 63:33 Reserved. 32 **Syndrome**. Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in MCA::IF::MCA STATUS IF. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a length specified by MCA::IF::MCA\_SYND\_IF[Length]. The Syndrome field is only valid when MCA::IF::MCA\_SYND\_IF[Length] is not 0. 31:27 Reserved. 26:24 **ErrorPriority**. Read-write, Volatile. Reset: Cold, Oh. Encodes the priority of the error logged in MCA::IF::MCA\_SYND\_IF. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 = Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved. 23:18 **Length.** Read-write, Volatile. Reset: Cold, 00h. Specifies the length in bits of the syndrome contained in MCA::IF::MCA\_SYND\_IF[Syndrome]. A value of 0 indicates that there is no valid syndrome in MCA::IF::MCA\_SYND\_IF. For example, a syndrome length of 9 means that MCA::IF::MCA\_SYND\_IF[Syndrome] bits [8:0] contains a valid syndrome.

**ErrorInformation**. Read-write, Volatile. Reset: Cold, 0\_0000h. Contains error-specific information about the

location of the error. Decoding is available in Table 40 [MCA\_SYND\_IF].

#### Table 40: MCA SYND IF

17:0

Error Type	Bits	Description
OcUtagParity	[17:6]	Reserved
	[5:0]	Index
TagMultiHit	[17:16]	Reserved
	[15:8]	Subcache
	[8:0]	Reserved
TagParity	[17:8]	Reserved
	[7:0]	Way
DataParity	[17:16]	Reserved
	[15:8]	Subcache
	[7:0]	Way
DqParity	[17:0]	Reserved
L0ItlbParity	[17:4]	Reserved
	[3:0]	Reserved
L1ItlbParity	[17:6]	Reserved
	[5:0]	Reserved
L2ItlbParity	[17:8]	Reserved

	[7:0]	Reserved
BpqSnpParT0	[17:0]	Reserved
BpqSnpParT1	[17:0]	Reserved
L1BtbMultiHit	[17:0]	Reserved
L2BtbMultiHit	[17:0]	Reserved
L2RespPoison	[17:0]	Reserved
SystemReadDataError	[17:2]	Reserved
	[1:0]	2'b00 = Master Abort; 2'b01 = Target Abort; 2'b10 = Transaction
		Error; 2'b11 = Protection Violation

MSR	C001_0401 [IF Machine Check Control Mask] (MCA::IF::MCA_CTL_MASK_IF)
Read-	write. Reset: 0000_0000_0000_0000h.
Inhibit	detection of an error source.
	0]_inst1; MSRC001_0401
	)]_inst1_aliasMSR; MSRC001_0401
	Description
63:14	Reserved.
13	<b>SystemReadDataError</b> . Read-write. Reset: 0. System Read Data Error. An error in a demand fetch of a line.
	Possible reasons include master abort and target abort.
12	<b>L2RespPoison</b> . Read-write. Reset: 0. L2 Cache Response Poison Error. Error is the result of consuming poison
	data.
11	L2BtbMultiHit. Read-write. Reset: 0. L2 BTB Multi-Match Error.
10	L1BtbMultiHit. Read-write. Reset: 0. L1 BTB Multi-Match Error.
9	<b>BpqSnpParT1</b> . Read-write. Reset: 0. BPQ Thread 1 Snoop Parity Error.
8	<b>BpqSnpParT0</b> . Read-write. Reset: 0. BPQ Thread 0 Snoop Parity Error.
7	L2ItlbParity. Read-write. Reset: 0. L2 ITLB Parity Error.
6	L1ItlbParity. Read-write. Reset: 0. L1 ITLB Parity Error.
5	L0ItlbParity. Read-write. Reset: 0. L0 ITLB Parity Error.
4	<b>DqParity</b> . Read-write. Reset: 0. Decoupling Queue PhysAddr Parity Error.
3	DataParity. Read-write. Reset: 0. IC Data Array Parity Error.
2	TagParity. Read-write. Reset: 0. IC Full Tag Parity Error.
1	TagMultiHit. Read-write. Reset: 0. IC Microtag or Full Tag Multi-hit Error.
0	OcUtagParity. Read-write. Reset: 0. Op Cache Microtag Probe Port Parity Error.

# 3.2.5.3 L2

MSR0000_0408MSRC000_2020 [L2 Machine Check Control] (MCA::L2::MCA_CTL_L2)				
Read-write. Reset: 0000_0000_0000_0000h.				
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the				
corresponding error. The MCA::L2::MCA_CTL_L2 register must be enabled by the corresponding enable bit in				
Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.				
_core[3:0]_inst2_aliasMSRLEGACY; MSR0000_0408				
_core[3:0]_inst2_offsetH00000408; MSR0000_0408				
_core[3:0]_inst2_aliasMSR; MSRC000_2020				
_core[3:0]_inst2_offsetHC0002020; MSRC000_2020				
Bits Description				
63:4 Reserved.				
3 <b>Hwa</b> . Read-write. Reset: 0. Hardware Assert Error.				
2 <b>Data</b> . Read-write. Reset: 0. L2M Data Array ECC Error.				
1 Tag. Read-write. Reset: 0. L2M Tag or State Array ECC Error.				

0 **MultiHit**. Read-write. Reset: 0. L2M Tag Multiple-Way-Hit error.

U	MultiHit. Read-write. Reset: 0. L2M Tag Multiple-way-Hit error.
MSR	0000_0409MSRC000_2021 [L2 Machine Check Status Thread 0] (MCA::L2::MCA_STATUS_L2)
Reset:	Cold,0000_0000_0000_0000h.
	nformation associated with errors.
	D]_thread[1:0]_inst2_aliasMSRLEGACY; MSR0000_0409
	D]_thread[1:0]_inst2_offsetH00000409; MSR0000_0409 D]_thread[1:0]_inst2_aliasMSR; MSRC000_2021
	D]_thread[1:0]_inst2_offsetHC0002021; MSRC000_2021
Bits	Description
63	<b>Val</b> . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has been read.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow</b> . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Check Errors].
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En</b> . Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in MCA::L2::MCA_CTL_L2. This bit is a copy of bit in MCA::L2::MCA_CTL_L2 for this error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV</b> . Reset: Cold,0. 1=Valid thresholding in MCA::L2::MCA_MISCO_L2. In certain modes, MISC registers
	are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for
	MiscV=1 and the MISC register to read as all zeros.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV</b> . Reset: Cold,0. 1=MCA::L2::MCA_ADDR_L2 contains address information associated with the error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	<b>PCC.</b> Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	<b>TCC</b> . Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been
	corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only
	meaningful when MCA::L2::MCA_STATUS_L2[PCC]=0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	RESERV4. Reset: Cold,0. MCA_STATUS Register Reserved bit.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
53	<b>SyndV</b> . Reset: Cold,0. 1=This error logged information in MCA::L2::MCA_SYND_L2. If
	MCA::L2::MCA_SYND_L2[ErrorPriority] is the same as the priority of the error in
	MCA::L2::MCA_STATUS_L2, then the information in MCA::L2::MCA_SYND_L2 is associated with the error
	in MCA::L2::MCA_STATUS_L2.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52	Reserved.
51:47	RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC					
	algorithm. UC indicates whether the error was actually corrected by the processor.					
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.					
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data					
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is					
	consumed.					
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.					
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.					
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.					
42:41	RESERV2. Reset: Cold,0h. MCA_STATUS Register Reserved bits.					
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.					
40	<b>Scrub</b> . Reset: Cold,0. 1=The error was the result of a scrub operation.					
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.					
39:38	:38 <b>RESERV1</b> . Reset: Cold,0h. MCA_STATUS Register Reserved bits.					
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.					
37:32	<b>ErrCoreId</b> . Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is					
	associated with the error; Otherwise this field is reserved.					
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.					
31:22	RESERVO. Reset: Cold,000h. MCA_STATUS Register Reserved bits.					
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.					
21:16	<b>ErrorCodeExt</b> . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause					
	analysis. This field indicates which bit position in MCA::L2::MCA_CTL_L2 enables error reporting for the					
	logged error.					
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.					
15:0	<b>ErrorCode</b> . Reset: Cold,0000h. Error code for this error. See 3.1.3.3 [Error Codes] for details on decoding this					
	field.					
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.					

# *Table 41: MCA\_STATUS\_L2*

Error Type	ErrorCode Ext	UC	PCC	TCC	Deferred	Poison	AddrV
MultiHit	0x0					-	-
Tag	0x1					-	-
Data	0x2					-	-
Hwa	0x3					-	-

#### MSR0000 040A...MSRC000 2022 [L2 Machine Check Address Thread 0] (MCA::L2::MCA\_ADDR\_L2)

MSR0000_040AMSRC000_2022 [L2 Machine Check Address Thread 0] (MCA::L2::MCA_ADDR_L2)
Reset: Cold,0000_0000_00000_0000h.
MCA::L2::MCA_ADDR_L2 stores an address and other information associated with the error in
MCA::L2::MCA_STATUS_L2. The register is only meaningful if MCA::L2::MCA_STATUS_L2[Val]=1 and
MCA::L2::MCA_STATUS_L2[AddrV]=1.
_core[3:0]_thread[1:0]_inst2_aliasMSRLEGACY; MSR0000_040A
_core[3:0]_thread[1:0]_inst2_offsetH0000040A; MSR0000_040A
_core[3:0]_thread[1:0]_inst2_aliasMSR; MSRC000_2022
_core[3:0]_thread[1:0]_inst2_offsetHC0002022; MSRC000_2022
Bits Description
63:62 Reserved.
61:56 <b>LSB</b> . Read-write, Volatile. Reset: Cold, 00h. Specifies the least significant valid bit of the address contained in
MCA::L2::MCA_ADDR_L2[ErrorAddr]. For example, a value of 0 indicates that
MCA::L2::MCA_ADDR_L2[55:0] contains a valid byte address. A value of 6 indicates that

	MCA::L2::MCA_ADDR_L2[55:6] contains a valid cache line address and that MCA::L2::MCA_ADDR_L2[5:0]
	are not part of the address and should be ignored by error handling software. A value of 12 indicates that
	MCA::L2::MCA_ADDR_L2[55:12] contain a valid 4KB memory page and that
	MCA::L2::MCA_ADDR_L2[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr</b> . Read-write, Volatile. Reset: Cold,00_0000_0000_0000h. Unless otherwise specified by an error,
	contains the address associated with the error logged in MCA::L2::MCA_STATUS_L2. For physical addresses,
	the most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].

#### Table 42: MCA\_ADDR\_L2

Error Type	Bits	Description
MultiHit	[55:48]	Reserved
	[47:6]	Physical Address
	[5:0]	Reserved
Tag	[55:48]	Reserved
	[47:6]	Physical Address
	[5:0]	Reserved
Data	[55:48]	Reserved
	[47:6]	Physical Address
	[5:0]	Reserved
Hwa	[31:0]	Reserved

# MSR0000\_040B...MSRC000\_2023 [L2 Machine Check Miscellaneous 0 Thread 0] (MCA::L2::MCA\_MISC0\_L2)

WIOIC	000_040DM3NG000_2025 [L2 Machine Check Miscendicous o Timeda o] (MCAL2MGA_Misco_L2)
	iscellaneous information associated with errors.
	D]_thread[1:0]_inst2_aliasMSRLEGACY; MSR0000_040B
	0]_thread[1:0]_inst2_offsetH0000040B; MSR0000_040B
	D]_thread[1:0]_inst2_aliasMSR; MSRC000_2023
	D]_thread[1:0]_inst2_offsetHC0002023; MSRC000_2023
Bits	Description
63	<b>Valid</b> . Reset: 1. 1=A valid CntP field is present in this register.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
62	<b>CntP</b> . Reset: 1. 1=A valid threshold counter is present.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	<b>Locked</b> . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	<b>IntP</b> . Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt
	generation are not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write :
	Read-only.
59:56	Reserved.
55:52	<b>LvtOffset</b> . Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see
	Core::X86::Apic::ExtendedInterruptLvtEntries).
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write :
	Read-only.
51	CntEn. Reset: 0. 1=Count thresholding errors.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write :
	Read-only.
50:49	<b>ThresholdIntType</b> . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b
	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI

	trigger event. 11b = Reserved.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write :
	Read-only.
48	<b>Ovrflw</b> . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is
	generated.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write :
	Read-only.
47:44	Reserved.
	<b>ErrCnt</b> . Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is
	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write :
	Read-only.
31:24	<b>BlkPtr</b> . Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

MSR	C000_2024 [L2 Machine Check Configuration] (MCA::L2::MCA_CONFIG_L2)		
Reset:	Reset: 0000_0000_0000_0025h.		
	ols configuration of the associated machine check bank.		
	0]_inst2; MSRC000_2024		
	D]_inst2_aliasMSR; MSRC000_2024		
	Description		
	Reserved.		
38:37	<b>DeferredIntType.</b> Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged.		
	00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b =		
	SMI trigger event. 11b = Reserved.		
36:35			
34	<b>LogDeferredInMcaStat</b> . Read-write. Reset: 0. Init: BIOS,1. 1=Log deferred errors in		
	MCA::L2::MCA_STATUS_L2 and MCA::L2::MCA_ADDR_L2 in addition to MCA::L2::MCA_DESTAT_L2		
	and MCA::L2::MCA_DEADDR_L2. 0=Only log deferred errors in MCA::L2::MCA_DESTAT_L2 and		
	MCA::L2::MCA_DEADDR_L2. This bit does not affect logging of deferred errors in		
	MCA::L2::MCA_SYND_L2, MCA::L2::MCA_MISC0_L2.		
33	Reserved.		
32	<b>McaXEnable</b> . Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the		
	MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and		
	fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.		
21.6	Reserved.		
31:6			
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::L2::MCA_CONFIG_L2[DeferredIntType] controls		
	the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::L2::MCA_CONFIG_L2[DeferredErrorLoggingSupported]=1.		
4:3	Reserved.		
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and		
2	MCA::L2::MCA_CONFIG_L2[LogDeferredInMcaStat] controls the logging behavior of these errors.		
	MCA::L2::MCA_DESTAT_L2 and MCA::L2::MCA_DEADDR_L2 are supported in this MCA bank.		
	0=Deferred errors are not supported in this bank.		
1	Reserved.		
0	McaX. Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional		
	MISC registers (MISC1-MISC4) are supported. MCA::L2::MCA_MISC0_L2[BlkPtr] indicates the presence of		
	141100 registers (1411001-1411004) are supported, 1410/14121410/141411000_Liz[Diki ti] illulcates the presence of		

the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::L2::MCA\_STATUS\_L2[TCC] is present.

#### MSRC000 2025 [L2 IP Identification] (MCA::L2::MCA IPID L2)

Reset: 0002_00B0_0000_0000h.	
The MCA::L2::MCA_IPID_L2 register is used by software to determine what IP type and revision is associated with the	
MCA bank.	
_core[3:0]_inst2; MSRC000_2025	
_core[3:0]_inst2_aliasMSR; MSRC000_2025	
Bits Description	
63:48 <b>McaType</b> . Read-only. Reset: 0002h. The McaType of the MCA bank within this IP.	
47:44 Reserved.	
43:32 <b>HardwareID</b> . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.	
31:0 <b>InstanceId</b> . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per	
instance of this register.	

#### MSRC000 2026 [L2 Machine Check Syndrome Thread 0] (MCA::L2::MCA SYND L2)

MSK	WSKC000_2020 [L2 Machine Check Syndrome Timeda 0] (MCAL2MCA_STND_L2)		
Read-v	Read-write, Volatile. Reset: Cold, 0000_0000_0000_0000h.		
Logs physical location information associated with error in MCA::L2::MCA_STATUS_L2 Thread 0			
	0]_thread[1:0]_inst2; MSRC000_2026		
_core[3:0	D]_thread[1:0]_inst2_aliasMSR; MSRC000_2026		
Bits	Description		
63:49	Reserved.		
48:32	<b>Syndrome</b> . Read-write, Volatile. Reset: Cold, 0_0000h. Contains the syndrome, if any, associated with the error		
	logged in MCA::L2::MCA_STATUS_L2. The low-order bit of the syndrome is stored in bit 0, and the syndrome		
	has a length specified by MCA::L2::MCA_SYND_L2[Length]. The Syndrome field is only valid when		
	MCA::L2::MCA_SYND_L2[Length] is not 0.		
31:27	Reserved.		
26:24	<b>ErrorPriority</b> . Read-write, Volatile. Reset: Cold, 0h. Encodes the priority of the error logged in		
	MCA::L2::MCA_SYND_L2. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 = Deferred		
	Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.		
23:18	<b>Length</b> . Read-write, Volatile. Reset: Cold, 00h. Specifies the length in bits of the syndrome contained in		
	MCA::L2::MCA_SYND_L2[Syndrome]. A value of 0 indicates that there is no valid syndrome in		
	MCA::L2::MCA_SYND_L2. For example, a syndrome length of 9 means that		
	MCA::L2::MCA_SYND_L2[Syndrome] bits [8:0] contains a valid syndrome.		
17:0	<b>ErrorInformation</b> . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the		
	location of the error. Decoding is available in Table 43 [MCA_SYND_L2].		

#### Table 43: MCA SYND L2

Error Type	Bits	Description
MultiHit	[17:8]	Index
	[7:0]	One-hot way vector
Tag	[17:13]	Reserved
	[12:3]	Index
	[2:0]	Way
Data	[17:15]	Reserved
	[14:5]	Index
	[4:3]	Quarter-line
	[2:0]	Way
Hwa	[17:0]	Reserved

MSRO	C000_2028 [L2 Machine Check Deferred Error Status Thread 0] (MCA::L2::MCA_DESTAT_L2)		
Read-v	Read-write, Volatile. Reset: Cold, 0000_0000_0000h.		
Holds status information for the first deferred error seen in this bank.			
	)]_thread[1:0]_inst2; MSRC000_2028		
	)]_thread[1:0]_inst2_aliasMSR; MSRC000_2028		
Bits	Description		
63	<b>Val</b> . Read-write, Volatile. Reset: Cold, 0. 1=A valid error has been detected (whether it is enabled or not).		
62	<b>Overflow</b> . Read-write, Volatile. Reset: Cold, 0. 1=An error was detected while the valid bit (Val) was set; at least		
	one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the		
	section on overwrite priorities.)		
61:59	Reserved.		
58	<b>AddrV</b> . Read-write, Volatile. Reset: Cold, 0. 1=MCA::L2::MCA_DEADDR_L2 contains address information		
	associated with the error.		
57:54	Reserved.		
53	<b>SyndV</b> . Read-write, Volatile. Reset: Cold,0. 1=This error logged information in MCA::L2::MCA_SYND_L2. If		
	MCA::L2::MCA_SYND_L2[ErrorPriority] is the same as the priority of the error in		
	MCA::L2::MCA_STATUS_L2, then the information in MCA::L2::MCA_SYND_L2 is associated with the error		
	in MCA::L2::MCA_DESTAT_L2.		
52:45	Reserved.		
44	<b>Deferred</b> . Read-write, Volatile. Reset: Cold, 0. 1=A deferred error was created. A deferred error is the result of an		
	uncorrectable data error which did not immediately cause a processor exception; poison is created and an		
	exception is deferred until the poison data is consumed.		
43:0	Reserved.		

#### MSRC000\_2029 [L2 Deferred Error Address Thread 0] (MCA::L2::MCA\_DEADDR\_L2)

Reset: Cold,0000_0000_0000_0000h.	
The MCA::L2::MCA_DEADDR_L2 register stores the address associated with the error in	
MCA::L2::MCA_DESTAT_L2. The register is only meaningful if MCA::L2::MCA_DESTAT_L2[Val]=1 and	
MCA::L2::MCA_DESTAT_L2[AddrV]=1. The lowest valid bit of the address is defined by	
MCA::L2::MCA_DEADDR_L2[LSB].	
_core[3:0]_thread[1:0]_inst2; MSRC000_2029	
_core[3:0]_thread[1:0]_inst2_aliasMSR; MSRC000_2029	
Bits Description	
63:62 Reserved.	
61:56 <b>LSB</b> . Read-write, Volatile. Reset: Cold, 00h. Specifies the least significant valid bit of the address contained in	
MCA::L2::MCA_DEADDR_L2[ErrorAddr]. For example, a value of 0 indicates that	
MCA::L2::MCA_DEADDR_L2[55:0] contains a valid byte address. A value of 6 indicates that	
MCA::L2::MCA_DEADDR_L2[55:6] contains a valid cache line address and that	
MCA::L2::MCA_DEADDR_L2[5:0] are not part of the address and should be ignored by error handling	
software. A value of 12 indicates that MCA::L2::MCA_DEADDR_L2[55:12] contain a valid 4KB memory page	
and that MCA::L2::MCA_DEADDR_L2[11:0] should be ignored by error handling software.	
55:0 <b>ErrorAddr</b> . Read-write, Volatile. Reset: Cold,00_0000_0000h. Contains the address, if any, associated with	
the error logged in MCA::L2::MCA_DESTAT_L2. The lowest-order valid bit of the address is specified in	
MCA::L2::MCA_DEADDR_L2[LSB].	
·	

# MSRC001\_0402 [L2 Machine Check Control Mask] (MCA::L2::MCA\_CTL\_MASK\_L2) Read-write. Reset: 0000\_0000\_0000\_0000h. Inhibit detection of an error source. \_core[3:0]\_inst2; MSRC001\_0402 \_core[3:0]\_inst2\_aliasMSR; MSRC001\_0402 Bits Description 63:4 Reserved.

3	Hwa. Read-write. Reset: 0. Hardware Assert Error.
2	<b>Data</b> . Read-write. Reset: 0. L2M Data Array ECC Error.
1	Tag. Read-write. Reset: 0. L2M Tag or State Array ECC Error.
0	MultiHit. Read-write. Reset: 0. L2M Tag Multiple-Way-Hit error.

#### 3.2.5.4 DE

0

MSR0000_040CMSRC000_2030 [DE Machine Check Control] (MCA::DE::MCA_CTL_DE)		
Read-write. Reset: 0000_0000_0000_0000h.		
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the		
corresponding error. The MCA::DE::MCA_CTL_DE register must be enabled by the corresponding enable bit in		
Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.		
_core[3:0]_inst3_aliasMSRLEGACY; MSR0000_040C		
_core[3:0]_inst3_offsetH0000040C; MSR0000_040C		
_core[3:0]_inst3_aliasMSR; MSRC000_2030		
core[3:0]_inst3_offsetHC0002030; MSRC000_2030		
Bits Description		
63:9 Reserved.		
8 <b>OCBQ</b> . Read-write. Reset: 0. Micro-op buffer parity error.		
7 <b>UcSeq.</b> Read-write. Reset: 0. Patch RAM sequencer parity error.		
6 <b>UcDat</b> . Read-write. Reset: 0. Patch RAM data parity error.		
5 <b>Faq.</b> Read-write. Reset: 0. Fetch address FIFO parity error.		
4 <b>Idq</b> . Read-write. Reset: 0. Instruction dispatch queue parity error.		
3 <b>UopQ</b> . Read-write. Reset: 0. Micro-op queue parity error.		
2 <b>Ibq.</b> Read-write. Reset: 0. Instruction buffer parity error.		

#### MSR0000\_040D\_MSRC000\_2031 [DE Machine Check Status Thread 0] (MCA+DE+MCA\_STATUS\_DE)

**OcDat**. Read-write. Reset: 0. Micro-op cache data parity error.

**OcTag.** Read-write. Reset: 0. Micro-op cache tag parity error.

MSR	MSR0000_040DMSRC000_2031 [DE Machine Check Status Thread 0] (MCA::DE::MCA_STATUS_DE)		
Reset: Cold,0000_0000_0000_0000h.			
Logs	information associated with errors.		
_core[3:0]_thread[1:0]_inst3_aliasMSRLEGACY; MSR0000_040D			
_core[3:0]_thread[1:0]_inst3_offsetH0000040D; MSR0000_040D			
	0]_thread[1:0]_inst3_aliasMSR; MSRC000_2031		
Bits	0]_thread[1:0]_inst3_offsetHC0002031; MSRC000_2031  Description		
63	<b>Val.</b> Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has		
03	· · · · · · · · · · · · · · · · · · ·		
	been read.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
62	<b>Overflow</b> . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not		
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Check		
	Errors].		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
60	<b>En</b> . Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in		
	MCA::DE::MCA_CTL_DE. This bit is a copy of bit in MCA::DE::MCA_CTL_DE for this error.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
59	<b>MiscV</b> . Reset: Cold,0. 1=Valid thresholding in MCA::DE::MCA_MISC0_DE. In certain modes, MISC registers		
	are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for		
	MiscV=1 and the MISC register to read as all zeros.		

	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV</b> . Reset: Cold,0. 1=MCA::DE::MCA_ADDR_DE contains address information associated with the error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
57	<b>PCC</b> . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be
	reinitialized.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	<b>TCC</b> . Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been
	corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only
	meaningful when MCA::DE::MCA_STATUS_DE[PCC]=0.
- 1	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	RESERV4. Reset: Cold,0. MCA_STATUS Register Reserved bit.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
53	<b>SyndV</b> . Reset: Cold,0. 1=This error logged information in MCA::DE::MCA_SYND_DE. If
	MCA::DE::MCA_SYND_DE[ErrorPriority] is the same as the priority of the error in MCA::DE::MCA_STATUS_DE, then the information in MCA::DE::MCA_SYND_DE is associated with the
	error in MCA::DE::MCA_STATUS_DE.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52	Reserved.
	RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits.
J1. <del>1</del> /	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
46	<b>CECC.</b> Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC
40	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is
	consumed.
	Access Type: Core:: X86:: Msr:: HWCR[McStatusWrEn]~?~Read-write: Read, Write-0-only, Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
	Access Type: Core:: X86:: Msr:: HWCR[McStatusWrEn]~?~Read-write: Read, Write-0-only, Error-on-write-1.
42:41	RESERV2. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
40	<b>Scrub</b> . Reset: Cold,0. 1=The error was the result of a scrub operation.
	Access Type: Core:: X86:: Msr:: HWCR[McStatusWrEn]~?~Read-write: Read, Write-0-only, Error-on-write-1.
39:38	<b>RESERV1</b> . Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
37:32	<b>ErrCoreId</b> . Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is
	associated with the error; Otherwise this field is reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	RESERVO. Reset: Cold,000h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
21:16	<b>ErrorCodeExt</b> . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::DE::MCA_CTL_DE enables error reporting for the
	logged error.
	$Access Type: Core:: X86:: Msr:: HWCR[McStatusWrEn]?\ Read-write: Read, Write-0-only, Error-on-write-1.$

15:0	<b>ErrorCode</b> . Reset: Cold,0000h. Error code for this error. See 3.1.3.3 [Error Codes] for details on decoding this
	field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

# *Table 44: MCA\_STATUS\_DE*

Error Type	ErrorCode	UC	PCC	TCC	Deferred	Poison	AddrV
	Ext						
OcTag	0x0	0	0	0	0	0	0
OcDat	0x1	0	0	0	0	0	0
Ibq	0x2	1	1	1	0	0	0
UopQ	0x3	1	1	1	0	0	0
Idq	0x4	1	1	1	0	0	0
Faq	0x5	1	1	1	0	0	0
UcDat	0x6	1	1	1	0	0	0
UcSeq	0x7	1	1	1	0	0	0
OCBQ	0x8	1	1	1	0	0	0

# MSR0000\_040E...MSRC000\_2032 [DE Machine Check Address Thread 0] (MCA::DE::MCA\_ADDR\_DE)

111011	ovo_vio_ministeovo_ros [DE machine oncentrations infeat v] (members in better in bette			
Read-	ead-only. Reset: Cold,0000_0000_0000_0000h.			
MCA:	::DE::MCA_ADDR_DE stores an address and other information associated with the error in			
MCA:	::DE::MCA_STATUS_DE. The register is only meaningful if MCA::DE::MCA_STATUS_DE[Val]=1 and			
MCA:	::DE::MCA_STATUS_DE[AddrV]=1.			
_core[3:	0]_thread[1:0]_inst3_aliasMSRLEGACY; MSR0000_040E			
_core[3:	0]_thread[1:0]_inst3_offsetH0000040E; MSR0000_040E			
_core[3:	0]_thread[1:0]_inst3_aliasMSR; MSRC000_2032			
_core[3:	0]_thread[1:0]_inst3_offsetHC0002032; MSRC000_2032			
Bits	Bits Description			
63:62	63:62 Reserved.			
61:56	61:56 <b>LSB</b> . Read-only. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in			
	MCA::DE::MCA_ADDR_DE[ErrorAddr]. For example, a value of 0 indicates that			
	MCAUDEUMCA ADDD DEITT. Ol contains a valid but address A value of C indicates that			

01:20	<b>L5D.</b> Read-only. Reset: Cold, ool. Specifies the least significant valid bit of the address contained in
	MCA::DE::MCA_ADDR_DE[ErrorAddr]. For example, a value of 0 indicates that
	MCA::DE::MCA_ADDR_DE[55:0] contains a valid byte address. A value of 6 indicates that
	MCA::DE::MCA_ADDR_DE[55:6] contains a valid cache line address and that
	MCA::DE::MCA_ADDR_DE[5:0] are not part of the address and should be ignored by error handling software.
	A value of 12 indicates that MCA::DE::MCA_ADDR_DE[55:12] contain a valid 4KB memory page and that
	MCA::DE::MCA_ADDR_DE[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr</b> . Read-only. Reset: Cold,00_0000_0000_0000h. Contains the address, if any, associated with the error
	logged in MCA::DE::MCA_STATUS_DE.

# *Table 45: MCA\_ADDR\_DE*

Error Type	Bits	Description
OcTag	[55:0]	Reserved
OcDat	[55:0]	Reserved
Ibq	[55:0]	Reserved
UopQ	[55:0]	Reserved
Idq	[55:0]	Reserved
Faq	[55:0]	Reserved
UcDat	[55:0]	Reserved
UcSeq	[55:0]	Reserved
OCBQ	[55:0]	Reserved

MSR0000_040FMSRC000_2033 [DE Machine Check Miscellaneous 0 Thread 0]
(MCA::DE::MCA_MISC0_DE)

= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.	(MCA)	::DE::MCA_MI3CU_DE)
Core: 30, thread; 10, ins.3, and states   MSR0000, 040F		
Description   Valid. Reset: 1. 1=A valid CntP field is present in this register.		
Core		
Nation   N		
Valid. Reset: 1. 1=A valid CntP field is present in this register.		
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  CntP. Reset: 1. 1=A valid threshold counter is present. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  Locked. Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  Sp:56 Reserved.  Sp:552 LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  CntEn. Reset: 0. 1=Count thresholding errors. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  48:32 ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware		-
62 CntP. Reset: 1. 1=A valid threshold counter is present. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  61 Locked. Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  60 IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  59:56 Reserved.  55:52 LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  51 CntEn. Reset: 0. 1=Count thresholding errors. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  50:49 ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1, 00b = No interrupt. 11b = Reserved. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  48 Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  43:32 ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error coun		ı Ü
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  Locked. Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  S9:56 Reserved.  59:552 LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterrupt_vtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  50:49 CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollove	62	···
available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  59:56 Reserved.  55:52 LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  51 CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  50:49 ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  48 Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error	02	*
available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  59:56 Reserved.  55:52 LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  51 CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  50:49 ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  48 Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error	61	<b>Locked</b> . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not
IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  S5:50 Reserved.  LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  48 Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  43:32 ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  Bl		available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.
generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  59:56  Reserved.  55:52  LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  51  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  50:49  ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  48  Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  81:24  8lkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is va		
generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  59:56  Reserved.  55:52  LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  51  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  50:49  ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  48  Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  81:24  8lkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is va	60	<b>IntP</b> . Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt
AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  59:56 Reserved.  55:52 LvtOffset. Reset: Oh. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  51 CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  50:49 ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. Ob = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  48 Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  BIkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		
Read-only.	-	* **
59:56 Reserved.  LvtOffset. Reset: Oh. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  CntEn. Reset: O. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  ThresholdIntType. Reset: Cold,Oh. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  48 Ovrflw. Reset: Cold,O. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  43:32 ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		
APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.	59:56	
Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write : Read-only.  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write : Read-only.  ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write : Read-only.  Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write : Read-only.  BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.	55:52	<b>LvtOffset</b> . Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the
AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see
Read-only.  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write : Read-only.  ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1.00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write : Read-only.  Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write : Read-only.  BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		Core::X86::Apic::ExtendedInterruptLvtEntries).
CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.	-	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write :
AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		Read-only.
Read-only.  ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  BIkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.	51	CntEn. Reset: 0. 1=Count thresholding errors.
ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  48		AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write :
= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  48  Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44  Reserved.  43:32  ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  31:24  BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		Read-only.
trigger event. 11b = Reserved.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  48 Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  43:32 ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  31:24 BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.	50:49	<b>ThresholdIntType</b> . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b
AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  48 Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  43:32 ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  31:24 BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI
Read-only.  Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write: Read-only.  47:44 Reserved.  43:32 ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write: Read-only.  31:24 BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		
48 Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  43:32 ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  31:24 BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write :
ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  43:32 ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  31:24 BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		
generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  43:32 ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  31:24 BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.	48	
AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  47:44 Reserved.  43:32 ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  31:24 BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is
Read-only.  47:44 Reserved.  43:32 ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  31:24 BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		generated.
<ul> <li>47:44 Reserved.</li> <li>43:32 ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.         AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.     </li> <li>31:24 BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.</li> </ul>		AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write :
<ul> <li>43:32 ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.         AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.     </li> <li>31:24 BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.</li> </ul>		Read-only.
incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  31:24 BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		
threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  31:24 BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.	43:32	
for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  31:24 BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		
AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISCO_DE[Locked]) ? Read-write : Read-only.  31:24 BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		
Read-only.  31:24 BlkPtr. Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		
31:24 <b>BlkPtr</b> . Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		
		•
23:0   Reserved.		
	23:0	Reserved.

# MSRC000\_2034 [DE Machine Check Configuration] (MCA::DE::MCA\_CONFIG\_DE)

Reset: 0000\_0002\_0000\_0021h.

Controls configuration of the associated machine check bank.

	0]_inst3; MSRC000_2034
	0]_inst3_aliasMSR; MSRC000_2034
Bits	Description
63:39	Reserved.
38:37	<b>DeferredIntType</b> . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged.
	00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b =
	SMI trigger event. 11b = Reserved.
36:33	Reserved.
32	<b>McaXEnable</b> . Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the
	MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and
	fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via
	Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::DE::MCA_CONFIG_DE[DeferredIntType] controls
	the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if
	MCA::DE::MCA_CONFIG_DE[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and
	the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA_DESTAT and
	MCA_DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional
	MISC registers (MISC1-MISC4) are supported. MCA::DE::MCA_MISC0_DE[BlkPtr] indicates the presence of
	the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is
	specifiable by MCA bank. MCA::DE::MCA_STATUS_DE[TCC] is present.

# MSRC000\_2035 [DE IP Identification] (MCA::DE::MCA\_IPID\_DE)

	,			
Reset:	Reset: 0003_00B0_0000_0000h.			
The M	CA::DE::MCA_IPID_DE register is used by software to determine what IP type and revision is associated with			
the MC	CA bank.			
_core[3:0	]_inst3; MSRC000_2035			
_core[3:0	]_inst3_aliasMSR; MSRC000_2035			
Bits	Description			
63:48	<b>McaType</b> . Read-only. Reset: 0003h. The McaType of the MCA bank within this IP.			
47:44	Reserved.			
43:32	<b>HardwareID</b> . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.			
31:0	<b>InstanceId</b> . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per			
	instance of this register.			

# MSRC000\_2036 [DE Machine Check Syndrome Thread 0] (MCA::DE::MCA\_SYND\_DE)

Read-v	Read-write, Volatile. Reset: Cold, 0000_0000_0000_0000h.		
Logs p	physical location information associated with error in MCA::DE::MCA_STATUS_DE Thread 0		
_core[3:0	0]_thread[1:0]_inst3; MSRC000_2036		
_core[3:0	0]_thread[1:0]_inst3_aliasMSR; MSRC000_2036		
Bits	Description		
63:33	Reserved.		
32	<b>Syndrome</b> . Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in		
	MCA::DE::MCA_STATUS_DE. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a		
	length specified by MCA::DE::MCA_SYND_DE[Length]. The Syndrome field is only valid when		
	MCA::DE::MCA_SYND_DE[Length] is not 0.		
31:27	Reserved.		
26:24	<b>ErrorPriority</b> . Read-write, Volatile. Reset: Cold,0h. Encodes the priority of the error logged in		

	MCA::DE::MCA_SYND_DE. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 =
	Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	Length. Read-write, Volatile. Reset: Cold,00h. Specifies the length in bits of the syndrome contained in
	MCA::DE::MCA_SYND_DE[Syndrome]. A value of 0 indicates that there is no valid syndrome in
	MCA::DE::MCA_SYND_DE. For example, a syndrome length of 9 means that
	MCA::DE::MCA_SYND_DE[Syndrome] bits [8:0] contains a valid syndrome.
17:0	<b>ErrorInformation</b> . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the
	location of the error. Decoding is available in Table 46 [MCA_SYND_DE].

#### *Table 46: MCA\_SYND\_DE*

Error Type	Bits	Description
OcTag	[17:16]	Reserved
	[15:8]	Index
	[7:0]	Way
OcDat	[17:16]	Reserved
	[15:8]	Index
	[7:0]	Way
Ibq	[17:0]	Reserved
UopQ	[17:0]	Reserved
Idq	[17:0]	Reserved
Faq	[17:0]	Reserved
UcDat	[17:0]	Reserved
UcSeq	[17:0]	Reserved
OCBQ	[17:0]	Reserved

#### MSRC001\_0403 [DE Machine Check Control Mask] (MCA::DE::MCA\_CTL\_MASK\_DE)

Read-v	Read-write. Reset: 0000_0000_0000_0000h.		
Inhibit	detection of an error source.		
	0]_inst3; MSRC001_0403		
_core[3:0	0]_inst3_aliasMSR; MSRC001_0403		
Bits	Description		
63:9	Reserved.		
8	<b>OCBQ</b> . Read-write. Reset: 0. Micro-op buffer parity error.		
7	<b>UcSeq.</b> Read-write. Reset: 0. Patch RAM sequencer parity error.		
6	UcDat. Read-write. Reset: 0. Patch RAM data parity error.		
5	<b>Faq.</b> Read-write. Reset: 0. Fetch address FIFO parity error.		
4	<b>Idq</b> . Read-write. Reset: 0. Instruction dispatch queue parity error.		
3	UopQ. Read-write. Reset: 0. Micro-op queue parity error.		
2	<b>Ibq.</b> Read-write. Reset: 0. Instruction buffer parity error.		
1	OcDat. Read-write. Reset: 0. Micro-op cache data parity error.		
0	<b>OcTag</b> . Read-write. Reset: 0. Micro-op cache tag parity error.		

#### 3.2.5.5 EX

#### MSR0000\_0414...MSRC000\_2050 [EX Machine Check Control] (MCA::EX::MCA\_CTL\_EX)

Read-write. Reset: 0000\_0000\_0000\_0000h.

0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::EX::MCA\_CTL\_EX register must be enabled by the corresponding enable bit in

Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.				
_core[3:0]_inst5_aliasMSRLEGACY; MSR0000_0414				
	)]_inst5_offsetH00000414; MSR0000_0414			
	0]_inst5_aliasMSR; MSRC000_2050			
_core[3:0	0]_inst5_offsetHC0002050; MSRC000_2050			
Bits	Description			
63:12	Reserved.			
11	<b>HWA</b> . Read-write. Reset: 0. Hardware Assertion error.			
10	<b>BBQ</b> . Read-write. Reset: 0. Branch buffer queue parity error.			
9	<b>SQ</b> . Read-write. Reset: 0. Scheduling queue parity error.			
8	STATQ. Read-write. Reset: 0. Retire status queue parity error.			
7	<b>RETDISP</b> . Read-write. Reset: 0. Retire dispatch queue parity error.			
6	CHKPTQ. Read-write. Reset: 0. CHKPTQ. Checkpoint queue parity error.			
5	PLDAL. Read-write. Reset: 0. EX payload parity error.			
4	PLDAG. Read-write. Reset: 0. Address generator payload parity error.			
3	IDRF. Read-write. Reset: 0. Immediate displacement register file parity error.			
2	<b>FRF</b> . Read-write. Reset: 0. Flag register file parity error.			
1	<b>PRF</b> . Read-write. Reset: 0. Physical register file parity error.			
0	WDT. Read-write. Reset: 0. Watchdog Timeout error.			

# MSR0000\_0415...MSRC000\_2051 [EX Machine Check Status Thread 0] (MCA::EX::MCA\_STATUS\_EX)

Reset: Cold,0000_0000_00000_0000h.				
Logs information associated with errors.				
	_core[3:0]_thread[1:0]_inst5_aliasMSRLEGACY; MSR0000_0415			
	0]_thread[1:0]_inst5_offsetH00000415; MSR0000_0415			
	0]_thread[1:0]_inst5_aliasMSR; MSRC000_2051			
	0]_thread[1:0]_inst5_offsetHC0002051; MSRC000_2051			
Bits	Description			
63	<b>Val</b> . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has			
	been read.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
62	<b>Overflow</b> . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not			
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Check			
	Errors].			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
60	<b>En</b> . Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in			
	MCA::EX::MCA_CTL_EX. This bit is a copy of bit in MCA::EX::MCA_CTL_EX for this error.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
59	<b>MiscV</b> . Reset: Cold,0. 1=Valid thresholding in MCA::EX::MCA_MISC0_EX. In certain modes, MISC registers			
	are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for			
	MiscV=1 and the MISC register to read as all zeros.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
58	<b>AddrV</b> . Reset: Cold,0. 1=MCA::EX::MCA_ADDR_EX contains address information associated with the error.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
57	<b>PCC</b> . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of			
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be			
	reinitialized.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.			

	A second transport of the Community of t
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	TCC. Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been
	corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only
	meaningful when MCA::EX::MCA_STATUS_EX[PCC]=0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	RESERV4. Reset: Cold,0. MCA_STATUS Register Reserved bit.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
53	SyndV. Reset: Cold,0. 1=This error logged information in MCA::EX::MCA_SYND_EX. If
	MCA::EX::MCA_SYND_EX[ErrorPriority] is the same as the priority of the error in
	MCA::EX::MCA_STATUS_EX, then the information in MCA::EX::MCA_SYND_EX is associated with the
	error in MCA::EX::MCA_STATUS_EX.
<b>5</b> 0	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52	Reserved.
51:47	RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is
	consumed.
40	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:41	, – 0
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
40	<b>Scrub</b> . Reset: Cold,0. 1=The error was the result of a scrub operation.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
39:38	RESERV1. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
37:32	<b>ErrCoreId</b> . Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is
	associated with the error; Otherwise this field is reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	RESERVO. Reset: Cold,000h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
21:16	<b>ErrorCodeExt</b> . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::EX::MCA_CTL_EX enables error reporting for the
	logged error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode</b> . Reset: Cold,0000h. Error code for this error. See 3.1.3.3 [Error Codes] for details on decoding this
	field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

# Table 47: MCA\_STATUS\_EX

Error Type		UC	PCC	TCC	Deferred	Poison	AddrV
	Ext						

WDT	0x0	1	1	1	0	0	1
PRF	0x1	1	1	1	0	0	0
FRF	0x2	1	1	1	0	0	0
IDRF	0x3	1	1	1	0	0	0
PLDAG	0x4	1	1	1	0	0	0
PLDAL	0x5	1	1	1	0	0	0
CHKPTQ	0x6	1	1	1	0	0	0
RETDISP	0x7	1	1	1	0	0	0
STATQ	0x8	1	1	1	0	0	0
SQ	0x9	1	1	1	0	0	0
BBQ	0xa	1	1	1	0	0	0
HWA	0xb	1	1	1	0	0	0

#### MSR0000\_0416...MSRC000\_2052 [EX Machine Check Address Thread 0] (MCA::EX::MCA\_ADDR\_EX)

Read-only. Reset: Cold,0000 0000 0000 0000h.

MCA::EX::MCA\_ADDR\_EX stores an address and other information associated with the error in

MCA::EX::MCA\_STATUS\_EX. The register is only meaningful if MCA::EX::MCA\_STATUS\_EX[Val]=1 and

MCA::EX::MCA\_STATUS\_EX[AddrV]=1.

\_core[3:0]\_thread[1:0]\_inst5\_aliasMSRLEGACY; MSR0000\_0416

\_core[3:0]\_thread[1:0]\_inst5\_offsetH00000416; MSR0000\_0416

\_core[3:0]\_thread[1:0]\_inst5\_aliasMSR; MSRC000\_2052

\_core[3:0]\_thread[1:0]\_inst5\_offsetHC0002052; MSRC000\_2052

Bits	Description

63:62 Reserved.

61:56 **LSB**. Read-only. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in

MCA::EX::MCA\_ADDR\_EX[ErrorAddr]. For example, a value of 0 indicates that

MCA::EX::MCA\_ADDR\_EX[55:0] contains a valid byte address. A value of 6 indicates that

MCA::EX::MCA\_ADDR\_EX[55:6] contains a valid cache line address and that

MCA::EX::MCA\_ADDR\_EX[5:0] are not part of the address and should be ignored by error handling software.

A value of 12 indicates that MCA::EX::MCA\_ADDR\_EX[55:12] contain a valid 4KB memory page and that

MCA::EX::MCA\_ADDR\_EX[11:0] should be ignored by error handling software.

**ErrorAddr**. Read-only. Reset: Cold,00\_0000\_0000h. Contains the address, if any, associated with the error logged in MCA::EX::MCA\_STATUS\_EX.

#### Table 48: MCA ADDR EX

Error Type	Bits	Description
WDT	[55:49]	Reserved
	[48:0]	RIP of thread triggering the watchdog timeout
PRF	[55:0]	Reserved
FRF	[55:0]	Reserved
IDRF	[55:0]	Reserved
PLDAG	[55:0]	Reserved
PLDAL	[55:0]	Reserved
CHKPTQ	[55:0]	Reserved
RETDISP	[55:0]	Reserved
STATQ	[55:0]	Reserved
SQ	[55:0]	Reserved
BBQ	[55:0]	Reserved
HWA	[55:0]	Reserved

MSR0000_0417MSRC000_2053 [EX Machine Check Miscellaneous 0 Thread 0]	
(MCA::EX::MCA_MISC0_EX)	

	:;EA;:MCA_MISCU_EA)
	iscellaneous information associated with errors.
	]_thread[1:0]_inst5_aliasMSRLEGACY; MSR0000_0417
	D_thread[1:0]_inst5_offsetH00000417; MSR0000_0417 D_thread[1:0]_inst5_aliasMSR; MSRC000_2053
	]_thread[1:0]_inst5_offsetHC0002053; MSRC000_2053
	Description
63	<b>Valid</b> . Reset: 1. 1=A valid CntP field is present in this register.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
62	<b>CntP</b> . Reset: 1. 1=A valid threshold counter is present.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	<b>Locked</b> . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	<b>IntP</b> . Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt
	generation are not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write :
	Read-only.
59:56	Reserved.
55:52	<b>LvtOffset</b> . Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see
	Core::X86::Apic::ExtendedInterruptLvtEntries).
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write :
	Read-only.
51	CntEn. Reset: 0. 1=Count thresholding errors.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write :
	Read-only.
50:49	<b>ThresholdIntType</b> . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b
	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI
	trigger event. 11b = Reserved.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write :
10	Read-only.
48	<b>Ovrflw</b> . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is
	generated.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write :
47.44	Read-only. Reserved.
	<b>ErrCnt</b> . Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is
43.32	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write :
	Read-only.
31:24	<b>BlkPtr</b> . Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
	Reserved.
23.0	Wesel ven.

# MSRC000\_2054 [EX Machine Check Configuration] (MCA::EX::MCA\_CONFIG\_EX)

Reset: 0000\_0002\_0000\_0021h.

Controls configuration of the associated machine check bank.

	0]_inst5; MSRC000_2054
_core[3:0	0]_inst5_aliasMSR; MSRC000_2054
Bits	Description
63:39	Reserved.
38:37	<b>DeferredIntType</b> . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged.
	00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b =
	SMI trigger event. 11b = Reserved.
36:33	Reserved.
32	McaXEnable. Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the
	MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and
	fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via
	Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::EX::MCA_CONFIG_EX[DeferredIntType] controls
	the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if
	MCA::EX::MCA_CONFIG_EX[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and
	the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA_DESTAT and
	MCA_DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional
	MISC registers (MISC1-MISC4) are supported. MCA::EX::MCA_MISC0_EX[BlkPtr] indicates the presence of
	the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is
	specifiable by MCA bank. MCA::EX::MCA_STATUS_EX[TCC] is present.

#### MSRC000 2055 [EX IP Identification] (MCA::EX::MCA IPID EX)

WIGHT	2000_2000 [EM II Tuchtmetation] (NICHTELEMINICH_II ID_EM)
Reset:	0005_00B0_0000_0000h.
The M	ICA::EX::MCA_IPID_EX register is used by software to determine what IP type and revision is associated with
the Mo	CA bank.
_core[3:0	0]_inst5; MSRC000_2055
_core[3:0	0]_inst5_aliasMSR; MSRC000_2055
Bits	Description
63:48	<b>McaType</b> . Read-only. Reset: 0005h. The McaType of the MCA bank within this IP.
47:44	Reserved.
43:32	<b>HardwareID</b> . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.
31:0	<b>InstanceId</b> . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per
	instance of this register.

# MSRC000\_2056 [EX Machine Check Syndrome Thread 0] (MCA::EX::MCA\_SYND\_EX)

Read-write, Volatile. Reset: Cold, 0000_0000_0000_0000h.	Read-write, Volatile. Reset: Cold,0000_0000_0000h.		
Logs physical location information associated with error in	MCA::EX::MCA_STATUS_EX Thread 0		
_core[3:0]_thread[1:0]_inst5; MSRC000_2056			
_core[3:0]_thread[1:0]_inst5_aliasMSR; MSRC000_2056			
Bits Description			
63:33 Reserved.			
32 <b>Syndrome</b> . Read-write, Volatile. Reset: Cold, 0. Con	tains the syndrome, if any, associated with the error logged in		
MCA::EX::MCA_STATUS_EX. The low-order bit	of the syndrome is stored in bit 0, and the syndrome has a		
length specified by MCA::EX::MCA_SYND_EX[L	ength]. The Syndrome field is only valid when		
MCA::EX::MCA_SYND_EX[Length] is not 0.			
31:27 Reserved.			
26:24 <b>ErrorPriority</b> . Read-write, Volatile. Reset: Cold, 0h.	Encodes the priority of the error logged in		

	MCA::EX::MCA_SYND_EX. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 =
	Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	<b>Length</b> . Read-write, Volatile. Reset: Cold, 00h. Specifies the length in bits of the syndrome contained in
	MCA::EX::MCA_SYND_EX[Syndrome]. A value of 0 indicates that there is no valid syndrome in
	MCA::EX::MCA_SYND_EX. For example, a syndrome length of 9 means that
	MCA::EX::MCA_SYND_EX[Syndrome] bits [8:0] contains a valid syndrome.
17:0	<b>ErrorInformation</b> . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the
	location of the error. Decoding is available in Table 49 [MCA_SYND_EX].

# *Table 49: MCA\_SYND\_EX*

Error Type	Bits	Description
WDT	[17:0]	Reserved
PRF	[17:0]	Reserved
FRF	[17:4]	Reserved
	[3:0]	Reserved
IDRF	[17:6]	Reserved
	[5:4]	Reserved
	[3:0]	Reserved
PLDAG	[17:2]	Reserved
	[1:0]	Reserved
PLDAL	[17:4]	Reserved
	[3:0]	Reserved
СНКРТО	[17:4]	Reserved
	[3:2]	Reserved
	[1:0]	Reserved
RETDISP	[17:2]	Reserved
	[1:0]	Reserved
STATQ	[17:0]	Reserved
SQ	[17:6]	Reserved
	[5:0]	Reserved
BBQ	[17:6]	Reserved
	[5:0]	Reserved
HWA	[17:6]	Reserved
	[5:0]	Reserved

Read-	write. Reset: 0000_0000_0000_0000h.		
Inhibit	t detection of an error source.		
_core[3:0	0]_inst5; MSRC001_0405		
_core[3:0	0]_inst5_aliasMSR; MSRC001_0405		
Bits	Description		
63:12	Reserved.		
11	<b>HWA</b> . Read-write. Reset: 0. Hardware Assertion error.		
10	<b>BBQ</b> . Read-write. Reset: 0. Branch buffer queue parity error.		
9	<b>SQ</b> . Read-write. Reset: 0. Scheduling queue parity error.		
8	STATQ. Read-write. Reset: 0. Retire status queue parity error.		
7	<b>RETDISP</b> . Read-write. Reset: 0. Retire dispatch queue parity error.		
6	<b>CHKPTQ</b> . Read-write. Reset: 0. CHKPTQ. Checkpoint queue parity error.		
5	PLDAL. Read-write. Reset: 0. EX payload parity error.		

4	PLDAG. Read-write. Reset: 0. Address generator payload parity error.
3	IDRF. Read-write. Reset: 0. Immediate displacement register file parity error.
2	<b>FRF</b> . Read-write. Reset: 0. Flag register file parity error.
1	<b>PRF</b> . Read-write. Reset: 0. Physical register file parity error.
0	WDT. Read-write. Reset: 0. Watchdog Timeout error.

#### 3.2.5.6 FP

MSR0000_0418MSRC000_2060 [FP Machine Check Control] (MCA::FP::MCA_CTL_FP)
Read-write. Reset: 0000_0000_0000_0000h.
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the
corresponding error. The MCA::FP::MCA_CTL_FP register must be enabled by the corresponding enable bit in
Core::X86::Msr::MCG CTL. Does not affect error detection, correction, or logging.

\_core[3:0]\_inst6\_aliasMSRLEGACY; MSR0000\_0418

\_core[3:0]\_inst6\_offsetH00000418; MSR0000\_0418

\_core[3:0]\_inst6\_aliasMSR; MSRC000\_2060

core[3:0] inst6\_offsetHC0002060; MSRC000\_2060

_core[3:	U]_IIISt6_011SetHC0002060; M5KC000_2060
Bits	Description
63:7	Reserved.
6	<b>HWA</b> . Read-write. Reset: 0. Hardware assertion.
5	<b>SRF</b> . Read-write. Reset: 0. Status register file (SRF) parity error.
4	<b>RQ</b> . Read-write. Reset: 0. Retire queue (RQ) parity error.
3	<b>NSQ</b> . Read-write. Reset: 0. NSQ parity error.
2	SCH. Read-write. Reset: 0. Schedule queue parity error.
1	<b>FL</b> . Read-write. Reset: 0. Freelist (FL) parity error.
0	<b>PRF</b> . Read-write. Reset: 0. Physical register file (PRF) parity error.

MSR	0000_0419MSRC000_2061 [FP Machine Check Status Thread 0] (MCA::FP::MCA_STATUS_FP)
Reset:	Cold,0000_0000_0000_0000h.
Logs i	nformation associated with errors.
	0]_thread[1:0]_inst6_aliasMSRLEGACY; MSR0000_0419
	0]_thread[1:0]_inst6_offsetH00000419; MSR0000_0419
	0]_thread[1:0]_inst6_aliasMSR; MSRC000_2061
	0]_thread[1:0]_inst6_offsetHC0002061; MSRC000_2061
Bits	Description
63	<b>Val</b> . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has
	been read.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
62	<b>Overflow</b> . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Check
	Errors].
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En</b> . Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in
	MCA::FP::MCA_CTL_FP. This bit is a copy of bit in MCA::FP::MCA_CTL_FP for this error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV</b> . Reset: Cold,0. 1=Valid thresholding in MCA::FP::MCA_MISCO_FP. In certain modes, MISC registers
	are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for
	MiscV=1 and the MISC register to read as all zeros.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

58	<b>AddrV</b> . Reset: Cold,0. 1=MCA::FP::MCA_ADDR_FP contains address information associated with the error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	<b>PCC</b> . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be
	reinitialized.
<b>-</b>	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	<b>TCC.</b> Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been
	corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when MCA::FP::MCA_STATUS_FP[PCC]=0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	RESERV4. Reset: Cold,0. MCA_STATUS Register Reserved bit.
34	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
53	SyndV. Reset: Cold, 0. 1=This error logged information in MCA::FP::MCA_SYND_FP. If
33	MCA::FP::MCA_SYND_FP[ErrorPriority] is the same as the priority of the error in
	MCA::FP::MCA_STATUS_FP, then the information in MCA::FP::MCA_SYND_FP is associated with the error
	in MCA::FP::MCA_STATUS_FP.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52	Reserved.
51:47	RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
45	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42.41	<b>RESERV2</b> . Reset: Cold,0h. MCA_STATUS Register Reserved bits.
72,71	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
40	<b>Scrub</b> . Reset: Cold,0. 1=The error was the result of a scrub operation.
10	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
39:38	<b>RESERV1</b> . Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
37:32	
	associated with the error; Otherwise this field is reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	RESERVO. Reset: Cold,000h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
21:16	<b>ErrorCodeExt</b> . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::FP::MCA_CTL_FP enables error reporting for the
	logged error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode</b> . Reset: Cold,0000h. Error code for this error. See 3.1.3.3 [Error Codes] for details on decoding this

field.
AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1

#### Table 50: MCA\_STATUS\_FP

Error Type	ErrorCode	UC	PCC	TCC	Deferred	Poison	AddrV
	Ext						
PRF	0x0	1	1	1	0	0	0
FL	0x1	1	1	1	0	0	0
SCH	0x2	1	1	1	0	0	0
NSQ	0x3	1	1	1	0	0	0
RQ	0x4	1	1	1	0	0	0
SRF	0x5	1	1	1	0	0	0
HWA	0x6	1	1	1	0	0	0

#### MSR0000 041A...MSRC000 2062 [FP Machine Check Address Thread 0] (MCA::FP::MCA ADDR FP)

MCA::FP::MCA\_ADDR\_FP[11:0] should be ignored by error handling software.

	0000_041AMSRC000_2062 [FP Machine Check Address 1 hread 0] (MCA::FP::MCA_ADDR_FP)
Read-	only. Reset: Cold,0000_0000_0000_0000h.
MCA:	:FP::MCA_ADDR_FP stores an address and other information associated with the error in
MCA:	:FP::MCA_STATUS_FP. The register is only meaningful if MCA::FP::MCA_STATUS_FP[Val]=1 and
MCA:	:FP::MCA_STATUS_FP[AddrV]=1.
_core[3:	0]_thread[1:0]_inst6_aliasMSRLEGACY; MSR0000_041A
_core[3:	0]_thread[1:0]_inst6_offsetH0000041A; MSR0000_041A
_core[3:	0]_thread[1:0]_inst6_aliasMSR; MSRC000_2062
_core[3:	0]_thread[1:0]_inst6_offsetHC0002062; MSRC000_2062
Bits	Description
Dits	Description
	Reserved.
63:62	•
63:62	Reserved.
63:62	Reserved.  LSB. Read-only. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in
63:62	Reserved.  LSB. Read-only. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in MCA::FP::MCA_ADDR_FP[ErrorAddr]. For example, a value of 0 indicates that
63:62	Reserved.  LSB. Read-only. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in MCA::FP::MCA_ADDR_FP[ErrorAddr]. For example, a value of 0 indicates that MCA::FP::MCA_ADDR_FP[55:0] contains a valid byte address. A value of 6 indicates that
63:62	Reserved.  LSB. Read-only. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in MCA::FP::MCA_ADDR_FP[ErrorAddr]. For example, a value of 0 indicates that MCA::FP::MCA_ADDR_FP[55:0] contains a valid byte address. A value of 6 indicates that MCA::FP::MCA_ADDR_FP[55:6] contains a valid cache line address and that MCA::FP::MCA_ADDR_FP[5:0]

#### Table 51: MCA\_ADDR\_FP

logged in MCA::FP::MCA\_STATUS\_FP.

Error Type	Bits	Description
PRF	[55:0]	Reserved
FL	[55:0]	Reserved
SCH	[55:0]	Reserved
NSQ	[55:0]	Reserved
RQ	[55:0]	Reserved
SRF	[55:0]	Reserved
HWA	[55:0]	Reserved

55:0 **ErrorAddr**. Read-only. Reset: Cold,00\_0000\_0000\_0000h. Contains the address, if any, associated with the error

#### MSR0000\_041B...MSRC000\_2063 [FP Machine Check Miscellaneous 0 Thread 0] (MCA::FP::MCA\_MISC0\_FP)

Log miscellaneous information associated with errors.	
_core[3:0]_thread[1:0]_inst6_aliasMSRLEGACY; MSR0000_041B	
_core[3:0]_thread[1:0]_inst6_offsetH0000041B; MSR0000_041B	
_core[3:0]_thread[1:0]_inst6_aliasMSR; MSRC000_2063	
_core[3:0]_thread[1:0]_inst6_offsetHC0002063; MSRC000_2063	

Bits	Description
63	<b>Valid</b> . Reset: 1. 1=A valid CntP field is present in this register.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
62	<b>CntP</b> . Reset: 1. 1=A valid threshold counter is present.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	<b>Locked</b> . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	<b>IntP</b> . Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt
	generation are not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write :
50.50	Read-only.
	Reserved.
55:52	<b>LvtOffset</b> . Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write :
	Read-only.
51	CntEn. Reset: 0. 1=Count thresholding errors.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write :
	Read-only.
50:49	<b>ThresholdIntType</b> . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b
	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI
	trigger event. 11b = Reserved.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write :
- 10	Read-only.
48	<b>Ovrflw</b> . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write :
	Read-only.
47:44	Reserved.
	<b>ErrCnt</b> . Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is
.5.5=	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write :
	Read-only.
	<b>BlkPtr</b> . Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

# MSRC000\_2064 [FP Machine Check Configuration] (MCA::FP::MCA\_CONFIG\_FP)

Reset:	0000_0002_0000_0021h.
Contro	ols configuration of the associated machine check bank.
_core[3:0	0]_inst6; MSRC000_2064
_core[3:0	0]_inst6_aliasMSR; MSRC000_2064
Bits	Description
63:39	Reserved.
	<b>DeferredIntType</b> . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged.
	00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b =
	SMI trigger event. 11b = Reserved.

36:33	Reserved.
32	<b>McaXEnable</b> . Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the
	MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and
	fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via
	Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::FP::MCA_CONFIG_FP[DeferredIntType] controls
	the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if
	MCA::FP::MCA_CONFIG_FP[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and
	the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA_DESTAT and
	MCA_DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional
	MISC registers (MISC1-MISC4) are supported. MCA::FP::MCA_MISC0_FP[BlkPtr] indicates the presence of
	the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is
	specifiable by MCA bank. MCA::FP::MCA_STATUS_FP[TCC] is present.

# MSRC000\_2065 [FP IP Identification] (MCA::FP::MCA\_IPID\_FP)

Reset:	0006_00B0_0000_0000h.
The M	ICA::FP::MCA_IPID_FP register is used by software to determine what IP type and revision is associated with the
MCA	bank.
_core[3:	0]_inst6; MSRC000_2065
_core[3:	0]_inst6_aliasMSR; MSRC000_2065
Bits	Description
63:48	<b>McaType</b> . Read-only. Reset: 0006h. The McaType of the MCA bank within this IP.
47:44	Reserved.
43:32	<b>HardwareID</b> . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.
31:0	<b>InstanceId</b> . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per instance of this register.

# MSRC000\_2066 [FP Machine Check Syndrome Thread 0] (MCA::FP::MCA\_SYND\_FP)

Read-	Read-write, Volatile. Reset: Cold, 0000_0000_0000h.		
Logs p	Logs physical location information associated with error in MCA::FP::MCA_STATUS_FP Thread 0		
_core[3:0	0]_thread[1:0]_inst6; MSRC000_2066		
	D]_thread[1:0]_inst6_aliasMSR; MSRC000_2066		
Bits	Description		
63:33	Reserved.		
32	<b>Syndrome</b> . Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in		
	MCA::FP::MCA_STATUS_FP. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a		
	length specified by MCA::FP::MCA_SYND_FP[Length]. The Syndrome field is only valid when		
	MCA::FP::MCA_SYND_FP[Length] is not 0.		
31:27	Reserved.		
26:24	<b>ErrorPriority</b> . Read-write, Volatile. Reset: Cold, 0h. Encodes the priority of the error logged in		
	MCA::FP::MCA_SYND_FP. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 = Deferred		
	Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.		
23:18	<b>Length</b> . Read-write, Volatile. Reset: Cold, 00h. Specifies the length in bits of the syndrome contained in		
	MCA::FP::MCA_SYND_FP[Syndrome]. A value of 0 indicates that there is no valid syndrome in		
	MCA::FP::MCA_SYND_FP. For example, a syndrome length of 9 means that		
	MCA::FP::MCA_SYND_FP[Syndrome] bits [8:0] contains a valid syndrome.		
17:0	<b>ErrorInformation</b> . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the		

location of the error. Decoding is available in Table 52 [MCA\_SYND\_FP].

#### Table 52: MCA\_SYND\_FP

Error Type	Bits	Description
PRF	[17:0]	Reserved
FL	[17:0]	Reserved
SCH	[17:0]	Reserved
NSQ	[17:0]	Reserved
RQ	[17:0]	Reserved
SRF	[17:0]	Reserved
HWA	[17:0]	Reserved

#### MSRC001\_0406 [FP Machine Check Control Mask] (MCA::FP::MCA\_CTL\_MASK\_FP)

Read-	Read-write. Reset: 0000_0000_0000_0000h.	
Inhibit	detection of an error source.	
	0]_inst6; MSRC001_0406	
_core[3:0	D]_inst6_aliasMSR; MSRC001_0406	
Bits	Description	
63:7	Reserved.	
6	<b>HWA</b> . Read-write. Reset: 0. Hardware assertion.	
5	<b>SRF</b> . Read-write. Reset: 0. Status register file (SRF) parity error.	
4	<b>RQ</b> . Read-write. Reset: 0. Retire queue (RQ) parity error.	
3	NSQ. Read-write. Reset: 0. NSQ parity error.	
2	SCH. Read-write. Reset: 0. Schedule queue parity error.	
1	<b>FL</b> . Read-write. Reset: 0. Freelist (FL) parity error.	
0	<b>PRF</b> . Read-write. Reset: 0. Physical register file (PRF) parity error.	

#### 3.2.5.7 L3

#### MSR0000\_041C...MSRC000\_20A0 [L3 Machine Check Control] (MCA::L3::MCA\_CTL\_L3)

Read-write. Reset: 0000\_0000\_0000h.

0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::L3::MCA\_CTL\_L3 register must be enabled by the corresponding enable bit in Core::X86::Msr::MCG\_CTL. Does not affect error detection, correction, or logging.

inst7	n0	aliasMSRLEGACY: MSR0000	041C

\_inst8\_n1\_aliasMSRLEGACY; MSR0000\_0420

\_inst9\_n2\_aliasMSRLEGACY; MSR0000\_0424

\_inst10\_n3\_aliasMSRLEGACY; MSR0000\_0428

\_inst7\_n0\_aliasMSR; MSRC000\_2070

\_inst8\_n1\_aliasMSR; MSRC000\_2080

\_inst9\_n2\_aliasMSR; MSRC000\_2090

inst10\_n3\_aliasMSR; MSRC000\_20A0

D	Desci	•	. •	
Kitc	1 DCCI	MIN	tin	n
סונס	Desci	u	uυ	

63:8 Reserved.

- 7 **Hwa**. Read-write. Reset: 0. L3 Hardware Assertion.
- 6 **XiVictimQueue**. Read-write. Reset: 0. L3 Victim Queue Parity Error.
- 5 **SdpParity**. Read-write. Reset: 0. SDP Parity Error from XI.
- 4 **DataArray**. Read-write. Reset: 0. L3M Data ECC Error.
- 3 **MultiHitTag**. Read-write. Reset: 0. L3M Tag Multi-way-hit Error.
- 2 **Tag.** Read-write. Reset: 0. L3M Tag ECC Error.

1	MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error.
0	ShadowTag, Read-write, Reset: 0. Shadow Tag Macro E.C.C. Error.

0	ShadowTag. Read-write. Reset: 0. Shadow Tag Macro ECC Error.
MSR	0000_041DMSRC000_20A1 [L3 Machine Check Status] (MCA::L3::MCA_STATUS_L3)
Reset:	Cold,0000_0000_0000h.
Logs i	nformation associated with errors.
	0_aliasMSRLEGACY; MSR0000_041D
	1_aliasMSRLEGACY; MSR0000_0421
	2_aliasMSRLEGACY; MSR0000_0425 n3_aliasMSRLEGACY; MSR0000_0429
	0_aliasMSR; MSRC000_2071
	1_aliasMSR; MSRC000_2081
	2_aliasMSR; MSRC000_2091
	n3_aliasMSR; MSRC000_20A1
	Description
63	<b>Val</b> . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has
	been read.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow</b> . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Check
	Errors].
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En</b> . Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in
	MCA::L3::MCA_CTL_L3. This bit is a copy of bit in MCA::L3::MCA_CTL_L3 for this error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV</b> . Reset: Cold,0. 1=Valid thresholding in MCA::L3::MCA_MISCO_L3. In certain modes, MISC registers
	are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for
	MiscV=1 and the MISC register to read as all zeros.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV</b> . Reset: Cold,0. 1=MCA::L3::MCA_ADDR_L3 contains address information associated with the error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	<b>PCC</b> . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be
	reinitialized.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	<b>TCC</b> . Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been
	corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only
	meaningful when MCA::L3::MCA_STATUS_L3[PCC]=0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	<b>RESERV4</b> . Reset: Cold,0. MCA_STATUS Register Reserved bit.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
53	SyndV. Reset: Cold, 0. 1=This error logged information in MCA::L3::MCA_SYND_L3. If
- 55	MCA::L3::MCA_SYND_L3[ErrorPriority] is the same as the priority of the error in
	MCA::L3::MCA_STATUS_L3, then the information in MCA::L3::MCA_SYND_L3 is associated with the error
	in MCA::L3::MCA_STATUS_L3, then the information in MCA::L3::MCA_STND_L3 is associated with the error
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
E 2	Reserved.
52	
51:47	RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits.

	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is
	consumed.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
42:41	<b>RESERV2</b> . Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
40	<b>Scrub</b> . Reset: Cold,0. 1=The error was the result of a scrub operation.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
39:38	<b>RESERV1</b> . Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
37:32	<b>ErrCoreId</b> . Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is
	associated with the error; Otherwise this field is reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	RESERVO. Reset: Cold,000h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
21:16	<b>ErrorCodeExt</b> . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::L3::MCA_CTL_L3 enables error reporting for the
	logged error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode</b> . Reset: Cold,0000h. Error code for this error. See 3.1.3.3 [Error Codes] for details on decoding this
	field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.

# *Table 53: MCA\_STATUS\_L3*

Error Type	ErrorCode	UC	PCC	TCC	Deferred	Poison	AddrV
	Ext						
ShadowTag	0x0					-	-
MultiHitSha	0x1					-	-
dowTag							
Tag	0x2					-	-
MultiHitTag	0x3					-	-
DataArray	0x4					-	-
SdpParity	0x5					-	-
XiVictimQu	0x6					-	-
eue							
Hwa	0x7					-	-

# MSR0000\_041E...MSRC000\_20A2 (MCA::L3::MCA\_ADDR\_L3)

Reset:	Cold,0000_	_0000_	_0000_	_0000h.
inet7 n	n aliacMSRI FO	CACVI	4SB0000	0/1E

_inst8_n	1_aliasMSRLEGACY; MSR0000_0422			
_inst9_n	_inst9_n2_aliasMSRLEGACY; MSR0000_0426			
	n3_aliasMSRLEGACY; MSR0000_042A			
_inst7_n	0_aliasMSR; MSRC000_2072			
	1_aliasMSR; MSRC000_2082			
	2_aliasMSR; MSRC000_2092			
	n3_aliasMSR; MSRC000_20A2			
Bits	Description			
63:62	Reserved.			
61:56	<b>LSB</b> . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in			
	MCA::L3::MCA_ADDR_L3[ErrorAddr]. For example, a value of 0 indicates that			
	MCA::L3::MCA_ADDR_L3[55:0] contains a valid byte address. A value of 6 indicates that			
	MCA::L3::MCA_ADDR_L3[55:6] contains a valid cache line address and that MCA::L3::MCA_ADDR_L3[5:0]			
	are not part of the address and should be ignored by error handling software. A value of 12 indicates that			
	MCA::L3::MCA_ADDR_L3[55:12] contain a valid 4KB memory page and that			
	MCA::L3::MCA_ADDR_L3[11:0] should be ignored by error handling software.			
55:0	<b>ErrorAddr</b> . Read-write, Volatile. Reset: Cold,00_0000_0000h. Unless otherwise specified by an error,			
	contains the address associated with the error logged in MCA::L3::MCA_STATUS_L3. For physical addresses,			
	the most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].			

# *Table 54: MCA\_ADDR\_L3*

Error Type	Bits	Description
ShadowTag	[55:16]	Reserved
	[15:0]	16'b{8'b{Index}, 2'b{Slice}, 6'b{0}}
MultiHitShadowTag	[55:16]	Reserved
	[15:0]	16'b{8'b{Index}, 2'b{Slice}, 6'b{0}}
Tag	[55:19]	Reserved
	[18:0]	19'b{1'b{Bank[3]}, 7'b{Index}, 3'b{Bank[2:0]}, 2'b{slice},
		6'b{0}}
MultiHitTag	[55:19]	Reserved
	[18:0]	19'b{1'b{Bank[3]}, 7'b{Index}, 3'b{Bank[2:0]}, 2'b{slice},
		6'b{0}}
DataArray	[55:48]	Reserved
	[47:0]	Physical Address
SdpParity	[55:48]	Reserved
	[47:0]	Physical Address
XiVictimQueue	[55:48]	Reserved
	[47:0]	Physical Address
Hwa	[55:34]	Reserved
	[33:0]	Reserved

# MSR0000\_041F...MSRC000\_20A3 (MCA::L3::MCA\_MISC0\_L3)

nst7_n0_aliasMSRLEGACY; MSR0000_041F		
nst8_n1_aliasMSRLEGACY; MSR0000_0423		
nst9_n2_aliasMSRLEGACY; MSR0000_0427		
nst10_n3_aliasMSRLEGACY; MSR0000_042B		
_inst7_n0_aliasMSR; MSRC000_2073		
_inst8_n1_aliasMSR; MSRC000_2083		
_inst9_n2_aliasMSR; MSRC000_2093		
_inst10_n3_aliasMSR; MSRC000_20A3		
Bits Description		
63 <b>Valid</b> . Reset: 1. 1=A valid CntP field is present in this register.		
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		

62	<b>CntP</b> . Reset: 1. 1=A valid threshold counter is present.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.			
61 <b>Locked.</b> Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this				
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.			
60	<b>IntP</b> . Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt			
	generation are not supported.			
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L3::MCA_MISC0_L3[Locked]) ? Read-write :			
-0 -0	Read-only.			
	Reserved.			
55:52	<b>LvtOffset</b> . Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the			
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see			
	Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L3::MCA_MISC0_L3[Locked]) ? Read-write :			
	Read-only.			
51	CntEn. Reset: 0. 1=Count thresholding errors.			
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L3::MCA_MISC0_L3[Locked]) ? Read-write :			
	Read-only.			
50:49	<b>ThresholdIntType</b> . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b			
	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI			
	trigger event. 11b = Reserved.			
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L3::MCA_MISC0_L3[Locked]) ? Read-write :			
	Read-only.			
48	<b>Ovrflw</b> . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,			
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is			
	generated.			
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L3::MCA_MISC0_L3[Locked]) ? Read-write : Read-only.			
47:44	Reserved.			
	<b>ErrCnt</b> . Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is			
13.32	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The			
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order			
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.			
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L3::MCA_MISC0_L3[Locked]) ? Read-write :			
	Read-only.			
23:0	Reserved.			

# MSRC000\_20[7...A]4 [L3 Machine Check Configuration] (MCA::L3::MCA\_CONFIG\_L3)

Reset:	0000_0000_0000_0025h.
Contro	ols configuration of the associated machine check bank.
_inst7_n	0_aliasMSR; MSRC000_2074
_inst8_n	1_aliasMSR; MSRC000_2084
_inst9_n	2_aliasMSR; MSRC000_2094
_inst10_	n3_aliasMSR; MSRC000_20A4
Bits	Description
63:39	Reserved.
38:37	<b>DeferredIntType</b> . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged.
	00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b =
	SMI trigger event. 11b = Reserved.
36:35	Reserved.

34	<b>LogDeferredInMcaStat</b> . Read-write. Reset: 0. Init: BIOS,1. 1=Log deferred errors in
	MCA::L3::MCA_STATUS_L3 and MCA::L3::MCA_ADDR_L3 in addition to MCA::L3::MCA_DESTAT_L3
	and MCA::L3::MCA_DEADDR_L3. 0=Only log deferred errors in MCA::L3::MCA_DESTAT_L3 and
	MCA::L3::MCA_DEADDR_L3. This bit does not affect logging of deferred errors in
	MCA::L3::MCA_SYND_L3, MCA::L3::MCA_MISC0_L3.
33	Reserved.
32	<b>McaXEnable</b> . Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the
	MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and
	fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via
	Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::L3::MCA_CONFIG_L3[DeferredIntType] controls
	the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if
	MCA::L3::MCA_CONFIG_L3[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and
	MCA::L3::MCA_CONFIG_L3[LogDeferredInMcaStat] controls the logging behavior of these errors.
	MCA::L3::MCA_DESTAT_L3 and MCA::L3::MCA_DEADDR_L3 are supported in this MCA bank.
	0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional
	MISC registers (MISC1-MISC4) are supported. MCA::L3::MCA_MISC0_L3[BlkPtr] indicates the presence of
	the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is
	specifiable by MCA bank. MCA::L3::MCA_STATUS_L3[TCC] is present.

# MSRC000\_20[7...A]5 (MCA::L3::MCA\_IPID\_L3)

Reset:	0007_00B0_0000_0000h.
_inst7_n	0_aliasMSR; MSRC000_2075
_inst8_n	1_aliasMSR; MSRC000_2085
	2_aliasMSR; MSRC000_2095
_inst10_	n3_aliasMSR; MSRC000_20A5
Bits	Description
63:48	<b>McaType</b> . Read-only. Reset: 0007h. The McaType of the MCA bank within this IP.
47:44	Reserved.
43:32	<b>HardwareID</b> . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.
31:0	<b>InstanceId</b> . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per
	instance of this register.
	Init: _inst7_n0_aliasMSR: 2035_0000h
	Init: _inst8_n1_aliasMSR: 2035_0100h
	Init: _inst9_n2_aliasMSR: 2035_0200h
	Init: _inst10_n3_aliasMSR: 2035_0300h

# MSRC000\_20[7...A]6 (MCA::L3::MCA\_SYND\_L3)

Read-v	write, Volatile. Reset: Cold, 0000_0000_0000_0000h.
_inst7_n	0_aliasMSR; MSRC000_2076
_inst8_n	1_aliasMSR; MSRC000_2086
	2_aliasMSR; MSRC000_2096
_inst10_i	n3_aliasMSR; MSRC000_20A6
Bits	Description
63:49	Reserved.
	<b>Syndrome</b> . Read-write, Volatile. Reset: Cold, 0_0000h. Contains the syndrome, if any, associated with the error
	logged in MCA::L3::MCA_STATUS_L3. The low-order bit of the syndrome is stored in bit 0, and the syndrome
	has a length specified by MCA::L3::MCA_SYND_L3[Length]. The Syndrome field is only valid when
	MCA::L3::MCA_SYND_L3[Length] is not 0.

31:27	Reserved.					
26:24	ErrorPriority. Read-write, Volatile. Reset: Cold,0h. Encodes the priority of the error logged in					
	MCA::L3::MCA_SYND_L3. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 = Deferred					
	Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.					
23:18	<b>Length</b> . Read-write, Volatile. Reset: Cold, 00h. Specifies the length in bits of the syndrome contained in					
	MCA::L3::MCA_SYND_L3[Syndrome]. A value of 0 indicates that there is no valid syndrome in					
	MCA::L3::MCA_SYND_L3. For example, a syndrome length of 9 means that					
	MCA::L3::MCA_SYND_L3[Syndrome] bits [8:0] contains a valid syndrome.					
17:0	<b>ErrorInformation</b> . Read-write, Volatile. Reset: Cold, 0_000h. Contains error-specific information about the					
	location of the error. Decoding is available in Table 55 [MCA_SYND_L3].					

Table 55: MCA\_SYND\_L3

Error Type	Bits	Description
ShadowTag	[17:12]	Reserved
	[11:8]	Pack
	[7:3]	Reserved
	[2:0]	Way
MultiHitShadowTag	[17:12]	Reserved
	[11:8]	Pack
	[7:0]	Reserved
Tag	[17:12]	Reserved
	[11:8]	Bank.
	[7:0]	Way
MultiHitTag	[17:0]	Reserved
DataArray	[17:12]	Reserved
	[11:8]	Bank[2:0]
	[7:3]	Reserved
	[2:0]	Way
SdpParity	[17:0]	Reserved
XiVictimQueue	[17:0]	Reserved
Hwa	[17:0]	Reserved

#### MSRC000 20[7...A]8 (MCA::L3::MCA DESTAT L3)

MSRC	L000_20[7A]8 (MCA::L3::MCA_DESTAT_L3)					
Read-	write, Volatile. Reset: Cold, 0000_0000_0000_0000h.					
_inst7_n	0_aliasMSR; MSRC000_2078					
_inst8_n	1_aliasMSR; MSRC000_2088					
	2_aliasMSR; MSRC000_2098					
_inst10_	n3_aliasMSR; MSRC000_20A8					
Bits	Bits Description					
63	<b>Val</b> . Read-write, Volatile. Reset: Cold,0. 1=A valid error has been detected (whether it is enabled or not).					
62	<b>Overflow</b> . Read-write, Volatile. Reset: Cold, 0. 1=An error was detected while the valid bit (Val) was set; at least					
	one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the					
	section on overwrite priorities.)					
61:59	Reserved.					
58	<b>AddrV</b> . Read-write, Volatile. Reset: Cold, 0. 1=MCA::L3::MCA_DEADDR_L3 contains address information					
	associated with the error.					
57:54	Reserved.					
53	<b>SyndV</b> . Read-write, Volatile. Reset: Cold, 0. 1=This error logged information in MCA::L3::MCA_SYND_L3. If					
	MCA::L3::MCA_SYND_L3[ErrorPriority] is the same as the priority of the error in					
	MCA::L3::MCA_STATUS_L3, then the information in MCA::L3::MCA_SYND_L3 is associated with the error					

	in MCA::L3::MCA_DESTAT_L3.
52:45	Reserved.
	<b>Deferred</b> . Read-write, Volatile. Reset: Cold, 0. 1=A deferred error was created. A deferred error is the result of an
	uncorrectable data error which did not immediately cause a processor exception; poison is created and an
	exception is deferred until the poison data is consumed.
43:0	Reserved.

#### MSRC000 20[7...A]9 (MCA::L3::MCA DEADDR L3)

WISICC	E000_20[/A]9 (MCAE3MCA_DEADDR_E3)				
Reset:	Cold,0000_0000_0000_0000h.				
_inst7_n	inst7_n0_aliasMSR; MSRC000_2079				
_inst8_n	1_aliasMSR; MSRC000_2089				
_inst9_n	2_aliasMSR; MSRC000_2099				
_inst10_	n3_aliasMSR; MSRC000_20A9				
Bits	Description				
63:62	Reserved.				
61:56	<b>LSB</b> . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in				
	MCA::L3::MCA_DEADDR_L3[ErrorAddr]. For example, a value of 0 indicates that				
	MCA::L3::MCA_DEADDR_L3[55:0] contains a valid byte address. A value of 6 indicates that				
	MCA::L3::MCA_DEADDR_L3[55:6] contains a valid cache line address and that				
	MCA::L3::MCA_DEADDR_L3[5:0] are not part of the address and should be ignored by error handling				
	software. A value of 12 indicates that MCA::L3::MCA_DEADDR_L3[55:12] contain a valid 4KB memory page				
	and that MCA::L3::MCA_DEADDR_L3[11:0] should be ignored by error handling software.				
	<b>ErrorAddr</b> . Read-write, Volatile. Reset: Cold,00_0000_0000_0000h. Contains the address, if any, associated with				
	the error logged in MCA::L3::MCA_DESTAT_L3. The lowest-order valid bit of the address is specified in				
	MCA::L3::MCA_DEADDR_L3[LSB].				

#### MSRC001\_040[7...A] [L3 Machine Check Control Mask] (MCA::L3::MCA\_CTL\_MASK\_L3)

	· · · · · · · · · · · · · · · · · · ·				
Read-	Read-write. Reset: 0000_0000_0000_0000h.				
Inhibit	nhibit detection of an error source.				
_inst7_n	0_aliasMSR; MSRC001_0407				
_inst8_n	1_aliasMSR; MSRC001_0408				
_inst9_n	2_aliasMSR; MSRC001_0409				
_inst10_	n3_aliasMSR; MSRC001_040A				
Bits	Description				
63:8	Reserved.				
7	<b>Hwa</b> . Read-write. Reset: 0. L3 Hardware Assertion.				
6	XiVictimQueue. Read-write. Reset: 0. L3 Victim Queue Parity Error.				
5	SdpParity. Read-write. Reset: 0. SDP Parity Error from XI.				
4	DataArray. Read-write. Reset: 0. L3M Data ECC Error.				
3	MultiHitTag. Read-write. Reset: 0. L3M Tag Multi-way-hit Error.				
2	Tag. Read-write. Reset: 0. L3M Tag ECC Error.				
1	MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error.				
0	ShadowTag. Read-write. Reset: 0. Shadow Tag Macro ECC Error.				

#### 3.2.5.8 CS

#### MSR0000\_0434...MSRC000\_20E0 [CS Machine Check Control] (MCA::CS::MCA\_CTL\_CS)

Read-write. Reset: 0000\_0000\_0000\_0000h.

0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::CS::MCA\_CTL\_CS register must be enabled by the corresponding enable bit in Core::X86::Msr::MCG\_CTL. Does not affect error detection, correction, or logging.

\_instCS0\_n0\_aliasMSRLEGACY; MSR0000\_0434

_instCS1	_instCS1_n1_aliasMSRLEGACY; MSR0000_0438				
_instCS(	_instCS0_n0_aliasMSR; MSRC000_20D0				
_instCS1	_instCS1_n1_aliasMSR; MSRC000_20E0				
Bits	Description				
63:14	Reserved.				
13	CNTR_UNFL. Read-write. Reset: 0. Counter underflow error.				
12	CNTR_OVFL. Read-write. Reset: 0. Counter overflow error.				
11	<b>SDP_UNEXP_RETRY</b> . Read-write. Reset: 0. SDP read response had an unexpected RETRY error.				
10	<b>SPF_ECC_ERR</b> . Read-write. Reset: 0. Probe Filter ECC Error: An ECC error occurred on a probe filter access.				
9	<b>SPF_PRT_ERR</b> . Read-write. Reset: 0. Probe Filter Protocol Error: Indicates a Cache Coherence Issue.				
8	<b>SDP_RSP_NO_MTCH</b> . Read-write. Reset: 0. SDP read response had no match in the CS queue.				
7	ATM_PAR_ERR. Read-write. Reset: 0. Atomic Request Parity Error: Parity error on read of an atomic				
	transaction.				
6	<b>SDP_PAR_ERR</b> . Read-write. Reset: 0. Read Response Parity Error: Parity error on incoming read response data.				
5	<b>FTI_PAR_ERR</b> . Read-write. Reset: 0. Request or Probe Parity Error: Parity error on incoming request or probe				
	response data.				
4	<b>FTI_RSP_NO_MTCH</b> . Read-write. Reset: 0. Unexpected Response: A response was received from the transport				
	layer which does not match any request.				
3	<b>FTI_ILL_RSP</b> . Read-write. Reset: 0. Illegal Response: An illegal response was received from the transport layer.				
2	<b>FTI_SEC_VIOL</b> . Read-write. Reset: 0. Security Violation: A security violation was received from the transport				
	layer.				
1	<b>FTI_ADDR_VIOL</b> . Read-write. Reset: 0. Address Violation: An address violation was received from the				
	transport layer.				
0	<b>FTI_ILL_REQ</b> . Read-write. Reset: 0. Illegal Request: An illegal request was received from the transport layer.				

#### MSR0000\_0435...MSRC000\_20E1 [CS Machine Check Status] (MCA::CS::MCA\_STATUS\_CS)

MISIK	0000_0435MSRC000_20E1 [CS Machine Check Status] (MCA::CS::MCA_STATUS_CS)
Reset:	Cold,0000_0000_0000_0000h.
Logs i	nformation associated with errors.
_	)_n0_aliasMSRLEGACY; MSR0000_0435
	l_n1_aliasMSRLEGACY; MSR0000_0439
	)_n0_aliasMSR; MSRC000_20D1
_	I_n1_aliasMSR; MSRC000_20E1
Bits	Description
63	<b>Val</b> . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has
	been read.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow</b> . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Check
	Errors].
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
60	<b>En</b> . Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in
	MCA::CS::MCA_CTL_CS. This bit is a copy of bit in MCA::CS::MCA_CTL_CS for this error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV</b> . Reset: Cold,0. 1=Valid thresholding in MCA::CS::MCA_MISC0_CS. In certain modes, MISC registers
	are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for
	MiscV=1 and the MISC register to read as all zeros.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV</b> . Reset: Cold,0. 1=MCA::CS::MCA_ADDR_CS contains address information associated with the error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

57	<b>PCC</b> . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of			
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be			
	reinitialized.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
55	<b>TCC</b> . Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been			
	corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only			
	meaningful when MCA::CS::MCA_STATUS_CS[PCC]=0.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
54 <b>RESERV4</b> . Reset: Cold,0. MCA_STATUS Register Reserved bit.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
53	<b>SyndV</b> . Reset: Cold,0. 1=This error logged information in MCA::CS::MCA_SYND_CS. If			
	MCA::CS::MCA_SYND_CS[ErrorPriority] is the same as the priority of the error in			
	MCA::CS::MCA_STATUS_CS, then the information in MCA::CS::MCA_SYND_CS is associated with the error			
	in MCA::CS::MCA_STATUS_CS.			
F2	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1. Reserved.			
52				
51:47	RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits.			
10	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC			
45	algorithm. UC indicates whether the error was actually corrected by the processor.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data			
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is			
	consumed.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
42:41	RESERV2. Reset: Cold,0h. MCA_STATUS Register Reserved bits.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
40	<b>Scrub</b> . Reset: Cold,0. 1=The error was the result of a scrub operation.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
39:38	RESERV1. Reset: Cold,0h. MCA_STATUS Register Reserved bits.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
37:32	<b>ErrCoreId</b> . Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is			
	associated with the error; Otherwise this field is reserved.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
31:22	RESERVO. Reset: Cold,000h. MCA_STATUS Register Reserved bits.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
21:16	<b>ErrorCodeExt</b> . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause			
	analysis. This field indicates which bit position in MCA::CS::MCA_CTL_CS enables error reporting for the			
	logged error.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
15:0	<b>ErrorCode</b> . Reset: Cold,0000h. Error code for this error. See 3.1.3.3 [Error Codes] for details on decoding this			
	field.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			

*Table 56: MCA\_STATUS\_CS* 

55:0

Error Type	ErrorCode Ext	UC	PCC	TCC	Deferred	Poison	AddrV
FTI_ILL_RE Q	0x0	0	0	0	1	0	1
FTI_ADDR_ VIOL	0x1	0	0	0	1	0	1
FTI_SEC_V IOL	0x2	0	0	0	1	0	1
FTI_ILL_RS P	0x3	1	1	1	0	0	0
FTI_RSP_N O_MTCH	0x4	1	1	1	0	0	0
FTI_PAR_E RR	0x5	0	0	0	1	0	1
SDP_PAR_E RR	0x6	0	0	0	1	0	1
ATM_PAR_ ERR	0x7	0	0	0	1	0	1
SDP_RSP_N O_MTCH	0x8	1	1	1	0	0	0
SPF_PRT_E RR	0x9	1	1	1	0	0	0
SPF_ECC_E RR	0xa	0	0	0	0	0	1
SDP_UNEX P_RETRY		1	1	1	0	0	1
CNTR_OVF L	0хс	1	1	1	0	0	0
CNTR_UNF L	0xd	1	1	1	0	0	0

#### MSR0000\_0436...MSRC000\_20E2 [CS Machine Check Address] (MCA::CS::MCA\_ADDR\_CS)

MCA::CS::MCA\_ADDR\_CS[11:0] should be ignored by error handling software.

Reset: Cold,0000_0000_0000h.				
ICA::CS::MCA_ADDR_CS stores an address and other information associated with the error in				
MCA::CS::MCA_STATUS_CS. The register is only meaningful if MCA::CS::MCA_STATUS_CS[Val]=1 and				
MCA::CS::MCA_STATUS_CS[AddrV]=1.				
_instCS0_n0_aliasMSRLEGACY; MSR0000_0436				
_instCS1_n1_aliasMSRLEGACY; MSR0000_043A				
_instCS0_n0_aliasMSR; MSRC000_20D2				
_instCS1_n1_aliasMSR; MSRC000_20E2				
Description Description				
63:62 Reserved.				
6 <b>LSB</b> . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in				
MCA::CS::MCA_ADDR_CS[ErrorAddr]. For example, a value of 0 indicates that				
MCA::CS::MCA_ADDR_CS[55:0] contains a valid byte address. A value of 6 indicates that				
MCA::CS::MCA_ADDR_CS[55:6] contains a valid cache line address and that				

MCA::CS::MCA\_ADDR\_CS[5:0] are not part of the address and should be ignored by error handling software. A

value of 12 indicates that MCA::CS::MCA\_ADDR\_CS[55:12] contain a valid 4KB memory page and that

**ErrorAddr**. Read-write, Volatile. Reset: Cold,00\_0000\_0000\_0000h. Unless otherwise specified by an error,

contains the address associated with the error logged in MCA::CS::MCA STATUS CS. For physical addresses,

the most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].

#### *Table 57: MCA\_ADDR\_CS*

Error Type	Bits	Description
FTI_ILL_REQ	[47:2]	Address
FTI_ADDR_VIOL	[47:2]	Address
FTI_SEC_VIOL	[47:2]	Address
FTI_ILL_RSP	[55:0]	Reserved
FTI_RSP_NO_MTCH	[55:0]	Reserved
FTI_PAR_ERR	[47:2]	Address
SDP_PAR_ERR	[47:2]	Address
ATM_PAR_ERR	[47:2]	Address
SDP_RSP_NO_MTCH	[55:0]	Reserved
SPF_PRT_ERR	[55:0]	Reserved
SPF_ECC_ERR	[47:2]	Address
SDP_UNEXP_RETRY	[47:2]	Address
CNTR_OVFL	[55:0]	Reserved
CNTR_UNFL	[55:0]	Reserved

#### MSR0000\_0437...MSRC000\_20E3 [CS Machine Check Miscellaneous 0] (MCA::CS::MCA\_MISC0\_CS)

WISIX	0000_0457W5KC000_20E5 [C5 Wachine Check Wiscendieous 0] [WiCAC5WCA_Wii5C0_C5]						
Log m	niscellaneous information associated with errors.						
	)_n0_aliasMSRLEGACY; MSR0000_0437						
	l_n1_aliasMSRLEGACY; MSR0000_043B						
	)_n0_aliasMSR; MSRC000_20D3						
_instCS1	I_n1_aliasMSR; MSRC000_20E3						
Bits	S Description						
63	<b>Valid</b> . Reset: 1. 1=A valid CntP field is present in this register.						
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.						
62	<b>CntP</b> . Reset: 1. 1=A valid threshold counter is present.						
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.						
61	<b>Locked</b> . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not						
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.						
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.						
60	IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt						
	generation are not supported.						
AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::CS::MCA_MISC0_CS[Locked]) ? Read-							
	Read-only.						
59:56	Reserved.						
55:52	<b>LvtOffset</b> . Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the						
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see						
	Core::X86::Apic::ExtendedInterruptLvtEntries).						
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::CS::MCA_MISC0_CS[Locked]) ? Read-write :						
	Read-only.						
51	CntEn. Reset: 0. 1=Count thresholding errors.						
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::CS::MCA_MISC0_CS[Locked]) ? Read-write :						
	Read-only.						
50:49	<b>ThresholdIntType</b> . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b						
	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI						
	trigger event. 11b = Reserved.						

	Read-only.					
48	<b>Ovrflw</b> . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is					
	generated.					
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::CS::MCA_MISC0_CS[Locked]) ? Read-write :					
	Read-only.					
47:44	Reserved.					
43:32	<b>ErrCnt</b> . Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is					
	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The					
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order					
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.					
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::CS::MCA_MISC0_CS[Locked]) ? Read-write :					
	Read-only.					
31:24	<b>BlkPtr</b> . Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.					
23:0	Reserved.					

#### MSRC000\_20[D...E]4 [CS Machine Check Configuration] (MCA::CS::MCA\_CONFIG\_CS)

MSK	L000_20[DE]4 [CS Machine Check Configuration] (MCA::CS::MCA_CONFIG_CS)						
Reset:	0000_0000_0000_0025h.						
Contro	Controls configuration of the associated machine check bank.						
	_instCS0_n0_aliasMSR; MSRC000_20D4						
	instCS1_n1_aliasMSR; MSRC000_20E4						
	Description						
	Reserved.						
38:37	<b>DeferredIntType</b> . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = CMI triangle and the Property of the Company of of the						
26.25	SMI trigger event. 11b = Reserved.						
	Reserved.						
34	<b>LogDeferredInMcaStat</b> . Read-write. Reset: 0. Init: BIOS,1. 1=Log deferred errors in MCA::CS::MCA_STATUS_CS and MCA::CS::MCA_ADDR_CS in addition to MCA::CS::MCA_DESTAT_CS and MCA::CS::MCA_DEADDR_CS. 0=Only log deferred errors in MCA::CS::MCA_DESTAT_CS and MCA::CS::MCA_DEADDR_CS. This bit does not affect logging of deferred errors in MCA::CS::MCA_SYND_CS, MCA::CS::MCA_MISCO_CS.						
33	Reserved.						
32	<b>McaXEnable</b> . Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.						
31:6	Reserved.						
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::CS::MCA_CONFIG_CS[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::CS::MCA_CONFIG_CS[DeferredErrorLoggingSupported]=1.						
4:3	Reserved.						
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and MCA::CS::MCA_CONFIG_CS[LogDeferredInMcaStat] controls the logging behavior of these errors. MCA::CS::MCA_DESTAT_CS and MCA::CS::MCA_DEADDR_CS are supported in this MCA bank. 0=Deferred errors are not supported in this bank.						
1	Reserved.						
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA::CS::MCA_MISC0_CS[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::CS::MCA_STATUS_CS[TCC] is present.						

MSRC000_20[DE]5 [CS IP Identification] (MCA::CS::MCA_IPID_CS)
Reset: 0002_002E_0000_0000h.

The MCA::CS::MCA\_IPID\_CS register is used by software to determine what IP type and revision is associated with the MCA bank.

instCS0\_n0\_aliasMSR; MSRC000\_20D5

\_instCS1\_n1\_aliasMSR; MSRC000\_20E5

#### Bits Description

63:48 **McaType**. Read-only. Reset: 0002h. The McaType of the MCA bank within this IP.

47:44 Reserved.

43:32 | HardwareID. Read-only. Reset: 02Eh. The Hardware ID of the IP associated with this MCA bank.

31:0 **InstanceId**. Read-write. Reset: 0000\_0000h. The instance ID of this IP. This is initialized to a unique ID per instance of this register.

Init: \_instCS0\_n0\_aliasMSR: 0000\_0000h Init: \_instCS1\_n1\_aliasMSR: 0000\_0100h

#### MSRC000\_20[D...E]6 [CS Machine Check Syndrome] (MCA::CS::MCA\_SYND\_CS)

Read-write, Volatile. Reset: Cold, 0000 0000 0000 0000h.

Logs physical location information associated with error in MCA::CS::MCA\_STATUS\_CS Thread 0

\_instCS0\_n0\_aliasMSR; MSRC000\_20D6

instCS1\_n1\_aliasMSR; MSRC000\_20E6

#### Bits Description

63:48 Reserved.

47:32 **Syndrome**. Read-write, Volatile. Reset: Cold,0000h. Contains the syndrome, if any, associated with the error logged in MCA::CS::MCA\_STATUS\_CS. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a length specified by MCA::CS::MCA\_SYND\_CS[Length]. The Syndrome field is only valid when MCA::CS::MCA\_SYND\_CS[Length] is not 0.

31:27 Reserved.

26:24 **ErrorPriority**. Read-write, Volatile. Reset: Cold,0h. Encodes the priority of the error logged in MCA::CS::MCA\_SYND\_CS. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b101 = Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.

23:18 **Length**. Read-write, Volatile. Reset: Cold,00h. Specifies the length in bits of the syndrome contained in MCA::CS::MCA\_SYND\_CS[Syndrome]. A value of 0 indicates that there is no valid syndrome in MCA::CS::MCA\_SYND\_CS. For example, a syndrome length of 9 means that MCA::CS::MCA\_SYND\_CS[Syndrome] bits [8:0] contains a valid syndrome.

17:0 **ErrorInformation**. Read-write, Volatile. Reset: Cold, 0\_0000h. Contains error-specific information about the location of the error. Decoding is available in Table 58 [MCA\_SYND\_CS].

#### *Table 58: MCA\_SYND\_CS*

Error Type	Bits	Description
FTI_ILL_REQ	[17:0]	
FTI_ADDR_VIOL	[17:0]	
FTI_SEC_VIOL	[17:0]	
FTI_ILL_RSP	[17:0]	
FTI_RSP_NO_MTCH	[17:0]	
FTI_PAR_ERR	[6:0]	
SDP_PAR_ERR	[6:0]	
ATM_PAR_ERR	[6:0]	
SDP_RSP_NO_MTCH	[7:0]	
SPF_PRT_ERR	[17:0]	
SPF_ECC_ERR	[17:0]	
SDP_UNEXP_RETRY	[6:0]	

CNTR_OVFL	[17:0]	
CNTR_UNFL	[17:0]	

#### MSRC000\_20[D...E]8 [CS Machine Check Deferred Error Status] (MCA::CS::MCA\_DESTAT\_CS)

Read-write, Volatile. Reset: Cold, 0000\_0000\_0000\_0000h.

Holds status information for the first deferred error seen in this bank.

\_instCS0\_n0\_aliasMSR; MSRC000\_20D8

instCS1\_n1\_aliasMSR; MSRC000\_20E8

#### **Bits** Description

- **Val**. Read-write, Volatile. Reset: Cold, 0. 1=A valid error has been detected (whether it is enabled or not).
- **Overflow**. Read-write, Volatile. Reset: Cold, 0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the section on overwrite priorities.)
- 61:59 Reserved.
- **AddrV**. Read-write, Volatile. Reset: Cold, 0. 1=MCA::CS::MCA\_DEADDR\_CS contains address information associated with the error.
- 57:54 Reserved.
- 53 **SyndV**. Read-write, Volatile. Reset: Cold,0. 1=This error logged information in MCA::CS::MCA\_SYND\_CS. If MCA::CS::MCA\_SYND\_CS[ErrorPriority] is the same as the priority of the error in MCA::CS::MCA\_STATUS\_CS, then the information in MCA::CS::MCA\_SYND\_CS is associated with the error in MCA::CS::MCA\_DESTAT\_CS.
- 52:45 Reserved.
- **Deferred**. Read-write, Volatile. Reset: Cold, 0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; poison is created and an exception is deferred until the poison data is consumed.
- 43:0 Reserved.

#### MSRC000\_20[D...E]9 [CS Deferred Error Address] (MCA::CS::MCA\_DEADDR\_CS)

Reset: Cold,0000 0000 0000 0000h.

The MCA::CS::MCA\_DEADDR\_CS register stores the address associated with the error in

MCA::CS::MCA\_DESTAT\_CS. The register is only meaningful if MCA::CS::MCA\_DESTAT\_CS[Val]=1 and

MCA::CS::MCA\_DESTAT\_CS[AddrV]=1. The lowest valid bit of the address is defined by

MCA::CS::MCA DEADDR CS[LSB].

instCS0\_n0\_aliasMSR; MSRC000\_20D9

instCS1\_n1\_aliasMSR; MSRC000\_20E9

#### **Bits** Description

- 63:62 Reserved.
- 61:56 **LSB**. Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in

MCA::CS::MCA\_DEADDR\_CS[ErrorAddr]. For example, a value of 0 indicates that

MCA::CS::MCA\_DEADDR\_CS[55:0] contains a valid byte address. A value of 6 indicates that

MCA::CS::MCA DEADDR CS[55:6] contains a valid cache line address and that

MCA::CS::MCA\_DEADDR\_CS[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::CS::MCA\_DEADDR\_CS[55:12] contain a valid 4KB memory page and that MCA::CS::MCA\_DEADDR\_CS[11:0] should be ignored by error handling software.

**ErrorAddr**. Read-write, Volatile. Reset: Cold,00\_0000\_0000h. Contains the address, if any, associated with the error logged in MCA::CS::MCA\_DESTAT\_CS. The lowest-order valid bit of the address is specified in MCA::CS::MCA\_DEADDR\_CS[LSB].

#### MSRC001\_040[D...E] [CS Machine Check Control Mask] (MCA::CS::MCA\_CTL\_MASK\_CS)

Read-write. Reset: 0000 0000 0000 0000h.

Inhibit detection of an error source.

\_instCS0\_n0\_aliasMSR; MSRC001\_040D

\_instCS1\_n1\_aliasMSR; MSRC001\_040E

Bits	Description
63:14	Reserved.
13	CNTR_UNFL. Read-write. Reset: 0. Counter underflow error.
12	CNTR_OVFL. Read-write. Reset: 0. Counter overflow error.
11	<b>SDP_UNEXP_RETRY</b> . Read-write. Reset: 0. SDP read response had an unexpected RETRY error.
10	<b>SPF_ECC_ERR</b> . Read-write. Reset: 0. Probe Filter ECC Error: An ECC error occurred on a probe filter access.
9	<b>SPF_PRT_ERR</b> . Read-write. Reset: 0. Probe Filter Protocol Error: Indicates a Cache Coherence Issue.
8	<b>SDP_RSP_NO_MTCH</b> . Read-write. Reset: 0. SDP read response had no match in the CS queue.
7	<b>ATM_PAR_ERR</b> . Read-write. Reset: 0. Atomic Request Parity Error: Parity error on read of an atomic
	transaction.
6	<b>SDP_PAR_ERR</b> . Read-write. Reset: 0. Read Response Parity Error: Parity error on incoming read response data.
5	<b>FTI_PAR_ERR</b> . Read-write. Reset: 0. Request or Probe Parity Error: Parity error on incoming request or probe
	response data.
4	<b>FTI_RSP_NO_MTCH</b> . Read-write. Reset: 0. Unexpected Response: A response was received from the transport
	layer which does not match any request.
3	<b>FTI_ILL_RSP</b> . Read-write. Reset: 0. Illegal Response: An illegal response was received from the transport layer.
2	<b>FTI_SEC_VIOL</b> . Read-write. Reset: 0. Security Violation: A security violation was received from the transport
	layer.
1	<b>FTI_ADDR_VIOL</b> . Read-write. Reset: 0. Address Violation: An address violation was received from the
	transport layer.
0	<b>FTI_ILL_REQ</b> . Read-write. Reset: 0. Illegal Request: An illegal request was received from the transport layer.

#### 3.2.5.9 PIE

#### MSR0000\_0440...MSRC000\_2100 [PIE Machine Check Control] (MCA::PIE::MCA\_CTL\_PIE)

Read-write. Reset: 0000\_0000\_0000\_0000h.

0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::PIE::MCA\_CTL\_PIE register must be enabled by the corresponding enable bit in Core::X86::Msr::MCG\_CTL. Does not affect error detection, correction, or logging.

_instPIE	_instPIEO_nO_aliasMSRLEGACY; MSR0000_0440					
_instPIE	_instPIE0_n0_aliasMSR; MSRC000_2100					
Bits	Description					
63:5	Reserved.					
4	<b>DEF</b> . Read-write. Reset: 0. A deferred error was detected in the DF.					
3	<b>FTI_DAT_STAT</b> . Read-write. Reset: 0. Poison data consumption: Poison data was written to an internal PIE					
	register.					
2	<b>GMI</b> . Read-write. Reset: 0. Link Error: An error occurred on a GMI or xGMI link.					
1	CSW. Read-write. Reset: 0. Register security violation: A security violation was detected on an access to an					
	internal PIE register.					
0	HW_ASSERT. Read-write. Reset: 0. Hardware Assert: A hardware assert was detected.					

#### MSR0000 0441...MSRC000 2101 [PIE Machine Check Status] (MCA::PIE::MCA STATUS PIE)

1110110	ovo_viiiministeovo_mivi [i in matemine oneen status] (ivierimi in mivieri_sini os_i in)			
Reset:	Cold,0000_0000_0000_0000h.			
Logs i	Logs information associated with errors.			
_instPIE	0_n0_aliasMSRLEGACY; MSR0000_0441			
_instPIE	0_n0_aliasMSR; MSRC000_2101			
Bits	Description			
63	<b>Val</b> . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has			
	been read.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			

<ul> <li>Overflow, seet: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Check Errors].</li> <li>AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.</li> <li>UC. Reset: Cold,0. 1=The error was not corrected by hardware.</li> <li>AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.</li> <li>En. Reset: Cold,0. 1=Chis bit is a copy of bit in MCA::PIE::MCA_CTL_PIE for this error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.</li> <li>MiscV. Reset: Cold,0. 1=Valid thresholding in MCA::PIE::MCA_MISCO_PIE, in certain modes, MISC registers are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for MiscV-1 and the MISC register to read as all zeros.</li> <li>AddrY. Reset: Cold,0. 1=MCA::PIE::MCA_ADDR_PIE contains address information associated with the error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.</li> <li>PCC. Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reintialized.</li> <li>AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.</li> <li>TCC. Reset: Cold,0. 1=Hardware context of the processor may have been corrupted. Continued operation of the processor may have been corrupted. Continued operation of the corrupted continued operation of the corrupted continued operation of the corrupt of the processor may have been corrupted. Continued operation of the corrupt of the processor may have been corrupted. Continued operation of the corrupt of the processor may have been corrupted. Corrupted opera</li></ul>						
Errors1. AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  OL. Reset: Cold,0. 1=the error was not corrected by hardware. AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  MiscV-1 and the MtSC register to read as all zeros. AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  MiscV-1 and the MtSC register to read as all zeros. AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  Addrtv. Reset: Cold,0. 1=McA::PIE::MCA_DDR_PIE contains address information associated with the error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  PCC. Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have umpredictable results. The error is not recoverable or survivable, and the system should be reinitialized. AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreld field is valid. AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  TCC. Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been corrupted. Continued operation of the thread may have unpredictable results. The retror day have been corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when MCA::PIE::MCA_STATUS_PIE[PCC]-0.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  AccessType: Core::X86	62	<b>Overflow</b> . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not				
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
U.C. Reset: Cold,0. 1=The error was not corrected by hardware.   AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.   En. Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in MCA::PIE::MCA_CTI_PIE. This bit is a copy of bit in MCA::PIE::MCA_CTI_PIE for this error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.   MiscV. Reset: Cold,0. 1=Valid thresholding in MCA::PIE::MCA_MISCO_PIE. In certain modes, MISC registers are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for MiscV-1 and the MISC register to read as all zeros.   AccessType: Core::X86::Msr::HWCR] McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.   Addrv. Reset: Cold,0. 1=MCA::PIE::MCA_ADDR_PIE contains address information associated with the error. AccessType: Core::X86::Msr::HWCR] McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.   PCC. Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable with the error accessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.   AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.   TCC. Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when MCA::PIE::MCA_STATUS_PIE_HCC]-0.   AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.   AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.   AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.   AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ?		<del>-</del>				
<ul> <li>AccessType: Core::X86::Msr::HWCR[McStatusWtEn] ? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>En. Reset: Cold.0. 1=McA. error reporting is enabled for this error, as indicated by the corresponding bit in MCA::PIE::MCA_CTL_PIE. This bit is a copy of bit in MCA::PIE::MCA_CTL_PIE for this error.</li> <li>AccessType: Core::X86::Msr::HWCR[McStatusWtEn] ? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>MiseV. Reset: Cold,0. 1=Valid thresholding in MCA::PIE::MCA_MISCO_PIE. In certain modes, MISC registers are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for MiscV=1 and the MISC register to read as all zeros.</li> <li>AccessType: Core::X86::Msr::HWCR[McStatusWtEn] ? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>AddrV. Reset: Cold,0. 1=MCA::PIE::MCA_ADDR_PIE contains address information associated with the error.</li> <li>AccessType: Core::X86::Msr::HWCR[McStatusWtEn] ? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>PCC, Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized.</li> <li>AccessType: Core::X86::Msr::HWCR[McStatusWtEn] ? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>TCC. Reset: Cold,0. 1=The ErrCoreld field is valid.</li> <li>AccessType: Core::X86::Msr::HWCR[McStatusWtEn] ? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>TCC. Reset: Cold,0. Sch.:Msr::HWCR[McStatusWtEn] ? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>RESERV4. Reset: Cold,0. McA_:STATUS_PIE_PCC[=0.</li> <li>AccessType: Core::X86::Msr::HWCR[McStatusWtEn] ? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>RESERV4. Reset: Cold,0. McA_:STATUS PIE_ror Proferity is the same as the priority of the error in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_SY</li></ul>		•				
<ul> <li>En. Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in MCA::PIE::MCA_CTL_PIE. This bit is a copy of bit in MCA::PIE::MCA_CTL_PIE for this error. AccessType: Gore::X86::Msr::HWCRIMcStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>MiscV. Reset: Cold,0. 1=Valid thresholding in MCA::PIE::MCA_MISCO_PIE. In certain modes, MISC registers are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for MiscV=1 and the MISC register to read as all zeros.</li> <li>AccessType: Core::X86::Msr::HWCRIMcStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>Addrv. Reset: Cold,0. 1=MCA::PIE::MCA_ADDR_PIE contains address information associated with the error. AccessType: Core::X86::Msr::HWCRIMcStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>PCC. Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized.</li> <li>AccessType: Gore::X86::Msr::HWCRIMcStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.</li> <li>AccessType: Gore::X86::Msr::HWCRIMCStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>TCC, Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when MCA::PIE::MCA_STATUS_PIE, MCA_STATUS_PIE, MCA_ST</li></ul>	61					
MCA::PIE::MCA_CTL_PIE. This bit is a copy of bit in MCA::PIE::MCA_CTL_PIE for this error.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  MiscV. Reset: Cold,0. 1=Valid thresholding in MCA::PIE::MCA_MISCO_PIE. In certain modes, MISC register are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for MiscVe-1 and the MISC register to read as all zeros.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  PCC. Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  ETrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  TCC. Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when McA::PIE::MCA_STATUS_PIE[PCC]=0.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  ERESERV3. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. Uc indicates whether						
AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  MiscV. Reset: Cold,0. 1=Valid thresholding in MCA::PIE::MCA_MISCO_PIE. In certain modes, MISC registers are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for MiscV=1 and the MISC register to read as all zeros.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  AddvV. Reset: Cold,0. 1=MCA::PIE::MCA_ADDR_PIE contains address information associated with the error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  PCC. Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  TCC. Reset: Cold,0. 1=The ErrCoreld field is valid.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV4. Reset: Cold,0. MCA_STATUS_PIE[PCC]=0.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV4. Reset: Cold,0. MCA_STATUS_Register Reserved bit.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.  CECC. Reset: Cold,0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_SYND_PIE [Error-prority] is the same as the priority of the error in MCA::PIE::MCA_SYND_PIE [Error-pro-on-write-1].  CECC. Reset: Cold,0. 1=The error was correctable ECC error accordi	60					
<ul> <li>MiscV. Reset: Cold.0. 1=Valid thresholding in MCA::PIE::MCA_MISCO_PIE. In certain modes, MISC registers are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for MiscV=1 and the MISC register to read as all zeros.         <ul> <li>AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>AddrV. Reset: Cold,0. 1=MCA::PIE::MCA_ADDR_PIE contains address information associated with the error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>PCC. Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized.</li> <li>AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>TCC. Reset: Cold,0. 1=The ErrCoreld field is valid.</li> <li>AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>TCC. Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when MCA::PIE::MCA_STATUS_PIE[PCC]=0.</li> <li>AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>SyndV. Reset: Cold,0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE. If MCA::PIE::MCA_SYND_PIE. If</li></ul></li></ul>						
are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for MiscV=1 and the MISC register to read as all zeros.  AccessType: Core::X86::Ms::HWCR[McStatusWrEn]? Read-write : Read, Write-0-only, Error-on-write-1.  AddrV. Reset: Cold,0. 1=MCA::PIE::MCA_ADDR_PIE contains address information associated with the error. AccessType: Core::X86::Ms::HWCR[McStatusWrEn]? Read-write : Read, Write-0-only, Error-on-write-1.  PoC. Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read, Write-0-only, Error-on-write-1.  ToC. Reset: Cold,0. 1=The ErrCoreld field is valid.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read, Write-0-only, Error-on-write-1.  ToC. Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when MCA::PIE::MCA_STATUS_PIE[PCC]=0.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read, Write-0-only, Error-on-write-1.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read, Write-0-only, Error-on-write-1.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read, Write-0-only, Error-on-write-1.  MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE, accessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read, Write-0-only, Error-on-write-1.  CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions						
MiscV=1 and the MISC register to read as all zeros.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  AddrV. Reset: Cold,0. 1=McA::PIE::MCA. ADDR. PIE contains address information associated with the error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  PCC. Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  TCC. Reset: Cold,0. 1=The ErrCoreld field is valid.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  TCC. Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when MCA::PIE::MCA_STATUS_PIE[PCC]=0.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV4. Reset: Cold,0. MCA_STATUS Register Reserved bit.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Syndy. Reset: Cold,0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE. If MCA::PIE::MCA_STATUS_PIE.  MCA::PIE::MCA_STATUS_PIE.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV3. Reset: Cold,0.0. The network of the formation in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  45 UECC. Reset: Cold,0. 1=The error was actually corrected by the processor.  AccessType: Core::X86:	59					
AccessType: Core::X86::Msr::HWCR McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.  Addrv. Reset: Cold,0.1 = MrCA::PIE::MCA_ADDR_PIE contains address information associated with the error. AccessType: Core::X86::Msr::HWCR McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.  PCC. Reset: Cold,0.1 = Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized.  AccessType: Core::X86::Msr::HWCR McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.  ErrCoreIdVal. Reset: Cold,0. 1 = The ErrCoreId field is valid.  AccessType: Core::X86::Msr::HWCR McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.  TCC. Reset: Cold,0. 1 = Hardware context of the process thread to which the error was reported may have been corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when MCA::PIE::MCA_STATUS_PIE[PCC]=0.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.  SyndV. Reset: Cold,0. MCA_STATUS Register Reserved bit.  MCA::PIE::MCA_SYND_PIE [BrrorPriority] is the same as the priority of the error in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE.  RESERV3. Reset: Cold,0.0 = The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was a correctable ECC error according to the restrictions of the ECC a						
<ul> <li>AddrV. Reset: Cold,0. 1=MCA::PIE::MCA_ADDR_PIE contains address information associated with the error. AccessType: Core::X86::Msr::HWCR[McStatusWEn] ? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>PCC. Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized.</li></ul>						
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  PCC. Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  ErrCoreIdVal. Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when McA::PIE::MCA_STATUS_PIE[PCC]-0.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV4. Reset: Cold,0. MCA_STATUS Register Reserved bit.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  MCA::PIE::MCA_SYND_PIE[ErrorPriority] is the same as the priority of the error in MCA::PIE::MCA_SYND_PIE be then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV3. Reset: Cold,0.0h. MCA_STATUS_Register Reserved bits.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Deferred. Reset: Cold,0. 1=The error was a uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::M		•				
<ul> <li>PCC. Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized.         AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.     </li> <li>ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.         AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.     </li> <li>TCC. Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when MCA::PIE::MCA_STATUS_PIE[PCC]=0.         AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.     </li> <li>RESERV4. Reset: Cold,0. MCA_STATUS Register Reserved bit.         AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.     </li> <li>SydV. Reset: Cold,0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE.     AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.     </li> <li>Reserved.</li> <li>Reserved.</li> <li>Reserved.</li> <li>CECC. Reset: Cold,0. harda_STATUS_PIE.</li> <li>AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. Uc indicates whether the error was actually corrected by the processor.     </li> <li>AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write : Read,Write-0-only,Error-on-write-1.</li> <li>UECC. Reset: Cold,0. 1=The error was a uncorrectable ECC error accordi</li></ul>	58					
the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  TCC. Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when MCA::PIE::MCA_STATUS_PIE[PCC]=0.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV4. Reset: Cold,0. MCA_STATUS_PIE[PCC]=0.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Syndv. Reset: Cold,0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE. If MCA::PIE::MCA_SYND_PIE. If MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE, Read-write : Read,Write-0-only,Error-on-write-1.  ERSERV3. Reset: Cold,0.1—The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  ECCC. Reset: Cold,0.1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Poison. Reset: Co						
reinitialized.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  TCC. Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when MCA::PIE::MCA_STATUS_PIE[PCC]=0.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV4. Reset: Cold,0. MCA_STATUS Register Reserved bit.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  SyndV. Reset: Cold,0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE. If MCA::PIE::MCA_SYND_PIE. [ErrorPriority] is the same as the priority of the error in MCA::PIE::MCA_STATUS_PIE.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Reserved.  Reserved.  Reserved.  Reserved.  Reserved.  Reserved.  CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  UECC. Reset: Cold,0. 1=The error was a nuncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Deferred. Reset: Cold,0. 1=The error was a created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-on	57					
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  55						
ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.						
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  TCC. Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when MCA::PIE::MCA_STATUS_PIE[PCC]=0.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV4. Reset: Cold,0. MCA_STATUS Register Reserved bit. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Syndv. Reset: Cold,0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE. If MCA::PIE::MCA_SYND_PIE[ErrorPriority] is the same as the priority of the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV3. Reset: Cold,00. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  UECC. Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Deferred. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Poison. Reset: Cold,0. 1=The error was created. A deferred error is the result of an uncorrectable data error	5.0					
TCC. Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when MCA::PIE::MCA_STATUS_PIE[PCC]=0.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV4. Reset: Cold,0. MCA_STATUS Register Reserved bit.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  SyndV. Reset: Cold,0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE. If MCA::PIE::MCA_SYND_PIE. If MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE.  Reserved.  RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  45 UECC. Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  45 UECC. Reset: Cold,0. 1=The error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  46 Deferred. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.  Acces	56					
corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when MCA::PIE::MCA_STATUS_PIE[PCC]=0.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV4. Reset: Cold,0. MCA_STATUS Register Reserved bit. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  SyndV. Reset: Cold,0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE. If MCA::PIE::MCA_SYND_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  UECC. Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Deferred. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Poison. Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Rea						
meaningful when MCA::PIE::MCA_STATUS_PIE[PCC]=0. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  4 RESERV4. Reset: Cold,0. MCA_STATUS Register Reserved bit. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  53 SyndV. Reset: Cold,0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE. If MCA::PIE::MCA_SYND_PIE[ErrorPriority] is the same as the priority of the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  52 Reserved.  51:47 RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  62 CCC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  45 UECC. Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  44 Deferred. Reset: Cold,0. 1=The deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  43 Poison. Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data. AccessType: Core::X86::Msr::HWCR[McStatusWrEn	55					
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV4. Reset: Cold,0. MCA_STATUS Register Reserved bit. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  SyndV. Reset: Cold,0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE. If MCA::PIE::MCA_SYND_PIE[ErrorPriority] is the same as the priority of the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV3. Reset: Cold,00. MCA_STATUS Register Reserved bits. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  UECC. Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Deferred. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Poison. Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV2. Reset: Cold,0. MCA_STATU						
RESERV4. Reset: Cold,0. MCA_STATUS Register Reserved bit.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Syndv. Reset: Cold,0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE. If MCA::PIE::MCA_SYND_PIE. If MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  UECC. Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Deferred. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Poison. Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV2. Reset: Cold,0. McA_STATUS Register Reserved bits.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  53 SyndV. Reset: Cold,0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE. If MCA::PIE::MCA_SYND_PIE[ErrorPriority] is the same as the priority of the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  52 Reserved.  51:47 RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  46 CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  45 UECC. Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  44 Deferred. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  42 Poison. Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  42:41 RESERV2. Reset: Cold,0h. MCA_STATUS Register Reserved bits.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Er	54	· · · ·				
<ul> <li>SyndV. Reset: Cold,0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE. If MCA::PIE::MCA_SYND_PIE[ErrorPriority] is the same as the priority of the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE.</li></ul>	J <del>-1</del>	9				
MCA::PIE::MCA_SYND_PIE[ErrorPriority] is the same as the priority of the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  22 Reserved.  51:47 RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  46 CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  45 UECC. Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  44 Deferred. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  43 Poison. Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  42:41 RESERV2. Reset: Cold,0h. MCA_STATUS Register Reserved bits.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.	53	· · ·				
MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  UECC. Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Deferred. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Poison. Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV2. Reset: Cold,0h. MCA_STATUS Register Reserved bits.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
error in MCA::PIE::MCA_STATUS_PIE.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  52 Reserved.  51:47 RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  46 CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  45 UECC. Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  44 Deferred. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  43 Poison. Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  42:41 RESERV2. Reset: Cold,0h. MCA_STATUS Register Reserved bits.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
<ul> <li>Reserved.</li> <li>RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits.         <ul> <li>AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.</li> </ul> </li> <li>CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.</li></ul>		error in MCA::PIE::MCA_STATUS_PIE.				
51:47 RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  46 CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  45 UECC. Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  44 Deferred. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  42 Poison. Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  42:41 RESERV2. Reset: Cold,0h. MCA_STATUS Register Reserved bits.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  46	52	Reserved.				
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  46	51:47	RESERV3. Reset: Cold,00h. MCA_STATUS Register Reserved bits.				
algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  45		AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  45	46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC				
<ul> <li>45 UECC. Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.         AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.     </li> <li>44 Deferred. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.         AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.     </li> <li>43 Poison. Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.         AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.     </li> <li>42:41 RESERV2. Reset: Cold,0h. MCA_STATUS Register Reserved bits.         AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.     </li> </ul>		algorithm. UC indicates whether the error was actually corrected by the processor.				
algorithm. UC indicates whether the error was actually corrected by the processor.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  44 Deferred. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  43 Poison. Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  42:41 RESERV2. Reset: Cold,0h. MCA_STATUS Register Reserved bits.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Deferred. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Poison. Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  RESERV2. Reset: Cold,0h. MCA_STATUS Register Reserved bits.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.	45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC				
<ul> <li>Deferred. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.         <ul> <li>AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.</li> </ul> </li> <li>Poison. Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.         <ul> <li>AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.</li> </ul> </li> <li>RESERV2. Reset: Cold,0h. MCA_STATUS Register Reserved bits.         <ul> <li>AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.</li> </ul> </li> </ul>		algorithm. UC indicates whether the error was actually corrected by the processor.				
error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  43		AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
consumed.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  43	44					
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  43						
<ul> <li>Poison. Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.         AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.     </li> <li>42:41 RESERV2. Reset: Cold,0h. MCA_STATUS Register Reserved bits.         AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.     </li> </ul>						
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  42:41 RESERV2. Reset: Cold,0h. MCA_STATUS Register Reserved bits.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
42:41 <b>RESERV2</b> . Reset: Cold,0h. MCA_STATUS Register Reserved bits. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.	43					
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
•	42:41	·				
40   <b>Scrub</b> . Reset: Cold,0. 1=The error was the result of a scrub operation.		•				
	40	<b>Scrub</b> . Reset: Cold,0. 1=The error was the result of a scrub operation.				

	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.							
39:38	RESERV1. Reset: Cold,0h. MCA_STATUS Register Reserved bits.							
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.							
37:32	<b>ErrCoreId</b> . Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is							
	associated with the error; Otherwise this field is reserved.							
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.							
31:22	RESERVO. Reset: Cold,000h. MCA_STATUS Register Reserved bits.							
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.							
21:16	<b>ErrorCodeExt</b> . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause							
	analysis. This field indicates which bit position in MCA::PIE::MCA_CTL_PIE enables error reporting for the							
	logged error.							
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.							
15:0	<b>ErrorCode</b> . Reset: Cold,0000h. Error code for this error. See 3.1.3.3 [Error Codes] for details on decoding this							
	field.							
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.							

#### *Table 59: MCA\_STATUS\_PIE*

Error Type	ErrorCode Ext	UC	PCC	TCC	Deferred	Poison	AddrV
HW_ASSER T	0x0	1	1	1	0	0	0
CSW	0x1	0	0	0	1	0	0
GMI	0x2	0/1	0/1	0/1	0	0	0
FTI_DAT_S TAT	0x3	1	1	1	0	0	0
DEF	0x4	0	0	0	1	0	0

#### MSR0000\_0442...MSRC000\_2102 [PIE Machine Check Address] (MCA::PIE::MCA\_ADDR\_PIE)

MSR0000_0442MSRC000_2102 [PIE Machine Check Address] (MCA::PIE::MCA_ADDR_PIE)	
Read-only. Reset: Cold,0000_0000_0000_0000h.	
MCA::PIE::MCA_ADDR_PIE stores an address and other information associated with the error in	
MCA::PIE::MCA_STATUS_PIE. The register is only meaningful if MCA::PIE::MCA_STATUS_PIE[Val]=1 and	
MCA::PIE::MCA_STATUS_PIE[AddrV]=1.	
_instPIE0_n0_aliasMSRLEGACY; MSR0000_0442	
_instPIE0_n0_aliasMSR; MSRC000_2102	
Bits Description	
63:62 Reserved.	
61:56 <b>LSB</b> . Read-only. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in	
MCA::PIE::MCA_ADDR_PIE[ErrorAddr]. For example, a value of 0 indicates that	
MCA::PIE::MCA_ADDR_PIE[55:0] contains a valid byte address. A value of 6 indicates that	
MCA::PIE::MCA_ADDR_PIE[55:6] contains a valid cache line address and that	
MCA::PIE::MCA_ADDR_PIE[5:0] are not part of the address and should be ignored by error handling softw	vare.
A value of 12 indicates that MCA::PIE::MCA_ADDR_PIE[55:12] contain a valid 4KB memory page and that	at
MCA::PIE::MCA_ADDR_PIE[11:0] should be ignored by error handling software.	
55:0 <b>ErrorAddr</b> . Read-only. Reset: Cold,00_0000_0000h. Contains the address, if any, associated with the	error
logged in MCA::PIE::MCA_STATUS_PIE.	

#### *Table 60: MCA\_ADDR\_PIE*

Error Type	Bits	Description
HW_ASSERT	[55:0]	Reserved
CSW	[55:0]	Reserved

GMI	[55:0]	Reserved
FTI_DAT_STAT	[55:0]	Reserved
DEF	[55:0]	Reserved

DEF	F [55:0] Reserved			
MSR0	R0000_0443MSRC000_2103 [PIE Machine Check Misc	ellaneous 0] (MCA::PIE::MCA MISCO PIE)		
	miscellaneous information associated with errors.	,		
_instPIE	PIE0_n0_aliasMSRLEGACY; MSR0000_0443			
	PIEO_nO_aliasMSR; MSRC000_2103			
	s Description			
63	<b>Valid</b> . Reset: 1. 1=A valid CntP field is present in this register.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]?	Read-write : Read-only.		
62	1			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]?	ž .		
61				
	available for OS use. BIOS should set this bit if Threshold			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]?	Ţ		
60		te interrupts. 0=ThresholdIntType and interrupt		
	generation are not supported.			
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]	!MCA::PIE::MCA_MISC0_PIE[Locked]) ? Read-		
50.50	write: Read-only.			
_	Reserved.			
55:52	LvtOffset. Reset: 0h. One per die. For error thresholding			
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).			
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]	IMCA::DIE::MCA MISCO DIE[Locked]) 2 Pood		
	write: Read-only.	:WG/1 IEWG/1_WIIOG0_I IE[E0cked]) : Redu-		
51				
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::PIE::MCA_MISC0_PIE[Locked]) ? Read-			
	write : Read-only.	,		
50:49	19 <b>ThresholdIntType</b> . Reset: Cold,0h. Specifies the type of			
	= No interrupt. 01b = APIC based interrupt (see Core::X8	6::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI		
	trigger event. 11b = Reserved.			
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]	!MCA::PIE::MCA_MISC0_PIE[Locked]) ? Read-		
10	write: Read-only.			
48	7			
	ErrCnt no longer increments. When this bit is set, the integenerated.	Trupt selected by the ThresholdintType field is		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]	IMCA::DIE::MCA MISCO DIEII ockod) 2 Pood		
	write: Read-only.	:WG/11 IEWG/1_WIIOGO_1 IE[EOCKEU]) : Keau-		
47:44	14 Reserved.			
43:32	32 <b>ErrCnt</b> . Reset: Cold,000h. This is written by software to	set the starting value of the error counter. This is		
	incremented by hardware when errors are logged. When t			
	threshold value, written by software, is (FFFh - the desire	d error count (the number of errors necessary in order		
	for an interrupt to be taken)); the desired error count of 0	a write value of FFFh) is not supported.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]	!MCA::PIE::MCA_MISC0_PIE[Locked]) ? Read-		
	write : Read-only.			
	24 <b>BlkPtr</b> . Read-write. Reset: 00h. 00h=Extended MISC MS	R block is not valid. 01h=Extended MSR block is valid.		
23:0	0 Reserved.			

### MSRC000\_2104 [PIE Machine Check Configuration] (MCA::PIE::MCA\_CONFIG\_PIE)

Reset: 0000\_0002\_0000\_0025h.

	ols configuration of the associated machine check bank.
	0_n0_aliasMSR; MSRC000_2104
	Description
	Reserved.
	<b>DeferredIntType</b> . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = SMI trigger event. 11b = Reserved.
	Reserved.
34	LogDeferredInMcaStat. Read-write. Reset: 0. Init: BIOS,1. 1=Log deferred errors in MCA::PIE::MCA_STATUS_PIE and MCA::PIE::MCA_ADDR_PIE in addition to MCA::PIE::MCA_DESTAT_PIE and MCA::PIE::MCA_DEADDR_PIE. 0=Only log deferred errors in MCA::PIE::MCA_DESTAT_PIE and MCA::PIE::MCA_DEADDR_PIE. This bit does not affect logging of deferred errors in MCA::PIE::MCA_SYND_PIE, MCA::PIE::MCA_MISCO_PIE.
33	Reserved.
32	<b>McaXEnable</b> . Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::PIE::MCA_CONFIG_PIE[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::PIE::MCA_CONFIG_PIE[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and MCA::PIE::MCA_CONFIG_PIE[LogDeferredInMcaStat] controls the logging behavior of these errors. MCA::PIE::MCA_DESTAT_PIE and MCA::PIE::MCA_DEADDR_PIE are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA::PIE::MCA_MISC0_PIE[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::PIE::MCA_STATUS_PIE[TCC] is present.

#### MSRC000\_2105 [PIE IP Identification] (MCA::PIE::MCA\_IPID\_PIE)

Reset: 0001_002E_0000_0000h.	
The MCA::PIE::MCA_IPID_PIE register is used by software to determine what IP type and revision is associated	with
the MCA bank.	
_instPIEO_n0_aliasMSR; MSRC000_2105	
Bits Description	
63:48 <b>McaType</b> . Read-only. Reset: 0001h. The McaType of the MCA bank within this IP.	
47:44 Reserved.	
43:32 <b>HardwareID</b> . Read-only. Reset: 02Eh. The Hardware ID of the IP associated with this MCA bank.	
31:0 <b>InstanceId</b> . Read-write. Reset: 0000_0000h. Init: 0000_0000h. The instance ID of this IP. This is initialized	to a
unique ID per instance of this register.	

#### MSRC000\_2106 [PIE Machine Check Syndrome] (MCA::PIE::MCA\_SYND\_PIE)

Read-write, Volatile. Reset: Cold, 0000_0000_0000h.	
Logs physical location information associated with error in MCA::PIE::MCA_STATUS_PIE Thread 0	
_instPIE0_n0_aliasMSR; MSRC000_2106	
Bits Description	
63:33 Reserved.	

32	<b>Syndrome</b> . Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in
	MCA::PIE::MCA_STATUS_PIE. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a
	length specified by MCA::PIE::MCA_SYND_PIE[Length]. The Syndrome field is only valid when
	MCA::PIE::MCA_SYND_PIE[Length] is not 0.
31:27	Reserved.
26:24	ErrorPriority. Read-write, Volatile. Reset: Cold, 0h. Encodes the priority of the error logged in
	MCA::PIE::MCA_SYND_PIE. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 =
	Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	<b>Length</b> . Read-write, Volatile. Reset: Cold, 00h. Specifies the length in bits of the syndrome contained in
	MCA::PIE::MCA_SYND_PIE[Syndrome]. A value of 0 indicates that there is no valid syndrome in
	MCA::PIE::MCA_SYND_PIE. For example, a syndrome length of 9 means that
	MCA::PIE::MCA_SYND_PIE[Syndrome] bits [8:0] contains a valid syndrome.
17:0	<b>ErrorInformation</b> . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the
	location of the error. Decoding is available in Table 61 [MCA_SYND_PIE].

#### *Table 61: MCA\_SYND\_PIE*

Error Type	Bits	Description
HW_ASSERT	[17:0]	Reserved
CSW	[17:0]	
GMI	[17:0]	
FTI_DAT_STAT	[3:0]	
DEF	[17:0]	Reserved

MSRC	C000_2108 [PIE Machine Check Deferred Error Status] (MCA::PIE::MCA_DESTAT_PIE)
Read-v	write, Volatile. Reset: Cold, 0000_0000_0000_0000h.
Holds	status information for the first deferred error seen in this bank.
_instPIE	0_n0_aliasMSR; MSRC000_2108
Bits	Description
63	<b>Val</b> . Read-write, Volatile. Reset: Cold, 0. 1=A valid error has been detected (whether it is enabled or not).
62	<b>Overflow</b> . Read-write, Volatile. Reset: Cold, 0. 1=An error was detected while the valid bit (Val) was set; at least
	one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the
	section on overwrite priorities.)
61:59	Reserved.
58	<b>AddrV</b> . Read-write, Volatile. Reset: Cold, 0. 1=MCA::PIE::MCA_DEADDR_PIE contains address information
	associated with the error.
57:54	Reserved.
53	<b>SyndV</b> . Read-write, Volatile. Reset: Cold, 0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE. If
	MCA::PIE::MCA_SYND_PIE[ErrorPriority] is the same as the priority of the error in
	MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the
	error in MCA::PIE::MCA_DESTAT_PIE.
52:45	Reserved.
44	<b>Deferred</b> . Read-write, Volatile. Reset: Cold, 0. 1=A deferred error was created. A deferred error is the result of an
	uncorrectable data error which did not immediately cause a processor exception; poison is created and an
	exception is deferred until the poison data is consumed.
43:0	Reserved.

#### MSRC000\_2109 [PIE Deferred Error Address] (MCA::PIE::MCA\_DEADDR\_PIE)

	Reset:	Cold,0000_	0000	0000	0000h.
--	--------	------------	------	------	--------

The MCA::PIE::MCA\_DEADDR\_PIE register stores the address associated with the error in

MCA::PIE::MCA\_DESTAT\_PIE. The register is only meaningful if MCA::PIE::MCA\_DESTAT\_PIE[Val]=1 and

MCA::PIE::MCA\_DESTAT\_PIE[AddrV]=1. The lowest valid bit of the address is defined by

MCA:	:PIE::MCA_DEADDR_PIE[LSB].
_instPIE	0_n0_aliasMSR; MSRC000_2109
Bits	Description
63:62	Reserved.
61:56	<b>LSB</b> . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in
	MCA::PIE::MCA_DEADDR_PIE[ErrorAddr]. For example, a value of 0 indicates that
	MCA::PIE::MCA_DEADDR_PIE[55:0] contains a valid byte address. A value of 6 indicates that
	MCA::PIE::MCA_DEADDR_PIE[55:6] contains a valid cache line address and that
	MCA::PIE::MCA_DEADDR_PIE[5:0] are not part of the address and should be ignored by error handling
	software. A value of 12 indicates that MCA::PIE::MCA_DEADDR_PIE[55:12] contain a valid 4KB memory
	page and that MCA::PIE::MCA_DEADDR_PIE[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr</b> . Read-write, Volatile. Reset: Cold,00_0000_0000_0000h. Contains the address, if any, associated with
	the error logged in MCA::PIE::MCA_DESTAT_PIE. The lowest-order valid bit of the address is specified in
	MCA::PIE::MCA_DEADDR_PIE[LSB].

#### MSRC001\_0410 [PIE Machine Check Control Mask] (MCA::PIE::MCA\_CTL\_MASK\_PIE)

Read-v	Read-write. Reset: 0000_0000_0000_0000h.				
Inhibit	Inhibit detection of an error source.				
_instPIE	0_n0_aliasMSR; MSRC001_0410				
Bits	Description				
63:5	Reserved.				
4	<b>DEF</b> . Read-write. Reset: 0. A deferred error was detected in the DF.				
3	<b>FTI_DAT_STAT</b> . Read-write. Reset: 0. Poison data consumption: Poison data was written to an internal PIE				
	register.				
2	<b>GMI</b> . Read-write. Reset: 0. Link Error: An error occurred on a GMI or xGMI link.				
1	<b>CSW</b> . Read-write. Reset: 0. Register security violation: A security violation was detected on an access to an				
	internal PIE register.				
0	<b>HW_ASSERT</b> . Read-write. Reset: 0. Hardware Assert: A hardware assert was detected.				

#### 3.2.5.10 UMC

MSR0000	042C	MSRC000	20C0	(MCA::UMC::MCA	CTL	UMC)
MIDIKUUU_			_2000	(1110/1101110/110/11		_01110)

Read-	Read-write. Reset: 0000_0000_0000_0000h.					
_ch0_ins	stUMC_n0_umc0_aliasMSRLEGACY; MSR0000_042C					
_ch0_ins	stUMC_n1_umc1_aliasMSRLEGACY; MSR0000_0430					
_ch0_ins	stUMC_n0_umc0_aliasMSR; MSRC000_20B0					
_ch0_ins	stUMC_n1_umc1_aliasMSR; MSRC000_20C0					
Bits	Description					
63:3	Reserved.					
2	<b>SdpParityErr</b> . Read-write. Reset: 0. SDP parity error. A parity error was detected on write data from the data					
	fabric in the processor.					
1	<b>WriteDataPoisonErr</b> . Read-write. Reset: 0. Data poison error. The system tried to write poison data to DRAM					
	and either DRAM does not support ECC or UMC_CH.EccCtrl.WrEccEn is cleared.					
0	<b>DramEccErr</b> . Read-write. Reset: 0. DRAM ECC error. An ECC error occurred on a DRAM read.					

#### MSR0000\_042D...MSRC000\_20C1 (MCA::UMC::MCA\_STATUS\_UMC)

Reset: Cold,0000_0000_0000h.			
_ch0_instUMC_n0_umc0_aliasMSRLEGACY; MSR0000_042D			
_ch0_instUMC_n1_umc1_aliasMSRLEGACY; MSR0000_0431			
_ch0_instUMC_n0_umc0_aliasMSR; MSRC000_20B1			
_ch0_instUMC_n1_umc1_aliasMSR; MSRC000_20C1			
Bits Description			

<ul> <li>Val. Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the regist been read.         AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1     </li> <li>Overflow. Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was relogged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Che Errors].     </li> <li>AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1</li> <li>U.C. Reset: Cold 0. 1=The error was not corrected by hardware.</li> </ul>	,
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1  Overflow. Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was relogged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Che Errors].  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1	
Overflow. Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was relogged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Che Errors].  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1	
logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Che Errors].  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1	ot
Errors].  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1	
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1	ck
61 IIC Depart Cold 0. 1—The appearance and corporated by hardware	
61 <b>UC</b> . Reset: Cold,0. 1=The error was not corrected by hardware.	
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1	
<b>En.</b> Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in	
MCA::UMC::MCA_CTL_UMC. This bit is a copy of bit in MCA::UMC::MCA_CTL_UMC for this error.	
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1	
59 <b>MiscV</b> . Reset: Cold,0. 1=Valid thresholding in MCA::UMC::MCA_MISCO_UMC. In certain modes, MISCO_UMC.	
registers are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible at the control of t	sible
for MiscV=1 and the MISC register to read as all zeros.	
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1	
58 <b>AddrV</b> . Reset: Cold,0. 1=MCA::UMC::MCA_ADDR_UMC contains address information associated with	the
error.	
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1	
57 <b>PCC.</b> Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the context held by the processor may have been corrupted.	
the system may have unpredictable results. The error is not recoverable or survivable, and the system should be a spiritial and	a be
reinitialized.	
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1	
56 ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.	
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1	
TCC. Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have be corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminate	
meaningful when MCA::UMC::MCA_STATUS_UMC[PCC]=0.	ı. Omy
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1	
54 <b>RESERV4</b> . Reset: Cold,0. MCA_STATUS Register Reserved bit.	
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1	
53 <b>SyndV</b> . Reset: Cold,0. 1=This error logged information in MCA::UMC::MCA_SYND_UMC. If	
MCA::UMC::MCA_SYND_UMC[ErrorPriority] is the same as the priority of the error in	
MCA::UMC::MCA_STATUS_UMC, then the information in MCA::UMC::MCA_SYND_UMC is associa	ted
with the error in MCA::UMC::MCA_STATUS_UMC.	
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1	
52 Reserved.	
51:47 <b>RESERV3</b> . Reset: Cold,00h. MCA_STATUS Register Reserved bits.	
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1	
46 <b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC	
algorithm. UC indicates whether the error was actually corrected by the processor.	
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1	
45 <b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the EC	
algorithm. UC indicates whether the error was actually corrected by the processor.	
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1	,
<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable	lata
error which did not immediately cause a processor exception; an exception is deferred until the erroneous of	ata is
consumed.	

	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:41	RESERV2. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
40	<b>Scrub</b> . Reset: Cold,0. 1=The error was the result of a scrub operation.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
39:38	<b>RESERV1</b> . Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
37:32	<b>ErrCoreId</b> . Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is
	associated with the error; Otherwise this field is reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
31:22	RESERVO. Reset: Cold,000h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
21:16	<b>ErrorCodeExt</b> . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::UMC::MCA_CTL_UMC enables error reporting for the
	logged error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode</b> . Reset: Cold,0000h. Error code for this error. See 3.1.3.3 [Error Codes] for details on decoding this
	field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.

#### Table 62: MCA\_STATUS\_UMC

Error Type	ErrorCode Ext	UC	PCC	TCC	Deferred	Poison	AddrV
DramEccErr	0x0	0/1	0/1	0/1	0/1	0	1
WriteDataPo	0x1	1	1	1	0	0	0
isonErr							
SdpParityErr	0x2	1	1	1	0	0	0

#### MSR0000 042E...MSRC000 20C2 (MCA::UMC::MCA ADDR UMC)

MISIKU	000_042EMSRC000_20C2 (MCA::OMC::MCA_ADDR_OMC)					
Reset:	Cold,0000_0000_0000_0000h.					
_ch0_ins	tUMC_n0_umc0_aliasMSRLEGACY; MSR0000_042E					
_ch0_ins	tUMC_n1_umc1_aliasMSRLEGACY; MSR0000_0432					
_ch0_ins	tUMC_n0_umc0_aliasMSR; MSRC000_20B2					
_ch0_ins	tUMC_n1_umc1_aliasMSR; MSRC000_20C2					
Bits	Description					
63:62	Reserved.					
61:56	<b>LSB</b> . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in					
	MCA::UMC::MCA_ADDR_UMC[ErrorAddr]. For example, a value of 0 indicates that					
	MCA::UMC::MCA_ADDR_UMC[55:0] contains a valid byte address. A value of 6 indicates that					
	MCA::UMC::MCA_ADDR_UMC[55:6] contains a valid cache line address and that					
	MCA::UMC::MCA_ADDR_UMC[5:0] are not part of the address and should be ignored by error handling					
	software. A value of 12 indicates that MCA::UMC::MCA_ADDR_UMC[55:12] contain a valid 4KB memory					
	page and that MCA::UMC::MCA_ADDR_UMC[11:0] should be ignored by error handling software.					
55:0	<b>ErrorAddr</b> . Read-write, Volatile. Reset: Cold,00_0000_0000h. Unless otherwise specified by an error,					
	contains the address associated with the error logged in MCA::UMC::MCA_STATUS_UMC. For physical					
	addresses, the most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].					

#### *Table 63: MCA\_ADDR\_UMC*

Error Type	Bits	Description
DramEccErr	[55:39]	Reserved

	[39:4]	Reserved
WriteDataPoisonErr	[55:0]	Reserved
SdpParityErr	[55:0]	Reserved

SdpPa	rityErr	[55:0]	Reserved					
MSRO	MSR0000_042FMSRC000_20C3 (MCA::UMC::MCA_MISC0_UMC)							
	stUMC_n0_umc0_aliasMSRLEGACY; N							
	stUMC_n1_umc1_aliasMSRLEGACY;							
	stUMC_n0_umc0_aliasMSR; MSRC000 stUMC_n1_umc1_aliasMSR; MSRC000							
	Description	_20C3						
63	Valid. Reset: 1. 1=A valid CntP field is present in this register.							
			isWrEn] ? Read-write : Read-only.					
62	<b>CntP</b> . Reset: 1. 1=A valid th							
02			isWrEn] ? Read-write : Read-only.					
61	**		ignored. This bit is set by BIOS to indicate that this register is not					
01		•	f ThresholdIntType is set to SMI.					
			usWrEn] ? Read-write : Read-only.					
60			d to generate interrupts. 0=ThresholdIntType and interrupt					
	generation are not supported.							
	AccessType: (Core::X86::Ms	sr::HWCR[McStat	rusWrEn]   !MCA::UMC::MCA_MISC0_UMC[Locked]) ? Read-					
	write: Read-only.							
	Reserved.							
55:52			resholding interrupts, specifies the address of the LVT entry in the					
			Offset shifted left 4 bits) + 500h (see					
	Core::X86::Apic::ExtendedIn		,					
		sr::HWCR[McStat	rusWrEn]   !MCA::UMC::MCA_MISC0_UMC[Locked]) ? Read-					
Г1	write: Read-only.	uaahalding amara						
51	CntEn. Reset: 0. 1=Count thresholding errors.							
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::UMC::MCA_MISC0_UMC[Locked]) ? Readwrite : Read-only.							
50.49	,	old Oh. Specifies (	the type of interrupt signaled when Ovrflw is set and IntP==1 00h					
50.45	ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI							
	trigger event. 11b = Reserved.							
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::UMC::MCA_MISC0_UMC[Locked]) ?							
	write: Read-only.							
48			ErrCnt transitions from FFEh to FFFh. When this field is set,					
		When this bit is s	et, the interrupt selected by the ThresholdIntType field is					
	generated.							
	<b>51</b> \	sr::HWCR[McStat	rusWrEn]   !MCA::UMC::MCA_MISC0_UMC[Locked]) ? Read-					
45.44	write : Read-only.							
	Reserved.	71						
43:32			oftware to set the starting value of the error counter. This is					
			ed. When this counter overflows, it stays at FFFh (no rollover). The the desired error count (the number of errors necessary in order					
		,	` ·					
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::UMC::MCA_MISC0_UMC[Locked]) ? Re							
	write: Read-only.	Ordineotal						
31:24	,	1h. 00h=Extended	MISC MSR block is not valid. 01h=Extended MSR block is valid.					
23:0	Reserved.		12 12 12 12 12 12 12 12 12 12 12 12 12 1					

#### MSRC000\_20[B...C]4 (MCA::UMC::MCA\_CONFIG\_UMC)

Reset: 0000\_0002\_0000\_0025h.

	tUMC_n0_umc0_aliasMSR; MSRC000_20B4
	tUMC_n1_umc1_aliasMSR; MSRC000_20C4
	Description
63:39	Reserved.
	<b>DeferredIntType</b> . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = SMI trigger event. 11b = Reserved.
	Reserved.
34	LogDeferredInMcaStat. Read-write. Reset: 0. Init: BIOS,1. 1=Log deferred errors in MCA::UMC::MCA_STATUS_UMC and MCA::UMC::MCA_ADDR_UMC in addition to MCA::UMC::MCA_DESTAT_UMC and MCA::UMC::MCA_DEADDR_UMC. 0=Only log deferred errors in MCA::UMC::MCA_DESTAT_UMC and MCA::UMC::MCA_DEADDR_UMC. This bit does not affect logging of deferred errors in MCA::UMC::MCA_SYND_UMC, MCA::UMC::MCA_MISCO_UMC.
33	Reserved.
32	<b>McaXEnable</b> . Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::UMC::MCA_CONFIG_UMC[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::UMC::MCA_CONFIG_UMC[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and MCA::UMC::MCA_CONFIG_UMC[LogDeferredInMcaStat] controls the logging behavior of these errors. MCA::UMC::MCA_DESTAT_UMC and MCA::UMC::MCA_DEADDR_UMC are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA::UMC::MCA_MISC0_UMC[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::UMC::MCA_STATUS_UMC[TCC] is present.

#### MSRC000\_20[B...C]5 (MCA::UMC::MCA\_IPID\_UMC)

Reset: 0000_0096_0000_0000h.		
_ch0_ins	_ch0_instUMC_n0_umc0_aliasMSR; MSRC000_20B5	
_ch0_ins	_ch0_instUMC_n1_umc1_aliasMSR; MSRC000_20C5	
Bits	Description	
63:48	<b>McaType</b> . Read-only. Reset: 0000h. The McaType of the MCA bank within this IP.	
47:44	Reserved.	
43:32	<b>HardwareID</b> . Read-only. Reset: 096h. The Hardware ID of the IP associated with this MCA bank.	
31:0	<b>InstanceId</b> . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per	
	instance of this register.	
	Init: _ch0_instUMC_n0_umc0_aliasMSR: 0005_0F00h	
	Init: _ch0_instUMC_n1_umc1_aliasMSR: 0015_0F00h	

#### MSRC000\_20[B...C]6 (MCA::UMC::MCA\_SYND\_UMC)

Read-write, Volatile. Reset: Cold, 0000_0000_0000h.		
_ch0_instUMC_n0_umc0_aliasMSR; MSRC000_20B6		
_ch0_ins	_ch0_instUMC_n1_umc1_aliasMSR; MSRC000_20C6	
Bits	Description	
63:48	Reserved.	
47:32	<b>Syndrome</b> . Read-write, Volatile. Reset: Cold,0000h. Contains the syndrome, if any, associated with the error	

	logged in MCA::UMC::MCA_STATUS_UMC. The low-order bit of the syndrome is stored in bit 0, and the
	syndrome has a length specified by MCA::UMC::MCA_SYND_UMC[Length]. The Syndrome field is only valid
	when MCA::UMC::MCA_SYND_UMC[Length] is not 0.
31:27	Reserved.
26:24	<b>ErrorPriority</b> . Read-write, Volatile. Reset: Cold, 0h. Encodes the priority of the error logged in
	MCA::UMC::MCA_SYND_UMC. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 =
	Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	<b>Length</b> . Read-write, Volatile. Reset: Cold, 00h. Specifies the length in bits of the syndrome contained in
	MCA::UMC::MCA_SYND_UMC[Syndrome]. A value of 0 indicates that there is no valid syndrome in
	MCA::UMC::MCA_SYND_UMC. For example, a syndrome length of 9 means that
	MCA::UMC::MCA_SYND_UMC[Syndrome] bits [8:0] contains a valid syndrome.
17:0	<b>ErrorInformation</b> . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the
	location of the error. Decoding is available in Table 64 [MCA_SYND_UMC].

#### Table 64: MCA\_SYND\_UMC

Error Type	Bits	Description
DramEccErr	[17:16]	Reserved
	[15]	Software-Managed Bad Symbol ID Error
	[14]	Reserved
	[13:8]	Symbol. Only contains valid information for corrected errors.
	[7]	Reserved
	[6:4]	Cid. Specifies the rank multiply ID for supported DIMMs.
	[3]	Reserved
	[2:0]	Chip Select
WriteDataPoisonErr	[17:0]	Reserved
SdpParityErr	[17:0]	Reserved

MSR	MSRC000_20[BC]8 (MCA::UMC::MCA_DESTAT_UMC)		
Read-	Read-write, Volatile. Reset: Cold, 0000_0000_0000_0000h.		
	_ch0_instUMC_n0_umc0_aliasMSR; MSRC000_20B8		
_ch0_ins	tUMC_n1_umc1_aliasMSR; MSRC000_20C8		
Bits	Description		
63	<b>Val</b> . Read-write, Volatile. Reset: Cold, 0. 1=A valid error has been detected (whether it is enabled or not).		
62	<b>Overflow</b> . Read-write, Volatile. Reset: Cold, 0. 1=An error was detected while the valid bit (Val) was set; at least		
	one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the		
	section on overwrite priorities.)		
61:59	Reserved.		
58	<b>AddrV</b> . Read-write, Volatile. Reset: Cold, 0. 1=MCA::UMC::MCA_DEADDR_UMC contains address		
	information associated with the error.		
57:54	Reserved.		
53	<b>SyndV</b> . Read-write, Volatile. Reset: Cold, 0. 1=This error logged information in		
	MCA::UMC::MCA_SYND_UMC. If MCA::UMC::MCA_SYND_UMC[ErrorPriority] is the same as the priority		
	of the error in MCA::UMC::MCA_STATUS_UMC, then the information in MCA::UMC::MCA_SYND_UMC is		
	associated with the error in MCA::UMC::MCA_DESTAT_UMC.		
52:45	Reserved.		
44	<b>Deferred</b> . Read-write, Volatile. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an		
	uncorrectable data error which did not immediately cause a processor exception; poison is created and an		
	exception is deferred until the poison data is consumed.		
43:0	Reserved.		

MSRC0	00_20[BC]9 (MCA::UMC::MCA_DEADDR_UMC)		
Reset: C	Reset: Cold,0000 0000 0000 0000h.		
_ch0_instU	MC_n0_umc0_aliasMSR; MSRC000_20B9		
	MC_n1_umc1_aliasMSR; MSRC000_20C9		
Bits D	Description		
63:62 R	teserved.		
61:56 L	SB. Read-write, Volatile. Reset: Cold, 00h. Specifies the least significant valid bit of the address contained in		
l M	ACA::UMC::MCA_DEADDR_UMC[ErrorAddr]. For example, a value of 0 indicates that		
l M	ACA::UMC::MCA_DEADDR_UMC[55:0] contains a valid byte address. A value of 6 indicates that		
l M	MCA::UMC::MCA_DEADDR_UMC[55:6] contains a valid cache line address and that		
l M	MCA::UMC::MCA_DEADDR_UMC[5:0] are not part of the address and should be ignored by error handling		
so	oftware. A value of 12 indicates that MCA::UMC::MCA_DEADDR_UMC[55:12] contain a valid 4KB memory		
pa	age and that MCA::UMC::MCA_DEADDR_UMC[11:0] should be ignored by error handling software.		
55:0 <b>E</b>	<b>ErrorAddr</b> . Read-write, Volatile. Reset: Cold,00_0000_0000_0000h. Contains the address, if any, associated with		
th	ne error logged in MCA::UMC::MCA_DESTAT_UMC. The lowest-order valid bit of the address is specified in		
l M	MCA::UMC::MCA_DEADDR_UMC[LSB].		

	MSRC000_20[BC]A (MCA::UMC::MCA_MISC1_UMC)		
	_ch0_instUMC_n0_umc0_aliasMSR; MSRC000_20BA		
	tUMC_n1_umc1_aliasMSR; MSRC000_20CA		
	Description  N. I. I. D. T. A. A. I. I. C. D. C. I. I. T.		
63	<b>Valid.</b> Reset: 1. 1=A valid CntP field is present in this register.		
60	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
62	CntP. Reset: 1. 1=A valid threshold counter is present.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
61	<b>Locked</b> . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not		
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
60	<b>IntP</b> . Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt		
	generation are not supported.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::UMC::MCA_MISC1_UMC[Locked]) ? Read-		
	write: Read-only.		
59:52	Reserved.		
51	<b>CntEn</b> . Reset: 0. 1=Count thresholding errors.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::UMC::MCA_MISC1_UMC[Locked]) ? Read-		
	write: Read-only.		
50:49	<b>ThresholdIntType</b> . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set. 00b = No		
	interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]) to all cores. 10b =		
	SMI trigger event. 11b = Reserved.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::UMC::MCA_MISC1_UMC[Locked]) ? Read-		
	write: Read-only.		
48	<b>Ovrflw</b> . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh; also set by hardware if		
	ErrCnt is initialized to FFFh and transitions from FFFh to 000h. When this field is set, ErrCnt no longer		
	increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::UMC::MCA_MISC1_UMC[Locked]) ? Read-		
	write: Read-only.		
_	Reserved.		
43:32	<b>ErrCnt</b> . Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is		
	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The		
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order		
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.		

	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::UMC::MCA_MISC1_UMC[Locked]) ? Read-
	write : Read-only.
31:24	<b>BlkPtr</b> . Read-write. Reset: 01h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

WISIX	Moreout_04v[be] (Moreememert_cttt_innert_cirie)	
Read-	Read-write. Reset: 0000_0000_0000_0000h.	
_ch0_ins	_ch0_instUMC_n0_umc0_aliasMSR; MSRC001_040B	
_ch0_ins	stUMC_n1_umc1_aliasMSR; MSRC001_040C	
Bits	Description	
63:3	Reserved.	
2	<b>SdpParityErr</b> . Read-write. Reset: 0. SDP parity error. A parity error was detected on write data from the data	
	fabric in the processor.	
1	<b>WriteDataPoisonErr</b> . Read-write. Reset: 0. Data poison error. The system tried to write poison data to DRAM	
	and either DRAM does not support ECC or UMC_CH.EccCtrl.WrEccEn is cleared.	
0	<b>DramEccErr</b> . Read-write. Reset: 0. DRAM ECC error. An ECC error occurred on a DRAM read.	

#### 4 System Management Unit (SMU)

#### 4.1 SMU Registers

The system management unit (SMU) is a subcomponent of the processor that is responsible for a variety of system and power management tasks during boot and runtime.

#### 4.2 Thermal (THM)

The thermal block contains all the features related to temperature sensing, control, and reporting. It includes:

- Temperature collection and calculation logic.
- Fan speed control for off-chip fans.
- Temperature reporting through the APML interface.

#### 4.2.1 Registers

SMUTHMx00000000 (SMU::THM::THM_TCON_CUR_TMP)		
Read-v	Read-write. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx00000000; SMUTHM=0005_9800h	
Bits	Description	
31:21	<b>CUR_TEMP</b> . Read-write. Reset: 000h. Provides current control temperature.	
20	Reserved.	
19	<b>CUR_TEMP_RANGE_SEL</b> . Read-write. Reset: 0. 0=Report on 0C to 225C scale range. 1=Report on -49C to	
	206C scale range.	
18:0	Reserved.	

SMUTHMx0000000C (SMU::THM::THM_CTF_DELAY)		
Read-write. Reset: 0000_0000h.		
Delay	Delay before ctf triggers	
_aliasSN	4N; SMUTHMx0000000C; SMUTHM=0005_9800h	
Bits	Description	
31:20	Reserved.	
19:0	CTF_DELAY_CNT. Read-write. Reset: 0_0000h. Number of ref_clk cycles to delay CTF assertion. Default	
	value is 12ms (4 measurements of all RDIs with 64 acquisitions, at 10Mhz tmon_clk). Slowing tmon_clk should	
	increase the delay	

#### SMUTHMx00000010 (SMU::THM::THM\_GPIO\_PROCHOT\_CTRL) Reset: 0000 00F9h. ProcHot GPIO PAD Control \_aliasSMN; SMUTHMx00000010; SMUTHM=0005\_9800h Bits Description 31 Y. Read-only. Reset: 0. Pad data. 30:20 Reserved. A. Read-write. Reset: 0. Output data. 19 **A\_OVERRIDE**. Read-write. Reset: 0. Output data override. 18 **OE**. Read-write. Reset: 0. Output enable. 17 **OE\_OVERRIDE**. Read-write. Reset: 0. Output Enable override. 1=OE will be controlled by register. 0=OE will 16 be controlled by function.

15:9	Reserved.
8	<b>RXSEL1</b> . Read-write. Reset: 0. Control to select specific receiver.
7	<b>RXSEL0</b> . Read-write. Reset: 1. Control to select specific receiver.
6	<b>RXEN</b> . Read-write. Reset: 1. Master control for receiver path.
5	<b>S1</b> . Read-write. Reset: 1. S1 for GPIO18, no use for GPIO33.
4	<b>S0</b> . Read-write. Reset: 1. S0 for GPIO18, no use for GPIO33.
3	<b>SCHMEN</b> . Read-write. Reset: 1. Schmit enable for GPIO18, no use for GPIO33.
2	<b>PU</b> . Read-write. Reset: 0. Pull up control.
1	<b>PD</b> . Read-write. Reset: 0. Pull down control.
0	<b>TXIMPSEL</b> . Read-write. Reset: 1. Select line to choose output impedance. 0=Gives 40 Ohms. 1=Gives 80
	Ohms.

#### SMUTHMx00000028 (SMU::THM::THM\_THERMAL\_INT\_ENA)

Write-only.		
_aliasSN	_aliasSMN; SMUTHMx00000028; SMUTHM=0005_9800h	
Bits	Description	
31:6	Reserved.	
5	<b>THERM_TRIGGER_CLR</b> . Write-only. 1=Clear thermal trigger(ThermTrigger) interrupt.	
4	THERM_INTL_CLR. Write-only. 1=Clear thermal H2L interrupt.	
3	THERM_INTH_CLR. Write-only. 1=Clear thermal L2H interrupt.	
2	<b>THERM_TRIGGER_SET</b> . Write-only. 1=Set thermal trigger(ThermTrigger) interrupt.	
1	THERM_INTL_SET. Write-only. 1=Set thermal H2L interrupt.	
0	THERM_INTH_SET. Write-only. 1=Set thermal L2H interrupt.	

#### SMUTHMx0000002C (SMU::THM::THM\_THERMAL\_INT\_CTRL)

Read-write. Reset: 0FFF_0078h.		
_aliasSN	_aliasSMN; SMUTHMx0000002C; SMUTHM=0005_9800h	
Bits	Description	
31:29	MAX_IH_CREDIT. Read-write. Reset: 0h. Max ih credit.	
28	<b>THERM_IH_HW_ENA</b> . Read-write. Reset: 0. 0=Firmware controls thermal trigger. 1=TCON_GN_tm_Gtemp	
	controls thermal trigger.	
27	THERM_PROCHOT_MASK. Read-write. Reset: 1. 0=Mask Disabled. 1=Mask Enabled.	
26	THERM_TRIGGER_MASK. Read-write. Reset: 1. 0=Mask Disabled. 1=Mask Enabled.	
25	THERM_INTL_MASK. Read-write. Reset: 1. 0=Mask Disabled. 1=Mask Enabled.	
24	THERM_INTH_MASK. Read-write. Reset: 1. 0=Mask Disabled. 1=Mask Enabled.	
23:16	<b>TEMP_THRESHOLD</b> . Read-write. Reset: FFh. Temperature threshold to trigger thermal trigger interrupt.	
15:8	<b>DIG_THERM_INTL</b> . Read-write. Reset: 00h. Temperature threshold to trigger H2L interrupt.	
7:0	<b>DIG_THERM_INTH</b> . Read-write. Reset: 78h. Temperature threshold to trigger L2H interrupt.	

#### SMUTHMx00000030 (SMU::THM::THM\_THERMAL\_INT\_STATUS)

Read-only.		
_aliasSM	_aliasSMN; SMUTHMx00000030; SMUTHM=0005_9800h	
Bits	Description	
31:4	Reserved.	
3	THERM_PROCHOT_DETECT. Read-only. 1=CNB thermal trigger interrupt detected.	
2	THERM_TRIGGER_DETECT. Read-only. 1=Thermal trigger interrupt detected.	
1	THERM_INTL_DETECT. Read-only. 1=Thermal H2L interrupt detected.	
0	THERM_INTH_DETECT. Read-only. 1=Thermal L2H interrupt detected.	

#### SMUTHMx00000034 (SMU::THM::THM\_TMON0\_RDIL0\_DATA)

Read-only. Reset: 0000\_0000h.

Measu	Measurement data for Tmon0, RDIL0	
_aliasSM	_aliasSMN; SMUTHMx00000034; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	<b>VALID</b> . Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000038 (SMU::THM::THM\_TMON0\_RDIL1\_DATA)

Read-o	Read-only. Reset: 0000_0000h.	
Measu	Measurement data for Tmon0, RDIL1	
_aliasSM	_aliasSMN; SMUTHMx00000038; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	<b>VALID</b> . Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx0000003C (SMU::THM::THM\_TMON0\_RDIL2\_DATA)

Read-	Read-only. Reset: 0000_0000h.	
Measu	Measurement data for Tmon0, RDIL2	
_aliasSN	_aliasSMN; SMUTHMx0000003C; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	VALID. Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>Z</b> . Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000040 (SMU::THM::THM\_TMON0\_RDIL3\_DATA)

Read-o	Read-only. Reset: 0000_0000h.	
Measu	Measurement data for Tmon0, RDIL3	
_aliasSM	_aliasSMN; SMUTHMx00000040; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	<b>VALID</b> . Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000044 (SMU::THM::THM\_TMON0\_RDIL4\_DATA)

Read-o	Read-only. Reset: 0000_0000h.	
Measu	Measurement data for Tmon0, RDIL4	
_aliasSM	_aliasSMN; SMUTHMx00000044; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	<b>VALID</b> . Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000048 (SMU::THM::THM\_TMON0\_RDIL5\_DATA)

Read-only. Reset: 0000_0000h.	
Measurement data for Tmon0, RDIL5	
_aliasSMN; SMUTHMx00000048; SMUTHM=0005_9800h	

Bits	Description
31:24	Reserved.
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.
11	<b>VALID</b> . Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.
10:0	Z. Read-only. Reset: 000h. Raw macro output.

#### SMUTHMx0000004C (SMU::THM::THM\_TMON0\_RDIL6\_DATA)

Read-	Read-only. Reset: 0000_0000h.	
	Measurement data for Tmon0, RDIL6	
_aliasSM	_aliasSMN; SMUTHMx0000004C; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	VALID. Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000050 (SMU::THM::THM\_TMON0\_RDIL7\_DATA)

Read-	Read-only. Reset: 0000_0000h.	
Measurement data for Tmon0, RDIL7		
_aliasSMN; SMUTHMx00000050; SMUTHM=0005_9800h		
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	VALID. Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000054 (SMU::THM::THM\_TMON0\_RDIL8\_DATA)

Read-only. Reset: 0000_0000h.		
Measurement data for Tmon0, RDIL8		
_aliasSMN; SMUTHMx00000054; SMUTHM=0005_9800h		
Bits	Description	
31:24	Reserved.	
23:12	TEMP. Read-only. Reset: 000h. Calculated temperature.	
11	VALID. Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000058 (SMU::THM::THM\_TMON0\_RDIL9\_DATA)

Read-	Read-only. Reset: 0000_0000h.	
Measurement data for Tmon0, RDIL9		
_aliasSM	_aliasSMN; SMUTHMx00000058; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	VALID. Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>Z</b> . Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx0000005C (SMU::THM::THM\_TMON0\_RDIL10\_DATA)

Read-only. Reset: 0000_0000h.		
Measurement data for Tmon0, RDIL10		
_aliasSMN; SMUTHMx0000005C; SMUTHM=0005_9800h		
Rits Description		

31:24	4 Reserved.	
23:12	2 <b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	11 <b>VALID</b> . Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	:0 Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000060 (SMU::THM::THM\_TMON0\_RDIL11\_DATA)

Read-	Read-only. Reset: 0000_0000h.	
Measurement data for Tmon0, RDIL11		
_aliasSN	_aliasSMN; SMUTHMx00000060; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	VALID. Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000064 (SMU::THM::THM\_TMON0\_RDIL12\_DATA)

	,	
Read-only. Reset: 0000_0000h.		
Measurement data for Tmon0, RDIL12		
_aliasSM	_aliasSMN; SMUTHMx00000064; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	VALID. Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000068 (SMU::THM::THM\_TMON0\_RDIL13\_DATA)

	· ,	
Read-	Read-only. Reset: 0000_0000h.	
Measurement data for Tmon0, RDIL13		
_aliasSM	_aliasSMN; SMUTHMx00000068; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	VALID. Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx0000006C (SMU::THM::THM\_TMON0\_RDIL14\_DATA)

Read-o	Read-only. Reset: 0000_0000h.	
Measurement data for Tmon0, RDIL14		
_aliasSM	_aliasSMN; SMUTHMx0000006C; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	VALID. Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000070 (SMU::THM::THM\_TMON0\_RDIL15\_DATA)

Read-only. Reset: 0000_0000h.		
Measurement data for Tmon0, RDIL15		
_aliasSMN; SMUTHMx00000070; SMUTHM=0005_9800h		
Bits Description		
31:24 Reserved.		

23:	TEMP. Read-only. Reset: 000h. Calculated temperature.	
1	VALID. Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10	0 Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000074 (SMU::THM::THM\_TMON0\_RDIR0\_DATA)

Read-	Read-only. Reset: 0000_0000h.	
Measurement data for Tmon0, RDIR0		
_aliasSN	_aliasSMN; SMUTHMx00000074; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	VALID. Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000078 (SMU::THM::THM\_TMON0\_RDIR1\_DATA)

Read-	Read-only. Reset: 0000_0000h.	
Measurement data for Tmon0, RDIR1		
_aliasSN	_aliasSMN; SMUTHMx00000078; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	<b>VALID</b> . Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx0000007C (SMU::THM::THM\_TMON0\_RDIR2\_DATA)

Read-	Read-only. Reset: 0000_0000h.	
Measu	Measurement data for Tmon0, RDIR2	
_aliasSN	_aliasSMN; SMUTHMx0000007C; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	<b>VALID</b> . Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>Z</b> . Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000080 (SMU::THM::THM\_TMON0\_RDIR3\_DATA)

Read-	Read-only. Reset: 0000_0000h.	
Measu	Measurement data for Tmon0, RDIR3	
_aliasSN	_aliasSMN; SMUTHMx00000080; SMUTHM=0005_9800h	
Bits	Bits Description	
31:24	Reserved.	
23:12	23:12 <b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	11 <b>VALID</b> . Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000084 (SMU::THM::THM\_TMON0\_RDIR4\_DATA)

Read-	Read-only. Reset: 0000_0000h.	
Measurement data for Tmon0, RDIR4		
_aliasSMN; SMUTHMx00000084; SMUTHM=0005_9800h		
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	

11	VALID. Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	10:0 <b>Z</b> . Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000088 (SMU::THM::THM TMON0 RDIR5 DATA)

01110	one illumous (one will illuminate in the interest of the inter	
Read-	Read-only. Reset: 0000_0000h.	
Measu	Measurement data for Tmon0, RDIR5	
_aliasSN	_aliasSMN; SMUTHMx00000088; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	<b>VALID</b> . Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx0000008C (SMU::THM::THM\_TMON0\_RDIR6\_DATA)

Read-o	Read-only. Reset: 0000_0000h.	
Measu	Measurement data for Tmon0, RDIR6	
_aliasSM	_aliasSMN; SMUTHMx0000008C; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	23:12 <b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	<b>VALID</b> . Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000090 (SMU::THM::THM\_TMON0\_RDIR7\_DATA)

Read-	Read-only. Reset: 0000_0000h.	
Measurement data for Tmon0, RDIR7		
_aliasSM	_aliasSMN; SMUTHMx00000090; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	VALID. Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000094 (SMU::THM::THM\_TMON0\_RDIR8\_DATA)

Read-	Read-only. Reset: 0000_0000h.	
Measu	Measurement data for Tmon0, RDIR8	
_aliasSM	_aliasSMN; SMUTHMx00000094; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	23:12 <b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	11 <b>VALID</b> . Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx00000098 (SMU::THM::THM\_TMON0\_RDIR9\_DATA)

Read-	Read-only. Reset: 0000_0000h.	
Measu	Measurement data for Tmon0, RDIR9	
_aliasSM	_aliasSMN; SMUTHMx00000098; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	<b>VALID</b> . Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	

10:0	<b>Z</b> . Read-only. Reset: 000h. Raw macro output.

#### SMUTHMx0000009C (SMU::THM::THM\_TMON0\_RDIR10\_DATA)

Read-	Read-only. Reset: 0000_0000h.	
Measu	Measurement data for Tmon0, RDIR10	
_aliasSN	_aliasSMN; SMUTHMx0000009C; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	23:12 <b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	<b>VALID</b> . Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx000000A0 (SMU::THM::THM\_TMON0\_RDIR11\_DATA)

Read-o	Read-only. Reset: 0000_0000h.	
Measurement data for Tmon0, RDIR11		
_aliasSM	IN; SMUTHMx000000A0; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	<b>VALID</b> . Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx000000A4 (SMU::THM::THM TMON0 RDIR12 DATA)

51110	20010 1111/1100000011 (ONIO 11111/1101101 111111	
Read-	only. Reset: 0000_0000h.	
Measu	rement data for Tmon0, RDIR12	
_aliasSMN; SMUTHMx000000A4; SMUTHM=0005_9800h		
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	VALID. Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>Z</b> . Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx000000A8 (SMU::THM::THM\_TMON0\_RDIR13\_DATA)

Read-	Read-only. Reset: 0000_0000h.	
Measu	rement data for Tmon0, RDIR13	
_aliasSN	IN; SMUTHMx000000A8; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	VALID. Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

#### SMUTHMx000000AC (SMU::THM::THM\_TMON0\_RDIR14\_DATA)

Read-	Read-only. Reset: 0000_0000h.	
Measurement data for Tmon0, RDIR14		
_aliasSM	IN; SMUTHMx000000AC; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:12	<b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11	<b>VALID</b> . Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	Z. Read-only. Reset: 000h. Raw macro output.	

SMUTHMx000000B0 (SMU::THM::THM_TMON0_RDIR15_DATA)	
Read-only. Reset: 0000_0000h.	
Measurement data for Tmon0, RDIR15	
_aliasSMN; SMUTHMx000000B0; SMUTHM=0005_9800h	
Bits Description	
Reserved.	
23:12 <b>TEMP</b> . Read-only. Reset: 000h. Calculated temperature.	
11 <b>VALID</b> . Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0 Z. Read-only, Reset: 000h, Raw macro output.	

# Read-only. Reset: 0000\_0000h. Measurement Data for Tmon0, internal. \_aliasSMN; SMUTHMx000000B4; SMUTHM=0005\_9800h Bits Description 31:24 Reserved. 23:12 TEMP. Read-only. Reset: 000h. Calculated temperature. 11 VALID. Read-only. Reset: 0. VALID bit from TMON on measurement read, for debugging. 10:0 Z. Read-only. Reset: 000h. Raw macro output.

## SMUTHMx000000B8 (SMU::THM::THM\_TMON0\_CTRL) Read-write. Reset: 0000\_0100h. Tmon0 Control.

o Control.
4N; SMUTHMx000000B8; SMUTHM=0005_9800h
Description
Reserved.
<b>EN_CFG_SERDES</b> . Read-write. Reset: 0. Enable the config SerDes between THM and TMONWs.
<b>DEBUG_MODE</b> . Read-write. Reset: 0. Loopback Z value in THM_TMON_DEBUG to specified RDI
INT_MEAS_EN. Read-write. Reset: 0. Enable measurement of TMON internal temperature.
TMON_PAUSE. Read-write. Reset: 0. Prevent the TMON from starting the next measurement.
<b>BGADJ_MODE</b> . Read-write. Reset: 0. 0=Depends on tmon_cmon_fuse_sel. 1=Use register value.
<b>BGADJ</b> . Read-write. Reset: 80h. Register setting to adjust BG output level and reference levels for ADC.
POWER_DOWN. Read-write. Reset: 0. TMON0 Powerdown signal, active high.

#### SMUTHMx000000BC (SMU::THM::THM\_TMON0\_CTRL2)

Read-	Read-write. Reset: 0FFF_FFFFh.	
Tmon	0 Control 2.	
_aliasSN	IN; SMUTHMx000000BC; SMUTHM=0005_9800h	
Bits	Description	
31:16	<b>RDIR_PRESENT</b> . Read-write. Reset: 0FFFh. Attached diodes on right side. 0011h=Diodes 4,0 present. Can be	
	used to mask measured diodes.	
15:0	<b>RDIL_PRESENT</b> . Read-write. Reset: FFFFh. Attached diodes on left side. 8007h=Diodes 15, 2,1,0 present. Can	
	be used to mask measured diodes.	

#### SMUTHMx000000C0 (SMU::THM::THM\_TMON0\_DEBUG)

Read-v	Read-write. Reset: 0000_0000h.	
Tmon	Tmon0 Loopback data for debugging.	
_aliasSM	_aliasSMN; SMUTHMx000000C0; SMUTHM=0005_9800h	
Bits	Description	
31:16	Reserved.	
15:5	<b>DEBUG_Z</b> . Read-write. Reset: 000h. Test value to be looped-back.	

4:0 **DEBUG\_RDI**. Read-write. Reset: 00h. This RDI will get the debug value.

#### SMUTHMx000001E4 (SMU::THM::THM\_DT0\_0\_COEFF)

Read-write. Reset: 0000_0000h.		
	_aliasSMN; SMUTHMx000001E4; SMUTHM=0005_9800h	
	Bits	Description
	31:28	Reserved.
	27:21	<b>Dt0_3</b> . Read-write. Reset: 00h. Dt0_3 offset in calculation.
	20:14	<b>Dt0_2</b> . Read-write. Reset: 00h. Dt0_2 offset in calculation.
	13:7	<b>Dt0_1</b> . Read-write. Reset: 00h. Dt0_1 offset in calculation.
	6:0	<b>Dt0_0</b> . Read-write. Reset: 00h. Dt0_0 offset in calculation.

#### SMUTHMx000001E8 (SMU::THM::THM\_DT0\_1\_COEFF)

Read-v	Read-write. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx000001E8; SMUTHM=0005_9800h	
Bits	Description	
31:28	Reserved.	
27:21	<b>Dt0_7</b> . Read-write. Reset: 00h. Dt0_7 offset in calculation.	
20:14	<b>Dt0_6</b> . Read-write. Reset: 00h. Dt0_6 offset in calculation.	
13:7	<b>Dt0_5</b> . Read-write. Reset: 00h. Dt0_5 offset in calculation.	
6:0	<b>Dt0_4</b> . Read-write. Reset: 00h. Dt0_4 offset in calculation.	

#### SMUTHMx000001EC (SMU::THM::THM DT0 2 COEFF)

	_ = = = /	
Read-	Read-write. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx000001EC; SMUTHM=0005_9800h	
Bits	Description	
31:28	Reserved.	
27:21	<b>Dt0_11</b> . Read-write. Reset: 00h. Dt0_11 offset in calculation.	
20:14	<b>Dt0_10</b> . Read-write. Reset: 00h. Dt0_10 offset in calculation.	
13:7	<b>Dt0_9</b> . Read-write. Reset: 00h. Dt0_9 offset in calculation.	
6:0	<b>Dt0_8</b> . Read-write. Reset: 00h. Dt0_8 offset in calculation.	

#### SMUTHMx000001F0 (SMU::THM::THM\_DT0\_3\_COEFF)

Read-write. Reset: 0000_0000haliasSMN; SMUTHMx000001F0; SMUTHM=0005_9800h	
31:28	Reserved.
27:21	<b>Dt0_15</b> . Read-write. Reset: 00h. Dt0_15 offset in calculation.
20:14	<b>Dt0_14</b> . Read-write. Reset: 00h. Dt0_14 offset in calculation.
13:7	<b>Dt0_13</b> . Read-write. Reset: 00h. Dt0_13 offset in calculation.
6:0	<b>Dt0_12</b> . Read-write. Reset: 00h. Dt0_12 offset in calculation.

#### SMUTHMx000001F4 (SMU::THM::THM\_DT0\_4\_COEFF)

Read-v	Read-write. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx000001F4; SMUTHM=0005_9800h	
Bits	Description	
31:28	Reserved.	
27:21	<b>Dt0_19</b> . Read-write. Reset: 00h. Dt0_19 offset in calculation.	
20:14	<b>Dt0_18</b> . Read-write. Reset: 00h. Dt0_18 offset in calculation.	
13:7	<b>Dt0_17</b> . Read-write. Reset: 00h. Dt0_17 offset in calculation.	
6:0	<b>Dt0 16</b> . Read-write, Reset: 00h. Dt0 16 offset in calculation.	

SMU	SMUTHMx000001F8 (SMU::THM::THM_DT0_5_COEFF)	
Read-v	Read-write. Reset: 0000_0000h.	
_aliasSM	IN; SMUTHMx000001F8; SMUTHM=0005_9800h	
Bits	Description	
31:28	Reserved.	
27:21	<b>Dt0_23</b> . Read-write. Reset: 00h. Dt0_23 offset in calculation.	
20:14	<b>Dt0_22</b> . Read-write. Reset: 00h. Dt0_22 offset in calculation.	
13:7	<b>Dt0_21</b> . Read-write. Reset: 00h. Dt0_21 offset in calculation.	
6:0	<b>Dt0_20</b> . Read-write. Reset: 00h. Dt0_20 offset in calculation.	

#### SMUTHMx000001FC (SMU::THM::THM\_DT0\_6\_COEFF)

Read-	Read-write. Reset: 0000_0000h.	
_aliasSN	_aliasSMN; SMUTHMx000001FC; SMUTHM=0005_9800h	
Bits	Description	
31:28	Reserved.	
27:21	<b>Dt0_27</b> . Read-write. Reset: 00h. Dt0_27 offset in calculation.	
20:14	<b>Dt0_26</b> . Read-write. Reset: 00h. Dt0_26 offset in calculation.	
13:7	<b>Dt0_25</b> . Read-write. Reset: 00h. Dt0_25 offset in calculation.	
6:0	<b>Dt0 24.</b> Read-write, Reset: 00h. Dt0 24 offset in calculation.	

#### SMUTHMx00000200 (SMU::THM::THM\_DT0\_7\_COEFF)

	·	
Read-	Read-write. Reset: 0000_0000h.	
_aliasSN	_aliasSMN; SMUTHMx00000200; SMUTHM=0005_9800h	
Bits	Description	
31:28	Reserved.	
27:21	<b>Dt0_31</b> . Read-write. Reset: 00h. Dt0_31 offset in calculation.	
20:14	<b>Dt0_30</b> . Read-write. Reset: 00h. Dt0_30 offset in calculation.	
13:7	<b>Dt0_29</b> . Read-write. Reset: 00h. Dt0_29 offset in calculation.	
6:0	<b>Dt0_28</b> . Read-write. Reset: 00h. Dt0_28 offset in calculation.	

#### SMUTHMx00000204 (SMU::THM::THM\_DT1\_0\_COEFF)

Read-v	Read-write. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx00000204; SMUTHM=0005_9800h	
Bits	Description	
31:28	Reserved.	
27:21	<b>Dt1_3</b> . Read-write. Reset: 00h. Dt1_3 offset in calculation.	
20:14	<b>Dt1_2</b> . Read-write. Reset: 00h. Dt1_2 offset in calculation.	
13:7	<b>Dt1_1</b> . Read-write. Reset: 00h. Dt1_1 offset in calculation.	
6:0	<b>Dt1 0</b> . Read-write. Reset: 00h. Dt1 0 offset in calculation.	

#### SMUTHMx00000208 (SMU::THM::THM\_DT1\_1\_COEFF)

Read-	Read-write. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx00000208; SMUTHM=0005_9800h	
Bits	Description	
31:28	Reserved.	
27:21	<b>Dt1_7</b> . Read-write. Reset: 00h. Dt1_7 offset in calculation.	
20:14	<b>Dt1_6</b> . Read-write. Reset: 00h. Dt1_6 offset in calculation.	
13:7	<b>Dt1_5</b> . Read-write. Reset: 00h. Dt1_5 offset in calculation.	
6:0	<b>Dt1_4</b> . Read-write. Reset: 00h. Dt1_4 offset in calculation.	

#### SMUTHMx0000020C (SMU::THM::THM\_DT1\_2\_COEFF)

Read-v	Read-write. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx0000020C; SMUTHM=0005_9800h	
Bits	Description	
31:28	Reserved.	
27:21	<b>Dt1_11</b> . Read-write. Reset: 00h. Dt1_11 offset in calculation.	
20:14	<b>Dt1_10</b> . Read-write. Reset: 00h. Dt1_10 offset in calculation.	
13:7	<b>Dt1_9</b> . Read-write. Reset: 00h. Dt1_9 offset in calculation.	
6:0	<b>Dt1_8</b> . Read-write. Reset: 00h. Dt1_8 offset in calculation.	

#### SMUTHMx00000210 (SMU::THM::THM\_DT1\_3\_COEFF)

	·	
Read-v	Read-write. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx00000210; SMUTHM=0005_9800h	
Bits	Description	
31:28	Reserved.	
27:21	<b>Dt1_15</b> . Read-write. Reset: 00h. Dt1_15 offset in calculation.	
20:14	<b>Dt1_14</b> . Read-write. Reset: 00h. Dt1_14 offset in calculation.	
13:7	<b>Dt1_13</b> . Read-write. Reset: 00h. Dt1_13 offset in calculation.	
6:0	<b>Dt1 12</b> . Read-write. Reset: 00h. Dt1 12 offset in calculation.	

#### SMUTHMx00000214 (SMU::THM::THM\_DT1\_4\_COEFF)

Read-v	Read-write. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx00000214; SMUTHM=0005_9800h	
Bits	Description	
31:28	Reserved.	
27:21	<b>Dt1_19</b> . Read-write. Reset: 00h. Dt1_19 offset in calculation.	
20:14	<b>Dt1_18</b> . Read-write. Reset: 00h. Dt1_18 offset in calculation.	
13:7	<b>Dt1_17</b> . Read-write. Reset: 00h. Dt1_17 offset in calculation.	
6:0	<b>Dt1_16</b> . Read-write. Reset: 00h. Dt1_16 offset in calculation.	

#### SMUTHMx00000218 (SMU::THM::THM\_DT1\_5\_COEFF)

Read-	Read-write. Reset: 0000_0000h.	
_aliasSN	_aliasSMN; SMUTHMx00000218; SMUTHM=0005_9800h	
Bits	Description	
31:28	Reserved.	
27:21	<b>Dt1_23</b> . Read-write. Reset: 00h. Dt1_23 offset in calculation.	
20:14	<b>Dt1_22</b> . Read-write. Reset: 00h. Dt1_22 offset in calculation.	
13:7	<b>Dt1_21</b> . Read-write. Reset: 00h. Dt1_21 offset in calculation.	
6:0	<b>Dt1 20</b> . Read-write. Reset: 00h. Dt1 20 offset in calculation.	

#### SMUTHMx0000021C (SMU::THM::THM\_DT1\_6\_COEFF)

Read-v	Read-write. Reset: 0000_0000h.	
_aliasSM	IN; SMUTHMx0000021C; SMUTHM=0005_9800h	
Bits	Description	
31:28	Reserved.	
27:21	<b>Dt1_27</b> . Read-write. Reset: 00h. Dt1_27 offset in calculation.	
20:14	<b>Dt1_26</b> . Read-write. Reset: 00h. Dt1_26 offset in calculation.	
13:7	<b>Dt1_25</b> . Read-write. Reset: 00h. Dt1_25 offset in calculation.	
6:0	<b>Dt1_24</b> . Read-write. Reset: 00h. Dt1_24 offset in calculation.	

#### SMUTHMx00000220 (SMU::THM::THM\_DT1\_7\_COEFF)

Read-write. Reset: 0000\_0000h.

_aliasSMN; SMUTHMx00000220; SMUTHM=0005_9800h	
Bits	Description
31:28	Reserved.
27:21	<b>Dt1_31</b> . Read-write. Reset: 00h. Dt1_31 offset in calculation.
20:14	<b>Dt1_30</b> . Read-write. Reset: 00h. Dt1_30 offset in calculation.
13:7	<b>Dt1_29</b> . Read-write. Reset: 00h. Dt1_29 offset in calculation.
6:0	<b>Dt1_28</b> . Read-write. Reset: 00h. Dt1_28 offset in calculation.

#### SMUTHMx00000244 (SMU::THM::THM\_SW\_TEMP)

Read-v	Read-write. Reset: 0000_0000h.					
_aliasSMN; SMUTHMx00000244; SMUTHM=0005_9800h						
Bits	Description					
31:9	Reserved.					
8:0	<b>SW_TEMP</b> . Read-write. Reset: 000h. Unsigned, 9-bit integer temperature. Software programmed, can be used					
	for CTF.					

#### SMUTHMx00000248 (SMU::THM::CG\_MULT\_THERMAL\_CTRL)

SMUTHMx00000248 (SMU::THM::CG_MULT_THERMAL_CTRL)									
Read-v	d-write. Reset: 0840_0001h.								
Multi-	lti-thermal sensor control.								
_aliasSM	_aliasSMN; SMUTHMx00000248; SMUTHM=0005_9800h								
Bits	Description								
31:28	Reserved.								
27:20	TEMP_SEL. Read-write. Reset: 84h.								
	<b>Description</b> : Selects the temperature source for CTF and thermal interrupts. 127-0 = TMON3(RDIR15,,RDIL0),, TMON0(RDIR15,,RDIL0)								
	131-128 = TMON3_INT,, TMON0_INT								
	132 = asic max temp, 133 = sw programmed temp, 134 = CurTmp								
19:10	Reserved.								
9	THERMAL_RANGE_RST. Read-write. Reset: 0. Reset CG_THERMAL_RANGE to current CTF_TEMP								
	value.								
8:4	Reserved.								
3:0	TS_FILTER. Read-write. Reset: 1h. Selects filter type.								
	ValidValues:								
	Value	Description							
	0h	None							
	1h $F(n) = (T(n) + F(n-1))/2$								
	Fh-2h	Reserved.							

#### SMUTHMx0000024C (SMU::THM::CG\_MULT\_THERMAL\_STATUS)

	, ,					
Read-	ead-only.					
Multi-thermal sensor status.						
_aliasSN	_aliasSMN; SMUTHMx0000024C; SMUTHM=0005_9800h					
Bits	Description					
31:18	Reserved.					
17:9	CTF_TEMP. Read-only. Temperature selected with TEMP_SEL.					
8:0	<b>ASIC_MAX_TEMP</b> . Read-only. Unsigned. 9-bit integer representing the highest temperature measured of all the					
	RDIs.					

#### SMUTHMx00000250 (SMU::THM::CG\_THERMAL\_RANGE)

D	001	1 .	222	l

Thermal range record

_aliasSN	_aliasSMN; SMUTHMx00000250; SMUTHM=0005_9800h	
Bits	Description	
31:25	Reserved.	
24:16	ASIC_T_MIN. Read-only. Records the minimum CG_MULT_THERMAL_STATUS[ASIC_MAX_TEMP]	
	value since the last CG_MULT_THERMAL_CTRL[THERMAL_RANGE_RST].	
15:9	Reserved.	
8:0	ASIC_T_MAX. Read-only. Records the maximum CG_MULT_THERMAL_STATUS[ASIC_MAX_TEMP]	
	value since the last CG_MULT_THERMAL_CTRL[THERMAL_RANGE_RST].	

### SMUTHMx00000254 (SMU::THM::THM\_TMON\_CONFIG)

Read-	Read-write. Reset: A780_0005h.	
Config	Configuration for all TMONs.	
_aliasSN	_aliasSMN; SMUTHMx00000254; SMUTHM=0005_9800h	
Bits	Description	
31:21	<b>Z</b> . Read-write. Reset: 53Ch. Zt value in calculation.	
20:7	Reserved.	
6	<b>RE_CALIB_EN</b> . Read-write. Reset: 0. HW re-calibration enable	
5	CONFIG_SOURCE. Read-write. Reset: 0. Reserved bit.	
4	<b>TSEN_TMON_MODE</b> . Read-write. Reset: 0. TSEN and TMON mode selection, 1-TSEN, 0-TMON.	
3	<b>FORCE_MAX_ACQ</b> . Read-write. Reset: 0. Force maximum number of acquisitions, otherwise TMON can stop	
	earlier based on error estimation.	
2:0	<b>NUM_ACQ</b> . Read-write. Reset: 5h. Number of acquisitions per measurement = $2^{(NUM_ACQ+1)}$ .	

### SMUTHMx00000258 (SMU::THM::THM\_TMON\_CONFIG2)

Read-	Read-write. Reset: 3118_680Eh.	
Tempe	Temperature Calculation Coefficients.	
_aliasSM	_aliasSMN; SMUTHMx00000258; SMUTHM=0005_9800h	
Bits	Description	
31:30	Reserved.	
29	<b>K</b> . Read-write. Reset: 1. Sign value for middle term.	
28:18	C. Read-write. Reset: 446h. Ct value in calculation.	
17:12	<b>B</b> . Read-write. Reset: 06h. Bt value in calculation.	
11:0	<b>A</b> . Read-write. Reset: 80Eh. At value in calculation.	

### SMUTHMx0000025C (SMU::THM::THM\_TMON0\_COEFF)

Read-write. Reset: 0000_0000h.		
_aliasSM	_aliasSMN; SMUTHMx0000025C; SMUTHM=0005_9800h	
Bits	Description	
31:18	Reserved.	
17:11	<b>D</b> . Read-write. Reset: 00h. Dt offset in calculation.	
10:0	C_OFFSET. Read-write. Reset: 000h. Ct offset in calculation.	

### SMUTHMx00000298 (SMU::THM::THM\_TCON\_LOCAL0)

Read-write. Reset: 0000_0000h.		
_aliasSN	_aliasSMN; SMUTHMx00000298; SMUTHM=0005_9800h	
Bits	Description	
31:4	Reserved.	
3	TMON2_PwrDn_Dis. Read-write. Reset: 0. Disable TMON2 power down.	
2	TMON1_PwrDn_Dis. Read-write. Reset: 0. Disable TMON1 power down.	
1	TMON0_PwrDn_Dis. Read-write. Reset: 0. Disable TMON0 power down.	
0	Reserved.	

SMUTHMx0000029C (SMU::THM::THM_TCON_LOCAL1)		
Reset:	Reset: 0000_0000h.	
_aliasSN	_aliasSMN; SMUTHMx0000029C; SMUTHM=0005_9800h	
Bits	Description	
31:7	Reserved.	
6	<b>PowerDownTmon2</b> . Read-only. Reset: 0. Power status of TMON2. 0=Powered On. 1=Powered Down.	
5	<b>PowerDownTmon1</b> . Read-only. Reset: 0. Power status of TMON1. 0=Powered On. 1=Powered Down.	
4	<b>PowerDownTmon0</b> . Read-only. Reset: 0. Power status of TMON0. 0=Powered On. 1=Powered Down.	
3	Reserved.	
2	Turn_Off_TMON2. Read-write. Reset: 0. Trigger TMON1 power down sequence.	
1	Turn_Off_TMON1. Read-write. Reset: 0. Trigger TMON1 power down sequence.	
0	Turn_Off_TMON0. Read-write. Reset: 0. Trigger TMON0 power down sequence.	

### SMUTHMx000002A0 (SMU::THM::THM\_TCON\_LOCAL2)

Read-	Read-write. Reset: 0000_0060h.	
_aliasSN	_aliasSMN; SMUTHMx000002A0; SMUTHM=0005_9800h	
Bits	Description	
31:12	Reserved.	
11	<b>skip_scale_correction</b> . Read-write. Reset: 0. 1=Disable scale correction.	
10	<b>temp_read_skip_scale</b> . Read-write. Reset: 0. 1=Temperature reading is in 0.25C increments, starting from 0C.	
	0=Temperature reading is in 0.125C increments, starting from -49C	
9:7	Reserved.	
6	<b>sbtsi_use_corrected</b> . Read-write. Reset: 1. 1=Provides SB-TSI with corrected RS temperatures.	
5	<b>short_stagger_count</b> . Read-write. Reset: 1. Sets the stagger counter to which may allow multiple TMONs to	
	power up at the same time.	
4	Reserved.	
3:2	<b>TMON_pwrup_stagger_time</b> . Read-write. Reset: 0h. Stagger time among multiple TMONs to power up.	
1:0	TMON_init_delay. Read-write. Reset: 0h. TMON macro init delay.	

### SMUTHMx000002A4 (SMU::THM::THM\_TCON\_LOCAL3)

Read-only. Reset: 0000_0000h.		
_aliasSN	_aliasSMN; SMUTHMx000002A4; SMUTHM=0005_9800h	
Bits	Description	
31:11	Reserved.	
10:0	Global_TMAX. Read-only. Reset: 000h. Global Maximum Temperature.	

### SMUTHMx000002A8 (SMU::THM::THM\_TCON\_LOCAL4)

Read-	Read-only. Reset: 0000_0000h.	
_aliasSN	_aliasSMN; SMUTHMx000002A8; SMUTHM=0005_9800h	
Bits	Description	
31:8	Reserved.	
7:0	<b>Global TMAX ID</b> . Read-only. Reset: 00h. 3-bit TMON ID, 5-bit RS ID. Kept atomic to TMAX.	

### SMUTHMx000002AC (SMU::THM::THM\_TCON\_LOCAL5)

Read-only. Reset: 0000_0000h.		
_aliasSM	_aliasSMN; SMUTHMx000002AC; SMUTHM=0005_9800h	
Bits	Description	
31:11	Reserved.	
10:0	Global_TMIN. Read-only. Reset: 000h. Global Minimum Temperature.	

### SMUTHMx000002B0 (SMU::THM::THM\_TCON\_LOCAL6)

Read-	Read-only. Reset: 0000_0000h.	
_aliasSN	_aliasSMN; SMUTHMx000002B0; SMUTHM=0005_9800h	
Bits	Description	
31:8	Reserved.	
7:0	Global_TMIN_ID. Read-only. Reset: 00h. 3-bit TMON ID, 5-bit RS ID. Kept atomic to TMIN.	

### SMUTHMx000002B4 (SMU::THM::THM\_TCON\_LOCAL7)

Read-	Read-only. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx000002B4; SMUTHM=0005_9800h	
Bits	Description	
31:8	Reserved.	
7:0	<b>THERMID</b> . Read-only. Reset: 00h. Thermal Trip ID: 3-bit TMON ID, 5-bit RS ID.	

### SMUTHMx000002B8 (SMU::THM::THM\_TCON\_LOCAL8)

Read-	Read-only. Reset: 0000_0000h.	
_aliasSN	_aliasSMN; SMUTHMx000002B8; SMUTHM=0005_9800h	
Bits	Description	
31:11	Reserved.	
10:0	THERMMAX. Read-only. Reset: 000h. Thermal Trip Temperature.	

### SMUTHMx000002BC (SMU::THM::THM\_TCON\_LOCAL9)

Read-	Read-only. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx000002BC; SMUTHM=0005_9800h	
Bits	Description	
31:11	Reserved.	
10:0	Ti_Max_TMON0. Read-only. Reset: 000h. Non-Slew adjusted TMON0 temp.	

### SMUTHMx000002C0 (SMU::THM::THM\_TCON\_LOCAL10)

Read-	Read-only. Reset: 0000_0000h.	
_aliasSN	_aliasSMN; SMUTHMx000002C0; SMUTHM=0005_9800h	
Bits	Description	
31:8	Reserved.	
7:0	TMONO Ti Max RS ID. Read-only, Reset: 00h, TMONO Sensor ID providing max temp.	

### SMUTHMx000002C4 (SMU::THM::THM\_TCON\_LOCAL11)

Read-	Read-only. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx000002C4; SMUTHM=0005_9800h	
Bits	Description	
31:11	Reserved.	
10:0	<b>Tj Max TMON1</b> . Read-only. Reset: 000h. Non-Slew adjusted TMON1 temp.	

### SMUTHMx000002C8 (SMU::THM::THM\_TCON\_LOCAL12)

Read-	Read-only. Reset: 0000_0000h.	
_aliasSN	_aliasSMN; SMUTHMx000002C8; SMUTHM=0005_9800h	
Bits	Description	
31:8	Reserved.	
7:0	TMON1_Tj_Max_RS_ID. Read-only. Reset: 00h. TMON1 Sensor ID providing max temp.	

### SMUTHMx000002CC (SMU::THM::THM\_TCON\_LOCAL13)

Read-only. Reset: 0000_0000h.		
_aliasSM	_aliasSMN; SMUTHMx000002CC; SMUTHM=0005_9800h	
Bits	Description	
31:1	Reserved.	

0 <b>boot_done</b> . Read-only. Reset: 0. 1=Fuse lo	e Ioad done.
---	--------------

### SMUTHMx000002D0 (SMU::THM::THM\_TCON\_LOCAL14)

Read-	Read-only. Reset: 0000_0000h.	
_aliasSN	_aliasSMN; SMUTHMx000002D0; SMUTHM=0005_9800h	
Bits	Description	
31:11	Reserved.	
10:0	Tj_Max_TMON2. Read-only. Reset: 000h. Non-Slew adjusted TMON2 temp.	

### SMUTHMx000002D4 (SMU::THM::THM\_TCON\_LOCAL15)

Read-	Read-only. Reset: 0000_0000h.	
_aliasSN	_aliasSMN; SMUTHMx000002D4; SMUTHM=0005_9800h	
Bits	Description	
31:8	Reserved.	
7:0	TMON2_Tj_Max_RS_ID. Read-only. Reset: 00h. TMON2 Sensor ID providing max temp.	

### SMUTHMx000002F0 (SMU::THM::THM\_PWRMGT)

Reset:	Reset: 0001_0000h.	
THM ]	THM power management control.	
_aliasSM	IN; SMUTHMx000002F0; SMUTHM=0005_9800h	
Bits	Description	
31:24	Reserved.	
23:8	CLK_GATE_MAX_CNT. Read-write. Reset: 0100h. Clock gating counter maximum value.	
7:3	Reserved.	
2	<b>DBG_CLK_GATE_EN</b> . Read-write. Reset: 0. THM clock gating enable.	
1	CLK_GATE_ST. Read-only. Reset: 0. Clock gating enable status.	
0	CLK_GATE_EN. Read-write. Reset: 0. THM clock gating enable.	

### SMUTHMx00000300 (SMU::THM::THM\_DIE1\_TEMP)

Read-v	Read-write. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx00000300; SMUTHM=0005_9800h	
Bits	Description	
31:12	Reserved.	
11	<b>VALID</b> . Read-write. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>TEMP</b> . Read-write. Reset: 000h. Calculated temperature.	

### SMUTHMx00000304 (SMU::THM::THM\_DIE2\_TEMP)

Read-	Read-write. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx00000304; SMUTHM=0005_9800h	
Bits	Description	
31:12	Reserved.	
11	<b>VALID</b> . Read-write. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>TEMP</b> . Read-write. Reset: 000h. Calculated temperature.	

### SMUTHMx00000308 (SMU::THM::THM\_DIE3\_TEMP)

Read-v	Read-write. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx00000308; SMUTHM=0005_9800h	
Bits	Description	
31:12	Reserved.	
11	<b>VALID</b> . Read-write. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>TEMP</b> . Read-write. Reset: 000h. Calculated temperature.	

SMUTHMx0000030C (SMU::THM::THM_DIE4_TEMP)		
Read-write. Reset: 0000_0000h.		
_aliasSM	_aliasSMN; SMUTHMx0000030C; SMUTHM=0005_9800h	
Bits	Description	
31:12	Reserved.	
11	VALID. Read-write. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>TEMP</b> . Read-write. Reset: 000h. Calculated temperature.	

### SMUTHMx00000310 (SMU::THM::THM\_DIE5\_TEMP)

Read-	Read-write. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx00000310; SMUTHM=0005_9800h	
Bits	Description	
31:12	Reserved.	
11	<b>VALID</b> . Read-write. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>TEMP</b> . Read-write. Reset: 000h. Calculated temperature.	

### SMUTHMx00000314 (SMU::THM::THM\_DIE6\_TEMP)

Read-	Read-write. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx00000314; SMUTHM=0005_9800h	
Bits	Description	
31:12	Reserved.	
11	<b>VALID</b> . Read-write. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>TEMP</b> . Read-write. Reset: 000h. Calculated temperature.	

### SMUTHMx00000318 (SMU::THM::THM\_DIE7\_TEMP)

Read-	Read-write. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx00000318; SMUTHM=0005_9800h	
Bits	Description	
31:12	Reserved.	
11	<b>VALID</b> . Read-write. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>TEMP</b> . Read-write. Reset: 000h. Calculated temperature.	

### SMUTHMx0000031C (SMU::THM::THM\_DIE8\_TEMP)

Read-	Read-write. Reset: 0000_0000h.	
_aliasSN	_aliasSMN; SMUTHMx0000031C; SMUTHM=0005_9800h	
Bits	Description	
31:12	Reserved.	
11	<b>VALID</b> . Read-write. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>TEMP</b> . Read-write. Reset: 000h. Calculated temperature.	

### SMUTHMx00000388 (SMU::THM::SMUSBI\_MP0\_SBIREGADDR)

Read-	Read-write. Reset: 0000_0000h.	
_aliasSN	_aliasSMN; SMUTHMx00000388; SMUTHM=0005_9800h	
Bits	Description	
31:8	Reserved.	
7:0	SBI_MP0_REGADDR. Read-write. Reset: 00h. Select SBI internal register address to Read or Write by MP0	
	only.	

### SMUTHMx0000038C (SMU::THM::SMUSBI\_MP0\_SBIREGDATA)

Read-write. Reset: 0000_0000h.	
_aliasSMN; SMUTHMx0000038C; SMUTHM=0005_9800h	
Bits Description	

31:0	<b>SBI_MP0_REGDATA</b> . Read-write. Reset: 0000_0000h. Read or Write data for SBI internal register address by
	MP0 only.

### SMUTHMx00000390 (SMU::THM::SMUSBI\_MP0\_CTRL)

Read-write. Reset: 0000_000Eh.	
_aliasSMN; SMUTHMx00000390; SMUTHM=0005_9800h	
Bits	Description
31:4	Reserved.
3	SBAXI_THM_REG_ONLY. Read-write. Reset: 1. Only allow SB-AXI to access THM registers.
2	TSI_EN. Read-write. Reset: 1. SBTSI enable, set by MP0 only.
1	APML_EN. Read-write. Reset: 1. SBRMI enable, set by MP0 only.
0	MP0_ALERT. Read-write. Reset: 0. MP0 triggered ALERT.

### SMUTHMx00000394 (SMU::THM::SMUSBI\_ERRATA\_STAT\_REG)

Read-only. Reset: 0000_0000h.	
_aliasSMN; SMUTHMx00000394; SMUTHM=0005_9800h	
Bits	Description

### SMUTHMx00000398 (SMU::THM::SMUSBI\_SBICTRL)

Reset: 0000_0002h.		
_aliasSN	_aliasSMN; SMUTHMx00000398; SMUTHM=0005_9800h	
Bits	Description	
31:6	Reserved.	
5	<b>NB_SBIADDR_OVERRIDE</b> . Read-write. Reset: 0. 1=Enable override for SBIADDR.	
4:2	<b>NB_SBIADDR</b> . Read-write. Reset: 0h. Override value for SBIADDR	
1	<b>NB_SBISELECT</b> . Read-write. Reset: 1. 1=SBI function enable.	
0	<b>CK_SPRSBIWRDONE</b> . Read-only. Reset: 0. 1=AXI write SBI internal registers done.	

### SMUTHMx0000039C (SMU::THM::SMUSBI\_CKNBIRESET)

	` _ /	
Read-	Read-write. Reset: 0000_0000h.	
_aliasSN	MN; SMUTHMx0000039C; SMUTHM=0005_9800h	
Bits	Description	
31:1	Reserved.	
0	<b>CKNBIRESET</b> . Read-write. Reset: 0. Reset SBI when bus hang.	

### SMUTHMx000003A0 (SMU::THM::SMUSBI\_TIMING)

Read-	write. Reset: 901F_001Ah.	
_aliasSN	_aliasSMN; SMUTHMx000003A0; SMUTHM=0005_9800h	
Bits	Description	
31:28	<b>DGLT_LMT</b> . Read-write. Reset: 9h. Override value for deglitch limit in normal/fast mode.	
27	<b>DGLT_LMT_OVERRIDE</b> . Read-write. Reset: 0. 1=Enable override for deglitch limit in normal/fast mode.	
26:25	Reserved.	
24	<b>HOLD_TIME_OVERRIDE</b> . Read-write. Reset: 0. 1=Enable override for hold time in normal/fast mode.	
23:16	<b>HOLD_TIME</b> . Read-write. Reset: 1Fh. Override value for hold time in normal/fast mode.	
15:9	Reserved.	
8	<b>SETUP_TIME_OVERRIDE</b> . Read-write. Reset: 0. 1=Enable override for setup time in normal/fast mode.	
7:6	Reserved.	
5:0	<b>SETUP_TIME</b> . Read-write. Reset: 1Ah. Override value for setup time in normal/fast mode.	

### SMUTHMx000003A4 (SMU::THM::SMUSBI\_HS\_TIMING)

Read-write. Reset: 0005\_0003h.

_aliasSM	_aliasSMN; SMUTHMx000003A4; SMUTHM=0005_9800h	
Bits	Description	
31:25	Reserved.	
24	<b>HS_HOLD_TIME_OVERRIDE</b> . Read-write. Reset: 0. 1=Enable override for hold time in hs mode.	
23:16	<b>HS_HOLD_TIME</b> . Read-write. Reset: 05h. Override value for hold time in hs mode.	
15:9	Reserved.	
8	<b>HS_SETUP_TIME_OVERRIDE</b> . Read-write. Reset: 0. 1=Enable override for setup time in hs mode.	
7:6	Reserved.	
5:0	<b>HS_SETUP_TIME</b> . Read-write. Reset: 03h. Override value for setup time in hs mode.	

### SMUTHMx000003A8 (SMU::THM::SBTSI\_REMOTE\_TEMP)

Read-	Read-write. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx000003A8; SMUTHM=0005_9800h	
Bits	Description	
31:20	Reserved.	
19	<b>RemoteTcenSensorValid</b> . Read-write. Reset: 0. Remote RDI temperature is ready in MCM mode.	
18:11	RemoteTcenSensorId. Read-write. Reset: 00h. Remote RDI ID in MCM mode.	
10:0	<b>RemoteTcenSensor</b> . Read-write. Reset: 000h. Remote RDI temperature in MCM mode.	

### SMUTHMx000003AC (SMU::THM::SBRMI\_CONTROL)

	,	
Read-	Read-write. Reset: 0000_0000h.	
_aliasSN	_aliasSMN; SMUTHMx000003AC; SMUTHM=0005_9800h	
Bits	Description	
31:3	Reserved.	
2	<b>DbrdySts</b> . Read-write. Reset: 0. DBRdy status, udpated by firmware.	
1	<b>DPD</b> . Read-write. Reset: 0. Debug port disable, updated by firemware.	
0	<b>READ_CMD_INT_DIS</b> . Read-write. Reset: 0. Disable MP1 interrupt for read command.	

### SMUTHMx000003B0 (SMU::THM::SBRMI\_COMMAND)

Reset:	Reset: 0000_0000h.	
_aliasSN	_aliasSMN; SMUTHMx000003B0; SMUTHM=0005_9800h	
Bits	Description	
31:28	Status. Read-write. Reset: 0h. SB-RMI status.	
27	Reserved.	
26	CommandAborted. Read-write. Reset: 0. SB-RMI command is aborted.	
25	CommandNotSupported. Read-write. Reset: 0. SB-RMI command is not supported.	
24	CommandSent. Read-write. Reset: 0. SB-RMI command has been sent to MP1.	
23:16	RdDataLen. Read-only. Reset: 00h. Read data length.	
15:8	WrDataLen. Read-only. Reset: 00h. Write data length.	
7:0	Command. Read-only. Reset: 00h. SB-RMI command.	

### SMUTHMx000003B4 (SMU::THM::SBRMI\_WRITE\_DATA0)

Read-	Read-only. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx000003B4; SMUTHM=0005_9800h	
Bits	Description	
31:24	<b>WrByte3</b> . Read-only. Reset: 00h. SB-RMI write data byte 3.	
23:16	<b>WrByte2</b> . Read-only. Reset: 00h. SB-RMI write data byte 2.	
15:8	<b>WrByte1</b> . Read-only. Reset: 00h. SB-RMI write data byte 1.	
7:0	<b>WrByte0</b> . Read-only. Reset: 00h. SB-RMI write data byte 0.	

### SMUTHMx000003B8 (SMU::THM::SBRMI\_WRITE\_DATA1)

Read-	Read-only. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx000003B8; SMUTHM=0005_9800h	
Bits	Description	
31:24	<b>WrByte7</b> . Read-only. Reset: 00h. SB-RMI write data byte 7.	
23:16	<b>WrByte6</b> . Read-only. Reset: 00h. SB-RMI write data byte 6.	
15:8	<b>WrByte5</b> . Read-only. Reset: 00h. SB-RMI write data byte 5.	
7:0	<b>WrByte4</b> . Read-only. Reset: 00h. SB-RMI write data byte 4.	

### SMUTHMx000003BC (SMU::THM::SBRMI\_WRITE\_DATA2)

Read-	Read-only. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx000003BC; SMUTHM=0005_9800h	
Bits	Description	
31:24	<b>WrByte11</b> . Read-only. Reset: 00h. SB-RMI write data byte 11.	
23:16	WrByte10. Read-only. Reset: 00h. SB-RMI write data byte 10.	
15:8	<b>WrByte9</b> . Read-only. Reset: 00h. SB-RMI write data byte 9.	
7:0	<b>WrByte8</b> . Read-only. Reset: 00h. SB-RMI write data byte 8.	

### SMUTHMx000003C0 (SMU::THM::SBRMI\_READ\_DATA0)

Read-v	Read-write. Reset: 0000_0000h.	
_aliasSM	_aliasSMN; SMUTHMx000003C0; SMUTHM=0005_9800h	
Bits	Description	
31:24	<b>RdByte3</b> . Read-write. Reset: 00h. SB-RMI read data byte 3.	
23:16	RdByte2. Read-write. Reset: 00h. SB-RMI read data byte 2.	
15:8	RdByte1. Read-write. Reset: 00h. SB-RMI read data byte 1.	
7:0	<b>RdByte0</b> . Read-write. Reset: 00h. SB-RMI read data byte 0.	

### SMUTHMx000003C4 (SMU::THM::SBRMI\_READ\_DATA1)

	·	
Read-v	Read-write. Reset: 0000_0000h.	
_aliasSM	IN; SMUTHMx000003C4; SMUTHM=0005_9800h	
Bits	Description	
31:24	<b>RdByte7</b> . Read-write. Reset: 00h. SB-RMI read data byte 7.	
23:16	<b>RdByte6</b> . Read-write. Reset: 00h. SB-RMI read data byte 6.	
15:8	<b>RdByte5</b> . Read-write. Reset: 00h. SB-RMI read data byte 5.	
7:0	RdByte4. Read-write. Reset: 00h. SB-RMI read data byte 4.	

### SMUTHMx000003C8 (SMU::THM::SBRMI\_CORE\_EN\_NUMBER)

Read-write. Reset: 0000_0010h.		
_aliasSN	_aliasSMN; SMUTHMx000003C8; SMUTHM=0005_9800h	
Bits	Description	
31:7	Reserved.	
6:0	EnabledCoreNum. Read-write. Reset: 10h. Enabled core number.	

### SMUTHMx000003CC (SMU::THM::SBRMI\_CORE\_EN\_STATUS0)

Read-write. Reset: 0000_0000h.	
_aliasSMN; SMUTHMx000003CC; SMUTHM=0005_9800h	
Bits	Description
31:0	<b>CoreEnStat0</b> . Read-write. Reset: 0000_0000h. Core enabled status for core0 to core31, one bit for one core.

### SMUTHMx000003D0 (SMU::THM::SBRMI\_CORE\_EN\_STATUS1)

Read-write. Reset: 0000_0000h.	
_aliasSMN; SMUTHMx000003D0; SMUTHM=0005_9800h	
Bits Description	

31:0 **CoreEnStat1**. Read-write. Reset: 0000\_0000h. Core enabled status for core32 to core63, one bit for one core.

### SMUTHMx000003EC (SMU::THM::SBRMI\_APIC\_STATUS0)

Read-write. Reset: 0000_0000h.		
_aliasSN	_aliasSMN; SMUTHMx000003EC; SMUTHM=0005_9800h	
Bits	Description	
31:0	APICStat0. Read-write. Reset: 0000 0000h. APIC status for core0 to core31, one bit for one core.	

#### SMUTHMx000003F0 (SMU::THM::SBRMI\_APIC\_STATUS1)

Read-write. Reset: 0000_0000h.	
_aliasSMN; SMUTHMx000003F0; SMUTHM=0005_9800h	
Bits	Description
31:0	<b>APICStat1</b> . Read-write. Reset: 0000_0000h. APIC status for core32 to core63, one bit for one core.

### SMUTHMx0000040C (SMU::THM::SBRMI\_MCE\_STATUS0)

Read-write. Reset: 0000_0000h.	
_aliasSMN; SMUTHMx0000040C; SMUTHM=0005_9800h	
Bits	Description
31:0	<b>MceStat0</b> . Read-write. Reset: 0000_0000h. MCE status for core0 to core31, one bit for one core.

### SMUTHMx00000410 (SMU::THM::SBRMI\_MCE\_STATUS1)

	` = = /	
Read-write. Reset: 0000_0000h.		
_aliasSN	_aliasSMN; SMUTHMx00000410; SMUTHM=0005_9800h	
Bits	Description	
31:0	<b>MceStat1</b> . Read-write. Reset: 0000_0000h. MCE status for core32 to core63, one bit for one core.	

### SMUTHMx0000042C (SMU::THM::SMBUS\_CNTL0)

Reset:	Reset: 0003_0082h.	
_aliasSN	_aliasSMN; SMUTHMx0000042C; SMUTHM=0005_9800h	
Bits	Description	
31:21	Reserved.	
20	<b>THM_READY</b> . Read-only. Reset: 0. THM is ready to read thermal value.	
19	Reserved.	
18:16	SMB_NOTIFY_ARP_MAX_TIMES. Read-write. Reset: 3h. When ARP Master NACK ARP command, the	
	field defines the max times the Slave can re-launch a Notify ARP Master command.	
15:8		
	two conditions: 1. An unsupport read command. 2. A compltion has not returned to Slave when the Slave needs	
	send back data to the Master.	
7:1	<b>SMB_DEFAULT_SLV_ADDR</b> . Read-write. Reset: 41h. Default SMBus slave address which will be used in the	
	following two cases: 1. STRAP_BIF_SMBUS_ARP_DIS==1. 2. STRAP_BIF_SMBUS_ARP_DIS==0 and no	
	ARP realted transfer detected by Slave.	
0	<b>SMB_DEFAULT_SLV_ADDR_OVERRIDE</b> . Read-write. Reset: 0. 1=Use slave address defined in	
	SMB_DEFAULT_SLV_ADDR. 0=Use 0x41/0x40 as slave address.	

### SMUTHMx00000430 (SMU::THM::SMBUS\_CNTL1)

Read-write. Reset: 0000_067Fh.	
_aliasSMN; SMUTHMx00000430; SMUTHM=0005_9800h	
Bits	Description
31:17	Reserved.
16:9	SMB_BLK_RD_CMD_EN. Read-write. Reset: 03h. Block read command code enable.
8:1	SMB_BLK_WR_CMD_EN. Read-write. Reset: 3Fh. Block write command code enable.
0	<b>SMB_TIMEOUT_EN</b> . Read-write. Reset: 1. 1=Enable SMBus timeout feature.

SMUT	SMUTHMx00000434 (SMU::THM::SMBUS_BLKWR_CMD_CTRL0)	
Read-v	Read-write. Reset: 2221_0201h.	
_aliasSM	_aliasSMN; SMUTHMx00000434; SMUTHM=0005_9800h	
Bits	Description	
31:24	SMB_BLK_WR_CMD3. Read-write. Reset: 22h. BLOCK WRITE command 3.	
23:16	SMB_BLK_WR_CMD2. Read-write. Reset: 21h. BLOCK WRITE command 2.	
15:8	SMB_BLK_WR_CMD1. Read-write. Reset: 02h. BLOCK WRITE command 1.	
7:0	SMB_BLK_WR_CMD0. Read-write. Reset: 01h. BLOCK WRITE command 0.	

### SMUTHMx00000438 (SMU::THM::SMBUS\_BLKWR\_CMD\_CTRL1)

Read-	Read-write. Reset: 0003_045Ah.	
_aliasSN	_aliasSMN; SMUTHMx00000438; SMUTHM=0005_9800h	
Bits	Description	
31:24	SMB_BLK_WR_CMD7. Read-write. Reset: 00h. BLOCK WRITE command 7.	
23:16	SMB_BLK_WR_CMD6. Read-write. Reset: 03h. BLOCK WRITE command 6.	
15:8	SMB_BLK_WR_CMD5. Read-write. Reset: 04h. BLOCK WRITE command 5.	
7:0	SMB_BLK_WR_CMD4. Read-write. Reset: 5Ah. BLOCK WRITE command 4.	

### SMUTHMx0000043C (SMU::THM::SMBUS\_BLKRD\_CMD\_CTRL0)

Read-write. Reset: 0000_2303h.	
_aliasSMN; SMUTHMx0000043C; SMUTHM=0005_9800h	
Bits	Description
31:24	SMB_BLK_RD_CMD3. Read-write. Reset: 00h. BLOCK READ command 3.
23:16	SMB_BLK_RD_CMD2. Read-write. Reset: 00h. BLOCK READ command 2
15:8	SMB_BLK_RD_CMD1. Read-write. Reset: 23h. BLOCK READ command 1.
7:0	SMB_BLK_RD_CMD0. Read-write. Reset: 03h. BLOCK READ command 0.

### SMUTHMx00000440 (SMU::THM::SMBUS\_BLKRD\_CMD\_CTRL1)

	,
Read-	write. Reset: 0000_0000h.
_aliasSN	IN; SMUTHMx00000440; SMUTHM=0005_9800h
Bits	Description
31:24	SMB_BLK_RD_CMD7. Read-write. Reset: 00h. BLOCK READ command 7.
23:16	SMB_BLK_RD_CMD6. Read-write. Reset: 00h. BLOCK READ command 6.
15:8	SMB_BLK_RD_CMD5. Read-write. Reset: 00h. BLOCK READ command 5.
7:0	SMB BLK RD CMD4. Read-write. Reset: 00h. BLOCK READ command 4.

### SMUTHMx00000444 (SMU::THM::SMBUS\_TIMING\_CNTL0)

Read-	d-write. Reset: 028A_4F5Ch.			
_aliasSN	aliasSMN; SMUTHMx00000444; SMUTHM=0005_9800h			
Bits	Description			
31:30	Reserved.			
29:22	SMB_FILTER_LEVEL_CONVERT_MARGIN. Read-write. Reset: 0Ah. Filter level convert margin.			
21:0	SMB_TIMEOUT_MARGIN. Read-write. Reset: 0A_4F5Ch. Timeout margin.			

### SMUTHMx00000448 (SMU::THM::SMBUS\_TIMING\_CNTL1)

	, ,			
Read-v	ead-write. Reset: 0803_6927h.			
_aliasSM	SMN; SMUTHMx00000448; SMUTHM=0005_9800h			
Bits	Description			
31:30	Reserved.			
29:20	SMB_BUS_FREE_MARGIN. Read-write. Reset: 080h. Bus enters idle condition after latest stop time margin.			
19:11	SMB_START_AND_STOP_TIMING_MARGIN. Read-write. Reset: 06Dh. Hold time margin, after launch			
	start/setup time margin and before launch stop.			

10:5	SMB_DAT_HOLD_TIME_MARGIN. Read-write. Reset: 09h. Hold time margin.
4:0	SMB_DAT_SETUP_TIME_MARGIN. Read-write. Reset: 07h. Setup time margin.

### SMUTHMx0000044C (SMU::THM::SMBUS\_TIMING\_CNTL2)

	· · · · · · · · · · · · · · · · · · ·			
Read-	Read-write. Reset: 0021_E548h.			
_aliasSN	liasSMN; SMUTHMx0000044C; SMUTHM=0005_9800h			
Bits	Description			
31:27	Reserved.			
26:13	SMBCLK_LEVEL_CTRL_MARGIN. Read-write. Reset: 010Fh. Slave drive SMBCLK half period margin.			
12:0	:0 SMB_SMBCLK_HIGHMAX_MARGIN. Read-write. Reset: 0548h. Bus enter into idle condition after			
	SMBCLK obtains high max time margin.			

### SMUTHMx00000450 (SMU::THM::SMBUS\_TRIGGER\_CNTL)

Read-write. Reset: 0000_0000h.				
_aliasSN	_aliasSMN; SMUTHMx00000450; SMUTHM=0005_9800h			
Bits	Bits Description			
31:9	Reserved.			
8	SMB_NOTIFY_ARP_TRIGGER. Read-write. Reset: 0. 1=Trigger one pulse to force SMBUS to resend Notify			
	ARP transfer.			
7:1	Reserved.			
0	0 SMB SOFT_RESET_TRIGGER. Read-write. Reset: 0. 1=Trigger one SMBus reset pulse.			

### SMUTHMx00000454 (SMU::THM::SMBUS\_UDID\_CNTL0)

ſ	Read-write. Reset: 7FFF_FFFFh.				
	_aliasSMN; SMUTHMx00000454; SMUTHM=0005_9800h				
	Bits	Description			
	31	SMB_SRST_REGEN_UDID_EN. Read-write. Reset: 0. 1=Soft reset triggers UDID regeneration.			
	30:0	0 <b>SMB_PRBS_INI_SEED</b> . Read-write. Reset: 7FFF_FFFFh. Initial seed used to generate UDID.			

### SMUTHMx00000458 (SMU::THM::SMBUS\_UDID\_CNTL1)

Read-write. Reset: 0000_0000h.			
_aliasSN	_aliasSMN; SMUTHMx00000458; SMUTHM=0005_9800h		
Bits	Description		
31:0	SMB_UDID_31_0. Read-write. Reset: 0000_0000h. When random UDID generation is disabled, UDID[31:0]		
	Vendor-specific ID will use this register value.		

### SMUTHMx0000045C (SMU::THM::SMBUS\_UDID\_CNTL2)

	( = = /		
Read-write. Reset: 0000_0043h.			
_aliasSM	_aliasSMN; SMUTHMx0000045C; SMUTHM=0005_9800h		
Bits	S Description		
31:11	Reserved.		
10	IPMI. Read-write. Reset: 0. Refer to smbus spec 2.0.		
9	ASF. Read-write. Reset: 0. Refer to smbus spec 2.0.		
8	<b>OEM</b> . Read-write. Reset: 0. Refer to smbus spec 2.0.		
7:4	SMBUS_VERSION. Read-write. Reset: 4h. Refer to smbus spec 2.0.		
3:1	UDID_VERSION. Read-write. Reset: 1h. Refer to smbus spec 2.0.		
0	<b>PEC_SUPPORTED</b> . Read-write. Reset: 1. Refer to smbus spec 2.0.		

### SMUTHMx00000460 (SMU::THM::SMUSBI\_SMBUS)

Reset: 0000_01C0h.		
_aliasSMN; SMUTHMx00000460; SMUTHM=0005_9800h		
Bits Description		

31	Y1. Read-only. Reset: 0. I2C receiver output for SID.			
30	YO. Read-only. Reset: 0. I2C receiver output for SIC.			
29:26	Reserved.			
25	DI2C1_OVERRIDE. Read-write. Reset: 0. Output data override enable for SID.			
24	DI2C0_OVERRIDE. Read-write. Reset: 0. Output data override enable for SIC.			
23	<b>DI2C1</b> . Read-write. Reset: 0. Override data for SID.			
22	DI2C0. Read-write. Reset: 0. Override data for SIC.			
21	BiasCrtEn. Read-write. Reset: 0. Pbias enable.			
20	<b>RSel1p1</b> . Read-write. Reset: 0. 1=Increases resistance by 10% for all RC timers.			
19	<b>RSel0p9</b> . Read-write. Reset: 0. 1=Decreases resistance by 10% for all RC timers.			
18	<b>CSel1p1</b> . Read-write. Reset: 0. 1=Increases cpacitance by 10% for all RC timers.			
17	<b>CSel0p9</b> . Read-write. Reset: 0. 1=Decreases cpacitance by 10% for all RC timers.			
16	<b>SpikeRcSel</b> . Read-write. Reset: 0. Select RC contant for I2C spike suppression, 0=50ns, 1=20ns.			
15	SpikeRcEn. Read-write. Reset: 0. Enable RX spike suppression.			
14	<b>Slewn</b> . Read-write. Reset: 0. Enable changing strength of pre-drive for fall time compensation by 25%.			
13:12	<b>FallSlewSel</b> . Read-write. Reset: 0h. 00=standard mode tx freq=100K, 01=low speed mode tx freq<1M.			
11	PdEn1. Read-write. Reset: 0. Pull down enable for SID.			
10	PdEn0. Read-write. Reset: 0. Pull down enable for SIC.			
9:8	I2cRxSel. Read-write. Reset: 1h. RX select.			
7:4	NG. Read-write. Reset: Ch. N strength control.			
3	<b>CompSel.</b> Read-write. Reset: 0. Depending on I2cRxSel, it will either increase the speed of the I2C RX			
	comparators or it will enable a high Vil one.			
2	<b>ResBiasEn</b> . Read-write. Reset: 0. If BiasCrtEn is enabled, this signal will change the constant GM current type			
	and create a resistive current type.			
1	Spare1. Read-write. Reset: 0. Spare pin.			
0	<b>Spare0</b> . Read-write. Reset: 0. Spare pin.			

### SMUTHMx00000464 (SMU::THM::SMUSBI ALERT)

SIVIU	SMUTHMX00000464 (SMU::THM::SMUSBI_ALERI)				
Reset: 0000_00F9h.					
_aliasSN	_aliasSMN; SMUTHMx00000464; SMUTHM=0005_9800h				
Bits	Bits Description				
31	Y. Read-only. Reset: 0. Pad data.				
30:20	Reserved.				
19	A. Read-write. Reset: 0. Output data.				
18	<b>A_OVERRIDE</b> . Read-write. Reset: 0. Output data override.				
17	<b>OE</b> . Read-write. Reset: 0. Output Enable.				
16	6 <b>OE_OVERRIDE</b> . Read-write. Reset: 0. Output enable override. 1=OE will be controlled by register. 0=OE will				
	be controlled by function.				
15:9	Reserved.				
8	<b>RXSEL1</b> . Read-write. Reset: 0. Control to select specific receiver.				
7	<b>RXSEL0</b> . Read-write. Reset: 1. Control to select specific receiver.				
6	<b>RXEN</b> . Read-write. Reset: 1. Master control for receiver path.				
5	<b>S1</b> . Read-write. Reset: 1. S1 for GPIO18, no use for GPIO33.				
4	<b>S0</b> . Read-write. Reset: 1. S0 for GPIO18, no use for GPIO33.				
3	SCHMEN. Read-write. Reset: 1. Schmit enable for GPIO18, no use for GPIO33.				
2	<b>PU</b> . Read-write. Reset: 0. Pull up control.				
1	<b>PD</b> . Read-write. Reset: 0. Pull down control.				
0	<b>TXIMPSEL</b> . Read-write. Reset: 1. Select line to choose output impedance. 0=Gives 40 Ohms. 1=Gives 80				
	Ohms.				

SMUTHMx000004C4	(SMU::THM::SMBUS	SCRATCH	REG MAP)

Read-write. Reset: 0005\_9F00h.

\_aliasSMN; SMUTHMx000004C4; SMUTHM=0005\_9800h

Bits Description

31:0 **ADDR**. Read-write. Reset: 0005\_9F00h. Byte address for SMBUS\_SCRATCH\_REG physical location

#### SMUTHMx000004C8 (SMU::THM::SMBUS\_SCRATCH\_REG\_ADDR)

Read-write. Reset: 0000\_0000h.

aliasSMN; SMUTHMx000004C8; SMUTHM=0005 9800h

Bits Description 31:6 Reserved.

5:0 **DW IDX**. Read-write. Reset: 00h. offset index for 64 Scratch DW registers.

#### SMUTHMx000004CC (SMU::THM::SMBUS\_SCRATCH\_REG\_DATA)

Read-write. Reset: 0000 0000h.

aliasSMN; SMUTHMx000004CC; SMUTHM=0005\_9800h

Bits Description

31:0 **DATA**. Read-write. Reset: 0000\_0000h. read or write data for 64 Scratch DW registers.

### SMUTHMx00000500 (SMU::THM::THM\_TMON0\_REMOTE\_START)

Read-write. Reset: 0000 0000h.

\_aliasSMN; SMUTHMx00000500; SMUTHM=0005\_9800h

Bits | Description

31:0 **DATA**. Read-write. Reset: 0000 0000h. Data to the TMON remote CSR registers.

#### SMUTHMx000005FC (SMU::THM::THM\_TMON0\_REMOTE\_END)

Read-write. Reset: 0000\_0000h.

\_aliasSMN; SMUTHMx000005FC; SMUTHM=0005\_9800h

Bits Description

31:0 **DATA**. Read-write. Reset: 0000\_0000h. Data to the TMON remote CSR registers.

#### SMUTHMx00000600 (SMU::THM::THM\_TMON1\_REMOTE\_START)

Read-write. Reset: 0000 0000h.

\_aliasSMN; SMUTHMx00000600; SMUTHM=0005\_9800h

Bits Description

31:0 **DATA**. Read-write. Reset: 0000 0000h. Data to the TMON remote CSR registers.

#### SMUTHMx000006FC (SMU::THM::THM TMON1\_REMOTE\_END)

Read-write. Reset: 0000 0000h.

\_aliasSMN; SMUTHMx000006FC; SMUTHM=0005\_9800h

Bits | Description

31:0 **DATA**. Read-write. Reset: 0000\_0000h. Data to the TMON remote CSR registers.

#### SMUTHMx00000700 (SMU::THM::THM\_TMON2\_REMOTE\_START)

Read-write. Reset: 0000 0000h.

\_aliasSMN; SMUTHMx00000700; SMUTHM=0005\_9800h

Bits Description

31:0 **DATA**. Read-write. Reset: 0000 0000h. Data to the TMON remote CSR registers.

#### SMUTHMx000007FC (SMU::THM::THM\_TMON2\_REMOTE\_END)

Read-write. Reset: 0000 0000h.

aliasSMN; SMUTHMx000007FC; SMUTHM=0005\_9800h

Bits Description

31:0 **DATA**. Read-write. Reset: 0000\_0000h. Data to the TMON remote CSR registers.

### 5 Advanced Platform Management Link (APML)

#### 5.1 Overview

The Advanced Platform Management Link (APML) is a SMBus v2.0 compatible 2-wire processor slave interface. APML is also referred as the sideband interface (SBI).

APML is used to communicate with the Remote Management Interface (see SBI Remote Management Interface (SB-RMI) and SBI Temperature Sensor Interface (SB-TSI). For related specifications, see 1.2 [Reference Documents].

#### **5.1.1** Definitions

Table 65: APML Definitions

Term	Description
ARA	Alert response address.
ARP	Address Resolution Protocol
EC	Embedded Controller.
KBC	Keyboard Controller.
Master or SMBus	The device that initiates and terminates all communication and drives the clock, SCL.
Master	
PEC	Packet error code.
POR	Power on reset.
RTS	Remote temperature sensor, typical examples are ADM1032, LM99, MAX6657, EMC1002.
SB-RMI	Remote Management interface.
Slave or SMBus slave	The slave cannot initiate SMBus communication and cannot drive the clock but can drive the
	data signal SDA and the alert signal ALERT_L.
TSI	Temperature sensor interface.

#### 5.2 SBI Bus Characteristics

The SBI largely follows SMBus v2.0. This section describes the exceptions.

### 5.2.1 SMBus Protocol Support

The SBI follows SMBus protocol except:

- The processor does not implement SMBus master functionality.
- The SBI implements the Send Byte/Receive Byte, Read Byte/Write Byte. Block Read/Block Write and
- Block Write-Block Read Process Call SMBus protocols. The Send Byte/Receive Byte SMBus protocol is only supported by SB-TSI.
- Packet error checking (PEC) is not supported by SB-TSI.
- Address Resolution Protocol (ARP) is not implemented.
- Cumulative clock extensions are not enforced.

#### 5.2.2 I2C Support

The processor supports higher I2C-defined speeds as specified in the Physical Layer Characteristics section. The

processor supports the I2C master code transmission in order to reach the high-speed bus mode. Multiple SBI commands may be sent within a single high-speed mode session. Ten-bit addressing is not supported.

#### 5.3 SBI Processor Information

#### 5.3.1 SBI Processor Pins

Up to six processor pins are used for SBI support: two for data transfer, three for address determination and one for an interrupt output. Of the three address pins, one bit is socket\_id used to determine which package is addressed. These pins do not have changeable pinstrap. The Serial Interface Clock (SIC) and Serial Interface Data (SID) pins function as the SMBus clock and data pins respectively. The SMBus alert pin (ALERT\_L) is used to signal interrupts to the SMBus master.

#### **5.3.1.1** Physical Layer Characteristics

The SIC and SID pins differ from the SMBus specification with regard to voltage. System board voltage translators are necessary to convert the SIC and SID pin voltage levels to that of the SMBus specification. SBI supports frequencies of 100 KHz, 400 KHz over SIC.

#### **5.3.2** Processor States

SBI responds to SMBus traffic except when PWROK is de-asserted (and for a brief period after it is de-asserted). Access to internal processor state using SB-RMI is not supported under the following conditions:

- During cold and warm resets.
- During the APIC spin loop.

#### 5.4 SBI Protocols

#### 5.4.1 SBI Modified Block Write-Block Read Process Call

SBI uses a modified SMBus PEC-optional Block Write-Block Read Process Call protocol. The change from the SMBus protocol is support for an optional intermediate PEC byte and ACK after the ACK for Data Byte M. This PEC byte covers the data starting with the Slave Address through Data Byte M and is controlled by SBRMI::Control[PECEn]. This is the only modification to the standard SMBus PEC-optional Block Write-Block Read Process Call as defined by the SMBus Specification. The PEC byte after Data Byte N covers all previous bytes excluding the first PEC byte. Figure below shows the transmission protocol. Each byte in the protocol is sent with the most significant bit first (bit[7]). The master may reset the bus by holding the clock low for 25ms as specified by the SMBus Specification.




Figure 23: SBI Transmission Protocol

#### 5.4.2 SBI Remote Management Interface (SB-RMI)

SB-RMI provides an interface for an external SMBus master that can be used to perform tasks such as monitoring the processor MCA registers, processor CPUID registers etc. SB-RMI supports signaling Alert\_L when a MCE is received by any thread or when software sets SBRMI::Status[SwAlertSts]. Each package has an independent SMBUS slave port. See 5.5.1 [SBI SMBus Address].

Each package is required to contain the same number of logical threads. The SMBUS slave port attached to each package may access only the logical threads within the package. Core::X86::Cpuid::SizeId identifies the number of logical threads available in a package.

#### 5.4.2.1 SB-RMI Processor State Access

The SB-RMI Functions table describes the functions for accessing processor state. See the Processor Programming Reference of the processor family for additional information about the processor registers. MSR not listed in below table is not accessible, will get "Unsupported Command" status.

Table 66: SB-RMI Functions

Function	Description	Thread Specific
CPUID	Access to CPUID registers. General purpose registers are not altered unlike a	Y

	processor CPUID instruction. Use Read CPUID Command Protocol where CPUID Function is placed into WrData[7:4] and register is placed in WrData[8]. Access is Read-only.	
MCA Registers	Register read command using the register address to access Core::X86::Msr::MCG_CAP determines the number of MCA banks.  Use Read Processor Register Command Protocol where MSR address is placed into WrData[7:4].  Access is Read-only.	Y
DRAM Throttle	Register read or write command to access the DRAM Controller Command Throttle Register.  The thread number field is not used for this request. Writes are uniformly applied to all DRAM Controller Command Throttle Register Instances within a package. Reads return Dram Controller Command Throttle Register instance 0. Access is Read-write.	N
Mailbox Service	Soft mailbox service request to firmware for power management purposes.  Past implementations allowed for mailbox operations to X86 software. No usage models for communication with x86 software exists and x86 software messaging is not supported.  Access is Read-write. See mailbox specific details.	N
Boot Status	Boot Status is placed in outbound message register SBRMI::MP0OutBndMsg. Access is Read-only.	N

### 5.4.2.1.1 SB-RMI Read Processor Register and Read CPUID Commands

SB-RMI read processor register and read CPUID commands are performed using the SBI Modified Block Write-Block Read Process Call. If an SMBus timeout occurs before the data is returned, a read data/status can be issued to read the data from the previous command. The previous command must be complete before a new command can be issued.

Table 67: SB-RMI Read Processor Register Command Protocol

Byte	Byte Name	Value	Notes
1	Slave Address	0111_XXX0b	Write Address.
2	Command	73h	Read CPUID/Read Register Command Format.
3	WrDataLen	07h	7 Bytes.
4	WrData1	0Xh	Number of bytes to read from register. Valid values are 1
			through 8.
5	WrData2	86h	Read Register command.
6	WrData3	XXXX_XXXXb	Bit[0] is Reserved.
			Bits[7:1] select the thread to address. 00h=Thread0
			7Fh=Thread127.
7	WrData4	XXh	Register Address[7:0] from the SB-RMI Functions table.
8	WrData5	XXh	Register Address[15:8] from the SB-RMI Functions table.
9	WrData6	XXh	Register Address[23:16] from the SB-RMI Functions table.
10	WrData7	XXh	Register Address[31:24] from the SB-RMI Functions table.
11	PEC	XXh	Optional PEC byte.
12	Slave Address	0111_XXX1b	Read Address.
13	RdDataLen	0Xh	Number of bytes returned = WrData1+1.

14	Status	XXh	Status Code.
15	RdData1	XXh	Register Data[7:0].
16	RdData2	XXh	Register Data[15:8]. Optional.
17	RdData3	XXh	Register Data[23:16].
18	RdData4	XXh	Register Data[31:24]. Optional.
19	RdData5	XXh	Register Data[39:32]. Optional.
20	RdData6	XXh	Register Data[47:40]. Optional.
21	RdData7	XXh	Register Data[55:48]. Optional.
22	RdData8	XXh	Register Data[63:56]. Optional.
23	PEC	XXh	Optional PEC byte.

### Table 68: SB-RMI Read CPUID Command Protocol

Byte	Byte Name	Value	Notes
1	Slave Address	0111_XXX0b	Write Address.
2	Command	73h	Read CPUID/Read Register Command Format.
3	WrDataLen	08h	8 Bytes.
4	WrData1	08h	Number of CPUID bytes to read.
5	WrData2	91h	Read CPUID command.
6	WrData3	XXXX_XXXXb	Bit[0]is Reserved.
			Bits[7:1]select the thread to address. 00h=Thread0
			7Fh=Thread127.
7	WrData4	XXh	CPUID Function[7:0].
8	WrData5	XXh	CPUID Function[15:8].
9	WrData6	XXh	CPUID Function[23:16].
10	WrData7	XXh	CPUID Function[31:24].
11	WrData8	ECX[3:0]_000Xb	ECX[3:0] is the initial ECX value for extended CPUID
			operations. Must be 0h for non-extended operations.
			X: 0b=Return ebx:eax; 1b=Return edx:ecx.
12	PEC	XXh	Optional PEC byte.
13	Slave Address	0111_XXX1b	Read Address.
14	RdDataLen	09h	Number of bytes returned.
15	Status	XXh	Status Code.
16	RdData1	XXh	eax or ecx bits[7:0].
17	RdData2	XXh	eax or ecx bits[15:8].
18	RdData3	XXh	eax or ecx bits[23:16].
19	RdData4	XXh	eax or ecx bits[31:24].
20	RdData5	XXh	ebx or edx bits[7:0].
21	RdData6	XXh	ebx or edx bits[15:8].
22	RdData7	XXh	ebx or edx bits[23:16].
23	RdData8	XXh	ebx or edx bits[31:24].
24	PEC	XXh	Optional PEC byte.

### Table 69: SB-RMI Read Data/Status Command Protocol

Byte	Byte Name	Value	Notes
1	Slave Address	0111_XXX0b	Write Address.
2	Command	72h	Read CPUID/Read Register Command Format.

3	WrDataLen	01h	1 byte of Write data.
4	WrData1	0Xh	Number of bytes to read from register. Valid values are 1
			through 8.
5	PEC	XXh	Optional PEC byte.
6	Slave Address	0111_XXX1b	Read Address.
7	RdDataLen	0Xh	Number of bytes returned = WrData1 + 1.
8	Status	XXh	Status Code.
9	RdData1	XXh	Register Data[7:0]. Optional.
10	RdData2	XXh	Register Data[15:8]. Optional.
11	RdData3	XXh	Register Data[23:16]. Optional.
12	RdData4	XXh	Register Data[31:24]. Optional.
13	RdData5	XXh	Register Data[39:32]. Optional.
14	RdData6	XXh	Register Data[47:40]. Optional.
15	RdData7	XXh	Register Data[55:48]. Optional.
16	RdData8	XXh	Register Data[63:56]. Optional.
17	PEC	XXh	Optional PEC byte.

### 5.4.2.1.2 SB-RMI Write Processor Register Command

Writing processor registers from SB-RMI uses two SBI Modified Block Write-Block Read Process Call commands. The first command loads the address of the register to be written into the processor. The register address loaded by this command is stored on a per-thread basis. The second command writes the data to the processor register using the stored register address. The read data/status command can be used to determine that the command completed if a SMBus timeout occurs. The previous command must be complete before a new command can be issued. WrData Address ranges beyond 32 bits are ignored.

Write Register/Load Address command is only used for DRAM throttle feature for address C001\_0079.

Table 70: SB-RMI Load Address Command Protocol

Byte	Byte Name	Value	Notes
1	Slave Address	0111_XXX0b	Write Address.
2	Command	71h	Write Register/Load Address Command Format.
3	WrDataLen	06h	6 bytes.
4	WrData1	81h	Load Address Command.
5	WrData2	XXXX_XXXXb	Bit[0] is Reserved.
			Bits[7:1] select the thread to address. 00h=Thread0
			7Fh=Thread127.
6	WrData3	XXh	Register Address[7:0] from SB-RMI Functions table.
7	WrData4	XXh	Register Address[15:8] from SB-RMI Functions table.
8	WrData5	XXh	Register Address[23:16] from SB-RMI Functions table.
9	WrData6	XXh	Register Address[31:24] from SB-RMI Functions table.
10	PEC	XXh	Optional PEC byte.
11	Slave Address	0111_XXX1b	Read Address.
12	RdDataLen	01h	Number of bytes returned.
13	Status	XXh	Status Code.
14	PEC	XXh	Optional PEC byte.

Table 71: SB-RMI Write Processor Register Command Protocol

Byte	Byte Name	Value	Notes
1	Slave Address	0111_XXX0b	Write Address.
2	Command	71h	Write Register/Load Address Command Format.
3	WrDataLen	0Xh	Total number of WrData bytes sent by the master. The total number of bytes written to the register (WrDataLen - 2) must match the size of the register that is being written or undefined data will be written into the register.
4	WrData1	87h	Write Register Command.
5	WrData2	XXXX_XXXXb	Bit[0] is Reserved. Bits[7:1] select the thread to address. 00h=Thread0 7Fh=Thread127.
6	WrData3	XXh	Register Data[7:0].
7	WrData4	XXh	Register Data[15:8]. Optional.
8	WrData5	XXh	Register Data[23:16]. Optional.
9	WrData6	XXh	Register Data[31:24]. Optional.
10	WrData7	XXh	Register Data[39:32]. Optional.
11	WrData8	XXh	Register Data[47:40]. Optional.
12	WrData9	XXh	Register Data[55:48]. Optional.
13	WrData10	XXh	Register Data[63:56]. Optional.
14	PEC	XXh	Optional PEC byte.
7+WrD ataLen	Slave Address	0111_XXX1b	Read Address.
8+WrD ataLen	RdDataLen	01h	Number of bytes returned.
9+WrD ataLen	Status	XXh	Status Code.
10+Wr DataLe n	PEC	XXh	Optional PEC byte.

## 5.4.2.1.3 SB-RMI Protocol Status Codes

The legal values for the Status byte of the SB-RMI processor state accesses are shown in the following table.

Table 72: SB-RMI Status Codes

Status Code	Name	Description	
00h	Success	Command.	
11h	Command Timeout	Command did not complete before an SMBus timeout occurred. This status code will never occur if (SBRMI_x01[TimeoutDis] == 1). MP has not sent the request to CPU/NB.	
22h	Warm reset	A warm reset occurred during the transaction.	
40h	Unknown Command	The value in Command Format field is not recognized.	
	Format		
41h	Invalid Read Length	The value in RdDataLen is less than 1 or greater than 32.	
42h	Excessive Data	The sum of the RdDataLen and WrDataLen is greater than 32 and	
	Length	RdDataLen is greater than or equal to 1 and less than or equal to 32.	
44h	Invalid thread	Invalid thread selected.	
45h	Unsupported	Command not supported by the processor.	
	Command		

81h	Command Aborted	The processor core targeted by the command could not start the command
		and was aborted by the processor.

### 5.4.2.2 SB-RMI Mailbox Service

SB-RMI supports soft mailbox service request to MP1 (power management firmware) through SBRMI inbound/outbound message registers. The message type is defined in the following table.

Table 73: SB-RMI Soft Mailbox Message

Command	Message	Description	Command Data In	Command Data Out
01h2Fh	Reserved	N/A	N/A	N/A
30h		Set Sustained power limit for SOC package.	[31:0]=SPL in mW.	None
31h	WRITE_FAST_PP Set APU power limit for system power supply peak control.		[31:0]=fPPT in mW.	None
32h	WRITE_SLOW_P PT_LIMIT	Set APU power limit for system power supply thermal control.	[31:0]=sPPT in mW.	None
33h	WRITE_SLOW_P PT_TIME_CONST ANT	Set residency at fPPT.	[31:0]=sPPt Time Constant in seconds.	None
34h	WRITE_THERMC TL_LIMIT	Set the thermal throttling limit.	[31:0]=Therm limit in degree Celsius.	None
35h	WRITE_VRM_V DD_CURRENT_L IMIT	Set VDDCR_VDD TDC.	[31:0]=VDD TDC in mA.	None
36h	WRITE_VRM_V Set VDDCR_VDD EDC. DD_MAXIMUM_ CURRENT_LIMI T		[31:0]=VDD EDC in mA.	None
37h	WRITE_VRM_SO C_CURRENT_LI MIT	Set VDDCR_SOC TDC.	[31:0]=SOC TDC in mA.	None
38h	WRITE_VRM_SO C_MAXIMUM_C URRENT_LIMIT	Set VDDCR_SOC EDC.	[31:0]=SOC EDC in mA.	None
39h	WRITE_PROCHO T_L_DEASSERTI ON_RAMP_TIME	Set the PROCHOT_L de- assertion ramp time to take to ramp the CCLK/GFXCLK clocks up to Fmax from Fmin when PROCHOT_L is deasserted. A value of zero means to use the default (20ms) value.	[31:0]=Steps.	None
3Ah	WRITE_STT_SEN SOR_VALUE	Used to send the PCB sensor temperature data for System temperature tracking.	32-bits. [31:24]=Unused. [23:16]=Sensor index. [15:0]=Temperature as signed integer with 8	None

			fractional bits.	
3Bh			[31:0]=sPPT (APU only) in mW.	None
	T_APU	consume when smartshift is enabled.		

#### 5.4.2.2.1 SB-RMI Mailbox Sequence

The sequence is as follows:

- 1. The initiator (BMC) indicates that command is to be serviced by firmware by writing 80h to SBRMI::InBndMsg\_inst7 (SBRMI\_x3F). This register must be set to 80h after reset.
- 2. The initiator (BMC) writes the command to SBRMI::InBndMsg\_inst0 (SBRMI\_x38).
- 3. For Write operations or Read operations, which require additional addressing information as shown in Table 73 [SB-RMI Soft Mailbox Message] above, the initiator (BMC) writes Command Data In[31:0] to SBRMI::InBndMsg\_inst[4:1] {SBRMI\_x3C(MSB):SBRMI\_x39(LSB)}.
- 4. The initiator (BMC) writes 01h to SBRMI::SoftwareInterrupt to notify firmware to perform the requested Read or Write command.
- 5. Firmware reads the message and performs the defined action.
- 6. Firmware writes the original command to outbound message register SBRMI::OutBndMsg\_inst0 (SBRMI\_x30).
- 7. Firmware writes SBRMI::Status[SwAlertSts] = 1 to generate an ALERT (if enabled) to initiator (BMC) to indicate completion of the requested command. Firmware must (if applicable) put the message data into the message registers SBRMI::OutBndMsg\_inst[4:1] {SBRMI\_x34(MSB):SBRMI\_x31(LSB)}.
- 8. Firmware clears the interrupt on SBRMI::SoftwareInterrupt.
- 9. For a Read operation, the initiator (BMC) reads the firmware response Command Data Out[31:0] from SBRMI::OutBndMsg\_inst[4:1] {SBRMI\_x34(MSB):SBRMI\_x31(LSB)}.
- 10. BMC must write 1'b1 to SBRMI::Status[SwAlertSts] to clear the ALERT to initiator (BMC). It is recommended to clear the ALERT upon completion of the current mailbox command.

Table 74: SB-RMI Soft Mailbox Error Code

	I	
Error Type	Description	Code
No error	Mailbox message command executed successfully without an error.	00h
Command Aborted	Mailbox message command is aborted.	01h
Unknown Command	Unknown mailbox message.	02h
Invalid Core	Invalid core is specified in mailbox message parameters.	03h

The mailbox error code is written by Firmware in SBRMI::OutBndMsg\_inst7 (SBRMI\_x37).

#### 5.4.2.3 SB-RMI Boot code status

Boot code will dump the dynamic boot status into SBRMI::MP0OutBndMsg. BMC can then just read this status through SBI interface to determine progress through the boot flow.

#### 5.4.2.4 SB-RMI Register Access

The SB-RMI registers can be read or written from the SMBus interface using the SMBus defined PEC-optional Read Byte and Write Byte protocols with the SB-RMI register number in the command byte or the PEC-optional Block Read and Block Write protocols with the first SB-RMI register number to be accessed in the command byte. Block Read/Write protocol access for SB-RMI registers is controlled by SBRMI::Control[BlkRWEn]. The SB-RMI interface supports Block Writes of up to 32 bytes, and Block Reads of up to 32 bytes as specified by SBRMI::ReadSize[RdSize]. Bytes are returned in ascending register order starting with the first SB-RMI register in the command byte.

### 5.4.2.4.1 SB-RMI Register Block Access

The following example shows a write from SBRMI\_x18 to SBRMI\_x1F using SMBus Block Write protocol with SBRMI::Control[BlkRWEn] set to 1.

Table 75: SB-RMI Register Block Write Protocol

Byte	Byte Name	Value	Notes
1	Slave Address 0111_XXX0b		Write Address.
2	Command	18h	Indicates starting register SBRMI_x18.
3	Byte Count	08h	Number of bytes to write.
4	Data Byte 1	00h	Write a value to SBRMI_x18h.
5	Data Byte 2	00h	Write a value to SBRMI_x19h.
6	Data Byte 3	00h	Write a value to SBRMI_x1Ah.
7	Data Byte 4	00h	Write a value to SBRMI_x1Bh.
8	Data Byte 5	00h	Write a value to SBRMI_x1Ch.
9	Data Byte 6	00h	Write a value to SBRMI_x1Dh.
10	Data Byte 7	00h	Write a value to SBRMI_x1Eh.
11	Data Byte 8	00h	Write a value to SBRMI_x1Fh.
12	PEC	XXh	Optional PEC byte.

The following example shows a read from SBRMI\_x10 to SBRMI\_x17 using SMBus Block Read protocol with SBRMI::Control[BlkRWEn] set to 1 and SBRMI::ReadSize[RdSize] set to 8.

*Table 76: SB-RMI Register Block Read Protocol* 

Byte	Byte Name Value		Notes
1	Slave Address 0111_XXX0b		Write Address.
2	Command	10h	Indicates starting register SBRMI_x10.
3	Slave Address	0111_XXX1b	Read Address.
4	Byte Count	08h	Number of bytes to read.
5	Data Byte 1	00h	Read a value from SBRMI_x10h.
6	Data Byte 2	00h	Read a value from SBRMI_x11h.
7	Data Byte 3	00h	Read a value from SBRMI_x12h.
8	Data Byte 4	00h	Read a value from SBRMI_x13h.
9	Data Byte 5	00h	Read a value from SBRMI_x14h.
10	Data Byte 6	00h	Read a value from SBRMI_x15h.
11	Data Byte 7	00h	Read a value from SBRMI_x16h.
12	Data Byte 8	00h	Read a value from SBRMI_x17h.
13	PEC	XXh	Optional PEC byte.

### 5.4.2.4.2 SB-RMI Register Byte Access

The following example shows a write to SBRMI\_x03 using the SMBus Write Byte protocol with SBRMI::Control[BlkRWEn] set to 0.

Table 77: SB-RMI Register Write Byte Protocol

Byte	Byte Name Value		Notes
1	Slave Address	0111_XXX0b	Write Address.

2	2 Command 03h Indicates SB-RMI register 03.		Indicates SB-RMI register 03.
3	Data Byte	04h	Write a value of 04h.
4	PEC	XXh	Optional PEC byte.

The following example shows a read from SBRMI\_x03 using the SMBus Read Byte protocol with SBRMI::Control[BlkRWEn] set to 0.

Table 78: SB-RMI Register Read Byte Protocol

Byte	Byte Name Value		Notes
1	Slave Address 0111_XXX0b		Write Address.
2	Command 03h		Indicates SB-RMI register 03.
3	Slave Address 0111_XXX1b		Read address.
4	Data Byte	04h	Value of SBRMI_x03h.
5	PEC	XXh	Optional PEC byte.

#### **5.4.2.5 SB-RMI Alert**

The processor alerts the SBI when a Machine Check Exception occurs within the system. The Machine Check Exception status is reflected in registers SBRMI\_x01[F:0].

The processor alerts the SBI on system fatal error event. This status is reflected in SBRMI\_x02[SwAlertSts]. To enable this functionality, SBRMI\_x01[SwAlertMask] must be clear.

#### 5.4.3 SBI Error Detection and Recovery

This section describes the various error detection and recovery methods that can be used on the SBI bus. The important item in providing a high reliability SBI connection is the ability to detect when an error occurs and to gracefully recover from that error. When the SBI connections are noisy, messages can become garbled which, in turn, may cause undefined behavior on the SBI bus. The most common noise sources are cross-talk and clock skew. Cross-talk results when the SBI connections are routed too close to other signal carrying lines. Clock skew is usually a result of higher than expected capacitance, between the SBI signals (clock and / or data) and ground, which causes the master and slave devices to disagree on when data should be stable and when it is allowed to be changing.

#### **5.4.3.1** Error Detection

SBI provides several methods of error detection: protocol ACK/NAK, packet error correction (PEC) fields, and timeouts. The ACK/NAK mechanism is always active in SBI, but the PEC and timeouts are optional.

#### 5.4.3.1.1 ACK/NAK Mechanism

After each byte of an SBI message, the device receiving that byte must either acknowledge (ACK) that it received the byte correctly, or deny (NAK) that the byte was correctly received. This is most easily seen in the case of the address bytes which follow a START (or REPEATED START) sequence, but can be used anywhere in the message. In the case of an address byte, if a slave device recognizes the address, it will respond with an ACK and await the rest of the message. If a slave device does not recognize the message, it will respond with a NAK and ignore the rest of the message.

### 5.4.3.1.2 Packet Error Correction (PEC)

The RMI protocols allow for PEC bytes to be appended to messages. The sending side calculates the PEC, based on the

data it intends to transmit, and appends it the transmitted data. The receiving side calculates the PEC based on the data it actually receives and compares that to the PEC it receives. If the two PECs do not match, an error has occurred and the message should be discarded. When a device detects a PEC mismatch, it should send a NAK in response to the PEC. No special programming is needed to enable the PEC on AMD devices. If the PEC is present on an incoming message, the device will verify the PEC and ACK or NAK as appropriate. The PEC is always calculated on outgoing messages. It is up to the bus master to request the PEC by sending clocks for that byte before sending either a NAK or a STOP sequence.

#### **5.4.3.1.3 Bus Timeouts**

Bus timeouts should be enabled to prevent a device waiting indefinitely on a message that may not be coming. Some timeouts are used to prevent the SBI bus from waiting for a response from a CPU that is in a power-saving idle mode. Other timeouts are used to allow the slave device to recognize that the bus master is attempting to reset all of the devices on the SBI bus. Either way, when a device recognizes a timeout, it should abort its current message transfer.

#### 5.4.3.2 Error Recovery

The simplest form of error recovery is a retry. When the bus master detects an unexpected NAK, it should abort the current transfer and retry the message sequence. In some cases, however, a message can be so garbled that a simple retry is insufficient. This can occur, if there are multiple devices on the bus and a garbled address byte has caused the wrong slave device to be selected. That slave device may even continue to transmit during the retry. In those cases, it will be necessary to force a reset of all devices on the SBI bus, before retrying the message transfer.

#### **5.4.3.2.1 SBI Bus Reset**

The bus master can hold the clock low for a period longer the standard timeout in order to force slave devices off the bus (see docSMB section 3.1.1.3 of the System Management Bus (SMBus) Specification, version 2.0). All SBI slave devices are required to reset their communications if another device holds the clock line low for longer than TTimeout, min (25 milliseconds). The devices are required to complete their reset within TTimeout, max (35 milliseconds). SBI bus masters should use the extended timeout to force a reset of all slave devices if a simple retry does not remove an error condition.

### 5.5 SBI Physical Interface

#### 5.5.1 SBI SMBus Address

The SMBus address is really 7 bits. Some vendors and the SMBus specification show the address as 8 bits: bits[7:1] as the left-justified address, and bit[0] as the Read/Write flag, where 0 indicates a Write and 1 indicates a Read. Some vendors use only the 7 bits to describe the address.

#### 5.5.2 SBI Bus Timing

SBI supports 100KHz standard-mode and 400 KHz fast-mode I2C operation. Refer to the standard-mode and fast-mode timing parameters in the I2C specification.

#### 5.6 SB-RMI Registers

Reads to unimplemented registers return 00h. Writes to unimplemented registers are discarded.

#### SBRMIx00 [Revision] (SBRMI::Revision)

Read-only. Reset: 10h.

Bits	Description
7:0	<b>Revision</b> : <b>SB-RMI revision</b> . Read-only. Reset: 10h. This field specifies the APML specification revision that the
	product is compliant to. 0x10=1.0x Revision.

## SBRMIx01 [Control] (SBRMI::Control)

0211	HAVI [CONTO] (CERTIFICATION)
Read-	write. Reset: 01h.
Bits	Description
7	<b>PECEn</b> : <b>packet error checking enable</b> . Read-write. Reset: 0. This only controls the intermediate PEC of the SBI
	Modified Block Write-Block Read Process Call. 0=Intermediate PEC is disabled. 1=Intermediate PEC is enabled.
6:5	Reserved.
4	<b>SwAlertMask</b> : <b>software alert mask</b> . Read-write. Reset: 0. 0=Alert_L signaling is enabled when
	SBRMI_x02SwAlertSts is set. 1=Alert_L signaling is disabled when SBRMI_x02SwAlertSts is set.
3	BlkRWEn: block read/write enable. Read-write. Reset: 0. Controls Block Read/Write access to register ranges
	SBRMI_x[4F:10] and SBRMI_x[9F:80]. 0=SMBus accesses can only use the Byte Read/Write protocol.
	1=SMBus accesses can only use the Block Read/Write protocol. NOTE: All other register ranges only support
	Byte Read/Write access, independent of the state of the BlkRWEn control bit.
2	<b>TimeoutDis</b> : <b>SB-RMI timeout disable</b> . Read-write. Reset: 0. 1=SMBus defined timeouts are disabled. If the SB-
	TSI interface is also in use, SMBus timeouts should be enabled or disabled in a consistent manner on both
	interfaces. The SB-TSI timeout setting is used by SB-RMI until the SMBus interface can determine which
	interface is targeted by the transaction.
1	<b>AraDis</b> : <b>SB-RMI ARA disable</b> . Read-write. Reset: 0. 1=Sending of an ARA response is disabled. 0=Sending of
	an ARA response is enabled.
0	<b>AlertMask</b> : <b>SB-RMI alert mask</b> . Read-write. Reset: 1. Read-write; set-by-hardware if AraDis=0 and a
	successful ARA is sent. 1=Alert_L signaling disabled. 0=Alert_L is asserted if any unmasked event is present in
	the [The Alert Status Registers] SBRMI_x1[F:0], or if SBRMI_x02[SwAlertSts] == 1 and SwAlertMask == 0.

### SBRMIx02 [Status] (SBRMI::Status)

Reset:	00h.
Bits	Description
7:2	Reserved.
1	<b>SwAlertSts: SB-RMI software alert status</b> . Read-write, Volatile. Reset: 0. Write-one-to-clear from the SMBus interface; Read-write from the processor. Set by firmware as a result of a Machine Check Exception prior to the MCE related warm reset. Set by firmware to indicate the completion of a mailbox operation.
0	AlertSts: SB-RMI alert status. Read-only, Volatile. Reset: 0. Read-only. 1=Alert event present in SBRMI::AlertStatus.

SBRM	11x03 [Rea	ad Size] (SBRM1::ReadSize)	
Read-v	write. Rese	et: 01h.	
This re	egister spe	cifies the number of bytes to return when using the block read protocol to read SBRMI_x[4F:10] and	
SBRM	II_x[90:80	].	
Bits	Descripti	on	
7:6	Reserved.		
5:0	<b>RdSize</b> : <b>read size</b> . Read-write. Reset: 01h. Specifies the number of bytes to return when using the block read		
	protocol.		
	ValidValu	ies:	
	Value Description		
	00h Reserved.		
	20h-01h <value> bytes.</value>		
	3Fh-21h	Reserved.	

### SBRMIx04 [Thread Enable Status] (SBRMI::ThreadEnableStatus)

Read-	Read-only.					
Bits	Description					
7:0	threadEnStat: thread enable status. Read-only.					
	<b>Description</b> : 1=Thread is enabled.					
	Offset[7:0]	inst	Description			
	04h	0	Threads[7:0].			

### SBRMIx[06...D3] [Reserved Registers] (SBRMI::Reserved)

Read-	Read-only.				
_inst[7:0	_inst[7:0]; SBRMIx[D[3:0],0F,0E,07,06]				
Bits	Description				
7:0	Reserved.				

### SBRMIx1[0...7] [Alert Status] (SBRMI::AlertStatus)

SBRN	SBRMIXI[0/] [Alert Status] (SBRMI::AlertStatus)					
Read,	Read, Write-1-to-clear, Volatile.					
_inst[7:0	0]; SBRMIx1[7:0]					
Bits	Description					
7:4	Reserved.					
3:0	MceStat: MC	E stat	us. Read,Write-1-to-clear,Vol	atile.		
	<b>Description</b> :	Bit vec	tor for threads. 1=MCE occur	rred for thread. Set by hardware.		
	Offset[7:0]	inst	Description			
	10h	0	Threads[48,32,16,0].			
	11h	1	Threads[49,33,17,1].			
	12h	2	Threads[50,34,18,2].			
	13h	3	Threads[51,35,19,3].			
	14h	4	Threads[52,36,20,4].			
	15h	5	Threads[53,37,21,5].			
	16h	6	Threads[54,38,22,6].			
	17h	7	Threads[55,39,23,7].			

### SBRMIx2[0...7] [Alert Mask] (SBRMI::AlertMask)

	oblavimations) [Therefileding (oblavim mercinals)				
Read-	ead-write.				
_inst[7:0	)]; SBRMIx2[7:0]				
Bits	Description				
7:4	Reserved.				
3:0	MceAlertMsl	k: MCl	E <b>alert mask</b> . Read-write.		
	Description:	Bit vec	tor for threads. 1=Alert signaling disabled	for corresponding SBRMI::AlertStatus[MceStat]	
	for thread.			. 0	
	Offset[7:0]	Offset[7:0] inst Description			
	20h	0	Threads[48,32,16,0].		
	21h	1	Threads[49,33,17,1].		
	22h	2	Threads[50,34,18,2].		
	23h	3	Threads[51,35,19,3].		
	24h	4	Threads[52,36,20,4].		
	25h	5	Threads[53,37,21,5].		
	26h	6	Threads[54,38,22,6].		
	27h	7	Threads[55,39,23,7].		

### SBRMIx3[0...7] [Out-Bound Message] (SBRMI::OutBndMsg)

Read-write. Reset: 00h.

inst[7:0]; SBRMIx3[7:0]

#### Bits Description

7:0 **OutBndMsg: outbound message data**. Read-write. Reset: 00h.

**Description**: Read-write from the processor; Read-only from the SMBus interface.

Usage convention is:

- SBRMI::OutBndMsg\_inst0 is command copied by firmware from SBRMI::InBndMsg\_inst0.
- SBRMI::OutBndMsg\_inst[4:1] are 32-bit data.
- SBRMI::OutBndMsg\_inst[6:5] are Reserved.
- SBRMI::OutBndMsg\_inst[7] contains Mailbox Error Code, per Table 74 [SB-RMI Soft Mailbox Error Code]

Offset[7:0]	inst	Description
30h	0	Outbound message 0.
31h	1	Outbound message 1.
32h	2	Outbound message 2.
33h	3	Outbound message 3.
34h	4	Outbound message 4.
35h	5	Outbound message 5.
36h	6	Outbound message 6.
37h	7	Outbound message 7.

### SBRMIx3[8...F] [In-Bound Message] (SBRMI::InBndMsg)

Read-write. Reset: 00h.

\_inst[7:0]; SBRMIx3[F:8]

#### Bits Description

7:0 **InBndMsg: inbound message data**. Read-write. Reset: 00h.

**Description**: Read-write from the SMBus interface; Read-only from the processor. These registers are used for communicating 32-bit messages from BMC to firmware.

Usage convention is:

- SBRMI::InBndMsg inst0 is command.
- SBRMI::InBndMsg\_inst[4:1] are 32-bit data.
- SBRMI::InBndMsg\_inst[6:5] are Reserved.
- SBRMI::InBndMsg\_inst7: Bit[7] Must be 1'b1 to send message to firmware.

Offset[7:0]	inst	Description
38h	0	Inbound message 0.
39h	1	Inbound message 1.
3Ah	2	Inbound message 2.
3Bh	3	Inbound message 3.
3Ch	4	Inbound message 4.
3Dh	5	Inbound message 5.
3Eh	6	Inbound message 6.
3Fh	7	Inbound message 7.

#### SBRMIx40 [Software Interrupt] (SBRMI::SoftwareInterrupt)

Read, Write-1-only. Reset: 00h.

This register is used by the SMBus master to generate an interrupt to the processor to indicate that a message is available.

Bits	Description
	_

7:1 Reserved.

**SwInt: firmware interrupt**. Read, Write-1-only. Reset: 0. Read, Write-1-only from the SMBus interface; Read, Write-1-to-clear from firmware. 1=Indicates a firmware mailbox service request.

#### SBRMIx41 [Thread Number] (SBRMI::ThreadNumber)

Read-write. Reset: 00h.

This register indicates the maximum number of threads present.

### Bits Description

7:0 **threadNum: thread number**. Read-write. Reset: 00h. Read-only from the SMBus interface. Specifies the maximum number of threads present. Range of available threads 08h – 01h. Firmware loads the initial value based on the maximum number of threads available after any fused off or soft-down-coring is complete.

### SBRMIx42 [Reserved register] (SBRMI::Reserve)

Read-	-write. Reset: 00h.		
This r	This register is Reserved.		
Bits	Description		
7:1	Reserved.		
0	<b>Reserve: Reserved register.</b> Read-write. Reset: 0. This is a Reserved register bit.		

### SBRMIx8[0...7] [MP0 Out-Bound Message] (SBRMI::MP0OutBndMsg)

SDKI	SBRM1x8[0/] [MP0 Out-Bound Message] (SBRM1::MP0OutBndMsg)					
Read-	Read-write. Reset: 00h.					
_inst[7:0	]; SBRMIx8[7:0]					
Bits	Description					
7:0	MP0OutBnd	Msg: o	utbound message data. Read-write	e. Reset: 00h.		
	<b>Description</b> : 1	Read-w	rite from the processor; Read-only	from the SMBus interface.		
			0 0	firmware running on the MP0 to the SMBus master.		
	MP0 boot stat	us is dy	mamically written to this register du	uring the boot process.		
	Offset[7:0]	inst	Description			
	80h	0	MP0 Outbound message 0.			
	81h	1	MP0 Outbound message 1.			
	82h	2	MP0 Outbound message 2.			
	83h	3	MP0 Outbound message 3.			
	84h	4	MP0 Outbound message 4.			
	85h	5	MP0 Outbound message 5.			
	86h	6	MP0 Outbound message 6.			
	87h	7	MP0 Outbound message 7.			

### **6** SB Temperature Sensor Interface (SB-TSI)

#### 6.1 Overview

The SBI temperature sensor interface (SB-TSI) is an emulation of the software and physical interface of a typical 8-pin remote temperature sensor (RTS), see Figure 24 [RTS Thermal Management Example]. The goal is to resemble a typical RTS so that KBC or BMC firmware requires minimal changes for future AMD products, see Figure 25 [SB-TSI Thermal Management Example]. SB-TSI supports the SMBus protocols that typical RTS supports.




Figure 24: RTS Thermal Management Example




Figure 25: SB-TSI Thermal Management Example

Refer to the following external sources for additional information.

- System Management Bus (SMBus) specification. See docSMB.
- I2C-bus Specification and User Manual, Revision 03. See docI2C.

#### 6.1.1 Definitions

*Table 79: SB-TSI Definitions* 

Term	Description
ВМС	Base management controller.
TCC	Temperature calculation circuit.
Tctl	Processor temperature control value.

TSM	Temperature sensor macro.	
SB-TSI	Sideband Internal Temperature Sensor Interface. See APML.	

#### 6.2 SB-TSI Protocol

The SB-TSI largely follows SMBus v2.0 specification except:

- The combined-format repeated start sequence is not supported in standard-mode and fast-mode. The response of the processor's SB-TSI to the sequence in undefined.
- Only 7-bit SMBus addresses are supported.
- SB-TSI implements the Send/Receive Byte and Read/Write Byte protocols.
- SB-TSI registers can only be written by using a Write byte command.
- Address Resolution Protocol (ARP) is not supported.
- Packet Error Checking (PEC) is not supported.
- The usage of unsupported protocols may lead to an undefined bus condition.
- To release the bus from an undefined condition and to reset the SB-TSI slave, the bus master must hold the clock low for a duration of time that is longer than Ttimeout.max, as specified for SMBus. The time-out needs to be enabled by SBTSI::TimeoutConfig[TimeoutEn] = 1.

### 6.2.1 SB-TSI Send/Receive Byte Protocol

A SMBus master can Read SB-TSI registers by issuing a send byte command with the address of the register to be read as the data byte followed by a receive byte command.

#### **6.2.1.1** SB-TSI Address Pointer

The SB-TSI controller has an internal address pointer that is updated when a register is accessed using a Read or Write byte command or when a send byte command is received. This address pointer is used to determine the address of the register being read when a receive byte command is processed by the controller.

#### 6.2.2 SB-TSI Read/Write Byte Protocol

An SMBus master can Read or Write SB-TSI registers by issuing a Read or a Write byte command with the address of the register to be read or written in the command code field.

#### 6.2.3 Alert Behavior

The ALERT\_L pin is asserted if (SBTSI::Status[TempHighAlert] || SBTSI::Status[TempLowAlert]) && ~SBTSI::Config[AlertMask] as shown in Figure 3. The following registers also affect temperature alert behavior.

- SBTSI::Config[AraDis]: Disables ARA response.
- SBTSI::UpdateRate[UpRate]: Specifies rate at which temperature thresholds are checked.
- {SBTSI::HiTempInt[HiTempInt], SBTSI::HiTempDec[HiTempDec]}: Sets high temperature threshold.
- {SBTSI::LoTempInt[LoTempInt], SBTSI::LoTempDec[LoTempDec]}: Sets low temperature threshold.
- SBTSI::AlertThreshold[AlertThr]: Specifies number of consecutive temperature samples to assert an alert.
- SBTSI::AlertConfig[AlertCompEn]: Specifies ALERT\_L pin to be in latched or comparator mode. Affects ARA.




Figure 26: Alert Assertion Diagram

#### 6.2.4 Atomic Read Mechanism

To ensure that the two required Reads (integer and decimal) for reading the CPU temperature are always originated from one temperature value, atomic reading procedures are required. SB-TSI offers functions to maintain atomicity between the temperature integer and decimal bytes.

[The SB-TSI Configuration Register] SBTSI::Config[ReadOrder] specifies the order for reading integer and decimal part of the CPU temperature value for atomic CPU temperature Reads. If SBTSI::Config[ReadOrder] is 0, then a Read of the integer part (SBTSI::CpuTempInt) of the CPU temperature triggers a latch of the decimal part (SBTSI::CpuTempDec) until the next Read of the integer part. This latch syncs the decimal part with the integer part. The integer part is continuously updated.

If SBTSI::Config[ReadOrder] is 1, then the Read order to ensure atomicity is Reversed, i.e., decimal part = first, integer part = second.

If it is not possible to ensure a dedicated Read order as described above, the Run/Stop bit ([The SB-TSI Configuration Register] SBTSI::Config[RunStop]) may be used to provide atomicity of reading the CPU temperature. If this bit is 0, the CPU temperature registers are updated continuously. If it is 1, they get frozen and always deliver their last value on Read requests.

- Set SBTSI::Config[RunStop].
- Read the integer (SBTSI::CpuTempInt) or the decimal (SBTSI::CpuTempDec) part of the CPU temperature.
- Read the remaining part of the CPU temperature.
- Clear SBTSI::Config[RunStop].

#### 6.2.5 SB-TSI Temperature and Threshold Encodings

SB-TSI CPU temperature readings and limit registers encode the temperature in increments of 0.125 from 0 to 255.875. The high byte represents the integer portion of the temperature from 0 to 255. One increment in the high byte is equivalent to a step of one. The upper three bits of the low byte represent the decimal portion of the temperature. One increment of these bits is equivalent to a step of 0.125.

*Table 80: SB-TSI CPU Temperature and Threshold Encoding Examples* 

	1	1
Temperature	Temperature High Byte	Temperature Low Byte
	SBTSI::CpuTempInt[CpuTempInt]	SBTSI::CpuTempDec[CpuTempDec]
	SBTSI::HiTempInt[HiTempInt]	SBTSI::HiTempDec[HiTempDec]

	SBTSI::LoTempInt[LoTempInt] SBTSI::LoTen	
0.000 °C 0000_0000b		0000_0000Ь
1.000 °C	0000_0001b	0000_0000Ь
25.125 °C	0001_1001b	0010_0000b
50.875 °C	0011_0010b	1110_0000b
90.000 °C	0101_1010b	0000_0000b

### 6.2.6 SB-TSI Temperature Offset Encoding

By default, SBTSI::CpuTempInt and SBTSI::CpuTempDec provide Tctl from the processor. The temperature offset registers allow the system to adjust the SB-TSI temperature from Tctl.

The SB-TSI temperature offset registers use a different encoding in order to provide negative temperature values. SBTSI::CpuTempOffInt[CpuTempOffInt] and SBTSI::CpuTempOffDec[CpuTempOffDec] form an 11-bit, 2's complement value representing the temperature offset. The high byte encodes the integer portion of the temperature and the upper three bits of the low byte represent the fractional portion of the temperature offset. One increment of these bits is equivalent to a step of 0.125 °C. After reset the offset is always set to 0 °C. Software needs to adjust the offset to the appropriate level.

Table 81: SB-TSI Temperature Offset Encoding Examples

Temperature	Temperature High Byte	Temperature Low Byte
	SBTSI::CpuTempOffIn	SBTSI::CpuTempOffDe
	t[CpuTempOffInt]	c[CpuTempOffDec]
-10.375 °C	1111_0101b	1010_0000b
-0.250 °C	1111_111b	1100_0000b
0.000 °C	0000_0000Ь	0000_0000Ь
0.875 °C	0000_0000b	1110_0000b
10.000 °C	0000_1010b	0000_0000Ь

### **6.3** SB-TSI Physical Interface

This chapter describes the physical interface of the SB-TSI.

#### 6.3.1 SB-TSI SMBus Address

The SMBus address is really 7 bits. Some vendors and the SMBus specification show the address as 8 bits: bits[7:1] as the left-justified address, and bit[0] as the Read/Write flag, where 0 indicates a Write and 1 indicates a Read. Some vendors use only the 7 bits to describe the address. The addresses can vary with address select pins.

*Table 82: SB-TSI Address Encodings* 

Socket ID	SB-TSI Address	
0b	98h for 8-bit or 4Ch for 7-bit.	
1b	90h for 8-bit or 48h for 7-bit.	

#### 6.3.2 SB-TSI Bus Timing

SB-TSI supports standard-mode (100 kHz) and fast-mode (400 kHz) according to the I2C-bus Specification and User Manual.

#### **6.3.3** SB-TSI Bus Electrical Parameters

SB-TSI conforms to most of the I2C fast-mode electrical parameters. See the Electrical Data Sheet for the processor family for electrical parameters.

#### 6.3.4 Pass-FET Option

The KBC may not have the capability to directly interface to SB-TSI. Pass FETs may be used to create two SMBus segments, as shown in the following diagram.




Figure 27: Pass FET Implementation

#### Notes:

- SCL and SDA pull-up resistors (R5 and R6, respectively) are the normal pull-up resistors for an SMBus segment and are not part of the translation circuit. They are shown for completeness.
- The gates of the FETs are tied to a voltage approximately Vgs above the lower rail voltage. A resistive divider is shown, but a convenient power rail would do nicely.
- Care must be taken to install the FETs so that any body diode does not conduct.
- The key requirement is that the high side drive low enough to register as a low on the low side. (High side Vol < Vil on low side).

#### 6.4 SB-TSI Registers

Reads to unimplemented registers return 00h. Writes to unimplemented registers are discarded.

### SBTSIx01 [CPU Integer Temperature] (SBTSI::CpuTempInt)

## Read-only.

The CPU temperature is calculated by adding the CPU temperature offset (SBTSI::CpuTempOffInt,

SBTSI::CpuTempOffDec) to the processor control temperature (Tctl). SBTSI::CpuTempInt and SBTSI::CpuTempDec combine to return the CPU temperature. For the temperature encoding, see 6.2.5 [SB-TSI Temperature and Threshold Encodings]

Bits	Description
7:0	<b>CpuTempInt</b> : <b>integer CPU temperature value</b> . Read-only. Reset: Cold,XXh. This field returns the integer

portion of the CPU temperature.

### SBTSIx02 [SB-TSI Status] (SBTSI::Status)

#### Read-only, Volatile.

If SBTSI::AlertConfig[AlertCompEn] == 0, the temperature alert is latched high until the alert is Read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. See 6.2.3 [Alert Behavior].

condit	onditions for temperature and number of samples. See 6.2.3 [Afert Benavior].		
Bits	Description Description		
7:5	Reserved.		
4	<b>TempHighAlert</b> : <b>temperature high alert</b> . Read-only, Volatile. Reset: Cold, X. 1=Indicates that the CPU		
	temperature is greater than or equal to the high temperature threshold (SBTSI::HiTempInt, SBTSI::HiTempDec)		
	for SBTSI::AlertThreshold[AlertThr] consecutive samples. 0=Indicates that the CPU temperature is less than the		
	high temperature threshold (SBTSI::HiTempInt, SBTSI::HiTempDec) for SBTSI::AlertThreshold[AlertThr]		
	samples and SBTSI::AlertConfig[AlertCompEn] == 1. Hardware will clear this bit when Read if		
	SBTSI::AlertConfig[AlertCompEn] == 0.		
3	<b>TempLowAlert</b> : <b>temperature low alert</b> . Read-only, Volatile. Reset: Cold, X. 1=Indicates that the CPU		
	temperature is less than or equal to the low temperature threshold (SBTSI::LoTempInt, SBTSI::LoTempDec) for		
	SBTSI::AlertThreshold[AlertThr] consecutive samples. 0=Indicates the CPU temperature is greater than the low		
	temperature threshold (SBTSI::LoTempInt, SBTSI::LoTempDec) for SBTSI::AlertThreshold[AlertThr] samples		
	and SBTSI::AlertConfig[AlertCompEn] == 1. Hardware will clear this bit when Read if		
	SBTSI::AlertConfig[AlertCompEn] == 0.		
2:0	Reserved.		

#### SBTSIx03 [SB-TSI Configuration] (SBTSI::Config)

Reset: Cold,00h.

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI::ConfigWr. See 6.2.3 [Alert Behavior] and 6.2.4 [Atomic Read Mechanism].

6.2.3 [	6.2.3 [Alert Behavior] and 6.2.4 [Atomic Read Mechanism].		
Bits	S Description		
7	<b>AlertMask</b> : <b>alert mask</b> . Read-only, Volatile. Reset: Cold, 0. 0=ALERT_L pin enabled. 1=ALERT_L pin disabled and does not assert. IF (SBTSI::Config[AraDis] == 0) THEN Read-only; set-by-hardware. ELSE Read-only		
	ENDIF. Hardware sets this bit if SBTSI::Config[AraDis] == 0, either SBTSI::Status[TempHighAlert] == 1 or		
	SBTSI::Status[TempLowAlert] == 1, and a successful ARA is sent.		
6	<b>RunStop</b> : <b>run stop</b> . Read-only. Reset: Cold,0. 0=Updates to SBTSI::CpuTempInt and SBTSI::CpuTempDec and		
	the alert comparisons are enabled; Alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the		
	corresponding timer (specified by SBTSI::UpdateRate[UpRate]) continue to update. 1=Updates to		
SBTSI::CpuTempInt and SBTSI::CpuTempDec and the alert comparisons are disabled; Alert history co			
(specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding timer (specified by			
SBTSI::UpdateRate[UpRate]) are stopped. See 6.2.4 [Atomic Read Mechanism] for further details.			
5 <b>ReadOrder</b> : <b>atomic read order</b> . Read-only. Reset: Cold,0. 0=Reading SBTSI::CpuTempInt causes the star			
	SBTSI::CpuTempDec to be latched. 1=Reading SBTSI::CpuTempDec causes the state of SBTSI::CpuTempInt to		
	be latched. See 6.2.4 [Atomic Read Mechanism] for further details.		
4:2	Reserved.		
1	AraDis: ARA disable. Read-only. Reset: Cold,0. Read-only. 1=ARA response disabled.		

#### SBTSIx04 [Update Rate] (SBTSI::UpdateRate)

Read-write.		Rε	eset:	Cold,08h.
ъ.	1	•	. •	

Bits	Description

Reserved.

7:0 **UpRate: update rate.** Read-write. Reset: Cold,08h. This field specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred. Write access causes a reset of the alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding timer (specified by SBTSI::UpdateRate[UpRate]).

ValidV	alues:
Value	P Description
00h	0.0625 Hz
01h	0.125 Hz
02h	0.25 Hz
03h	0.5 Hz
04h	1 Hz
05h	2 Hz
06h	4 Hz
07h	8 Hz
08h	16 Hz
09h	32 Hz
0Ah	64 Hz
FFh-	Reserved.
0Bh	

### SBTSIx07 [High Temperature Integer Threshold] (SBTSI::HiTempInt)

Read-write. Reset: Cold,46h.

The high temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is greater than or equal to the threshold. SBTSI::HiTempInt and SBTSI::HiTempDec combine to specify the high temperature threshold. See 6.2.5 [SB-TSI Temperature and Threshold Encodings]. Reset value equals 70 °C. Write access causes a reset of the alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding timer (specified by SBTSI::UpdateRate[UpRate]). See 6.2.3 [Alert Behavior].

Bits	Description
7:0	<b>HiTempInt</b> : high temperature integer threshold. Read-write. Reset: Cold,46h. This field specifies the integer
	portion of the high temperature threshold.

#### SBTSIx08 [Low Temperature Integer Threshold] (SBTSI::LoTempInt)

Read-write. Reset: Cold.00h.

The low temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is less than or equal to the threshold. SBTSI::LoTempInt and SBTSI::LoTempDec combine to specify the low temperature threshold. See 6.2.5 [SB-TSI Temperature and Threshold Encodings]. Write access causes a reset of the alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding timer (specified by SBTSI::UpdateRate[UpRate]). See 6.2.3 [Alert Behavior].

	Bits	Description
Ī	7:0	<b>LoTempInt</b> : <b>low temperature integer threshold</b> . Read-write. Reset: Cold,00h. This field specifies the integer
		portion of the low temperature threshold.

#### SBTSIx09 [SB-TSI Configuration Write] (SBTSI::ConfigWr)

	5 3 7		
Read-	Read-write. Reset: Cold,00h.		
This r	egister provides write access to SBTSI::Config.		
Bits	Description		
7	AlertMask: alert mask. Read-write. Reset: Cold,0. See SBTSI::Config[AlertMask].		
6	RunStop: run stop. Read-write. Reset: Cold,0. See SBTSI::Config[RunStop].		
5	5 <b>ReadOrder</b> : <b>atomic read order</b> . Read-write. Reset: Cold,0. See SBTSI::Config[ReadOrder].		
4:2	Reserved.		
1	AraDis: ARA disable. Read-write. Reset: Cold,0. See SBTSI::Config[AraDis].		
0	Reserved.		

#### SBTSIx10 [CPU Decimal Temperature] (SBTSI::CpuTempDec)

Read-only.

See SBTSI::CpuTempInt.		
Bits	Description	
7:5	<b>CpuTempDec</b> : <b>decimal CPU temperature value</b> . Read-only. Reset: Cold,XXXb. Read-only. This field returns	
	the decimal portion of the CPU temperature.	
4:0	Reserved.	

### SBTSIx11 [CPU Temperature Offset High Byte] (SBTSI::CpuTempOffInt)

Read-write. Reset: Cold,00h.

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset. See 6.2.6 [SB-TSI Temperature Offset Encoding] for encoding details.

### Bits Description

7:0 **CpuTempOffInt: CPU temperature integer offset.** Read-write. Reset: Cold,00h. This field specifies the integer portion of the CPU temperature offset added to Tctl to calculate the CPU temperature. Write access causes a reset of the alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding timer (specified by SBTSI::UpdateRate[UpRate]).

### SBTSIx12 [CPU Temperature Decimal Offset] (SBTSI::CpuTempOffDec)

Read-write. Reset: Cold,00h.

See SBTSI::CpuTempOffInt.

Bits Description

7:5 CpuTempOffDec: CPU temperature decimal offset. Read-write. Reset: Cold,0h. This field specifies the decimal/fractional portion of the CPU temperature offset added to Tctl to calculate the CPU temperature. Write access causes a reset of the alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the

4:0 Reserved.

### SBTSIx13 [High Temperature Decimal Threshold] (SBTSI::HiTempDec)

corresponding timer (specified by SBTSI::UpdateRate[UpRate]).

Read-write. Reset: Cold,00h. See SBTSI::HiTempInt.

#### Bits Description

- 7:5 **HiTempDec**: **high temperature decimal threshold**. Read-write. Reset: Cold,0h. This field specifies the decimal portion of the high temperature threshold.
- 4:0 Reserved.

#### SBTSIx14 [Low Temperature Decimal Threshold] (SBTSI::LoTempDec)

Read-write. Reset: Cold,00h.

See SBTSI::LoTempInt.

#### Bits Description

- 7:5 **LoTempDec**: **low temperature decimal threshold**. Read-write. Reset: Cold,0h. This field specifies the decimal portion of the low temperature threshold.
- 4:0 Reserved.

#### SBTSIx22 [Timeout Configuration] (SBTSI::TimeoutConfig)

	5 3 ( ),	
Read-write. Reset: Cold,80h.		
Bits	Description	
7	<b>TimeoutEn</b> : <b>SMBus timeout enable</b> . Read-write. Reset: Cold,1. 0=SMBus defined timeout support disabled.	
	1=SMBus defined timeout support enabled. SMBus timeout enable.	
6:0	Reserved.	

#### SBTSIx32 [Alert Threshold Register] (SBTSI::AlertThreshold)

Read-write. Reset: Cold,00h.

See 6.	See 6.2.3 [Alert Behavior].				
Bits	Description				
7:3	Reserved.				
2:0	<b>AlertThr</b> : <b>alert threshold</b> . Read-write. Reset: Cold,0h. Specifies the number of consecutive CPU temperature				
	samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set. For				
	SBTSI::AlertConfig[AlertCompEn] == 1, it specifies the number of consecutive CPU temperature samples for				
	which a temperature alert condition need to remain not valid before the corresponding alert bit gets cleared. Write				
	access resets the alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding				
	timer (specified by SBTSI::UpdateRate[UpRate]). Details in SBTSI::Status.				
	ValidValues:				
	Value Description				
	0h	1 Sample			
	6h-1h	<value+1> Samples</value+1>			
	7h	8 Samples			

### SBTSIxBF [Alert Configuration] (SBTSI::AlertConfig)

Read-write.		
Bits	Description	
7:1	Reserved.	
0	AlertCompEn: alert comparator mode enable. Read-write. Reset: Cold,X. 0=SBTSI::Status[TempHighAlert]	
	and SBTSI::Status[TempLowAlert] are Read to clear. 1=SBTSI::Status[TempHighAlert] and	
	SBTSI::Status[TempLowAlert] are Read-only; ARA response disabled. Write access does not change the alert	
	history counters (specified by SBTSI::AlertThreshold[AlertThr]) or the corresponding timer (specified by	
	SBTSI::UpdateRate[UpRate]). See SBTSI::Status.	

### SBTSIxFE [Manufacture ID] (SBTSI::ManId)

Read-only. Reset: Cold,00h.	
Bits	Description
7:1	Reserved.
0	ManId: Manufacture ID. Read-only. Reset: Cold,0. Returns the AMD manufacture ID.

### SBTSIxFF [Revision] (SBTSI::Revision)

0210	John I [revision] (S2 ISINITEVISION)		
Read-	only. Reset: Cold,04h.		
Bits	Description		
7:0	<b>Revision</b> : <b>SB-TSI revision</b> . Read-only. Reset: Cold,04h. Specifies the SBI temperature sensor interface revision.		

# **List of Namespaces**

Namespace	Heading(s)
Core::X86::Apic	2.1.11.2.2 [Local APIC
	Registers]
Core::X86::Cpuid	2.1.12.1 [CPUID Instruction
•	Functions]
Core::X86::Msr	2.1.13.1 [MSRs -
	MSR0000_xxxx]
	2.1.13.2 [MSRs -
	MSRC000_0xxx]
	2.1.13.3 [MSRs -
	MSRC001_0xxx]
	2.1.13.4 [MSRs -
	MSRC001_1xxx]
Core::X86::Pmc::Core	2.1.14.2 [Large Increment per
	Cycle Events]
	2.1.14.3.1 [Floating-Point
	(FP) Events]
	2.1.14.3.2 [Load/Store (LS) Events]
	2.1.14.3.3 [Instruction Cache
	(IC) and Branch Prediction
	(BP) Events]
	2.1.14.3.4 [DE Events]
	2.1.14.3.5 [EX (SC) Events]
	2.1.14.3.6 [L2 Cache Events]
Core::X86::Pmc::L3	2.1.14.4.1 [L3 Cache PMC
	Events]
Core::X86::Smm	2.1.11.1.6 [System
	Management State]
IO	2.1.7 [PCI Configuration
	Legacy Access]
MCA::CS	3.2.5.8 [CS]
MCA::DE	3.2.5.4 [DE]
MCA::EX	3.2.5.5 [EX]
MCA::FP	3.2.5.6 [FP]
MCA::IF	3.2.5.2 [IF]
MCA::L2	3.2.5.3 [L2]
MCA::L3	3.2.5.7 [L3]
MCA::LS	3.2.5.1 [LS]
MCA::PIE	3.2.5.9 [PIE]
MCA::UMC	3.2.5.10 [UMC]
SBRMI	5.6 [SB-RMI Registers]
SBTSI	6.4 [SB-TSI Registers]
SMU::THM	4.2.1 [Registers]
	[1100101010]

### **List of Definitions**

**ABS**: ABS(integer expression): Remove sign from signed value. **AGESA™**: AMD Generic Encapsulated Software Architecture.

AP: Applications Processor.

APML: Advanced Platform Management Link.

**APU**: Accelerated Processing Unit. **ARA**: Alert response address. **ARP**: Address Resolution Protocol

**BAR**: The BAR, or base address register, physical register mnemonic format is of the form PREFIXxZZZ. PREFIX is an all capital letter name that connotes the BAR to which the offset is added to get the physical address of the operation. ZZZ is the offset.

**BatteryPower**: The system is running from a limited energy or battery power source or otherwise undocked from a continuous power supply. Setting using this definition may be required to change during run time.

BCD: Binary Coded Decimal number format.

**BCS**: Base Configuration Space.

**BIST**: Built-In Self-Test. Hardware within the processor that generates test patterns and verifies that they are stored correctly (in the case of memories) or received without error (in the case of links).

BMC: Base management controller.

**Boot VID**: Boot Voltage ID. This is the VDD and VDDNB voltage level that the processor requests from the external voltage regulator during the initial phase of the cold boot sequence.

**BSC**: Boot strap core. Core 0 of the BSP.

**BSP**: Boot strap processor.

**C-states:** These are ACPI defined core power states. C0 is operational. All other C-states are low-power states in which the processor is not executing code. See docACPI.

**Canonical-address:** An address in which the state of the most-significant implemented bit is duplicated in all the remaining higher-order bits, up to bit 631

**CCX**: Core Complex where more than one core shares L3 resources.

CEIL: CEIL(real expression): Rounds real number up to nearest integer.

**CMP**: Specifies the core number.

**COF**: Current operating frequency of a given clock domain.

**Cold reset**: PWROK is de-asserted and RESET\_L is asserted.

**Configurable**: Indicates that the access type is configurable as described by the documentation.

**CoreCOF**: Core current operating frequency in MHz. CoreCOF = (Core::X86::Msr::PStateDe

f[CpuFid[7:0]]/Core::X86::Msr::PStateDef[CpuDfsId])\*200. A nominal frequency reduction can occur if spread spectrum clocking is enabled.

**COUNT**: COUNT(integer expression): Returns the number of binary 1's in the integer.

**CpuCoreNum**: Specifies the core number.

**CPUID:** The CPUID, or x86 processor identification state, physical register mnemonic format is of the form CPUID FnXXXX\_XXXX\_EiX[\_xYYY], where XXXX\_XXXX is the hex value in the EAX and YYY is the hex value in ECX.

**DID**: Divisor Identifier. Specifies the post-PLL divisor used to reduce the COF.

**docACPI**: Advanced Configuration and Power Interface (ACPI) Specification. <a href="http://www.acpi.info">http://www.acpi.info</a>.

**docAPM1**: AMD64 Architecture Programmer's Manual Volume 1: Application Programming, order# 24592.

**docAPM2**: AMD64 Architecture Programmer's Manual Volume 2: System Programming, order# 24593.

docAPM3: AMD64 Architecture Programmer's Manual Volume 3:

Instruction-Set Reference, order# 24594.

**docAPM4**: AMD64 Architecture Programmer's Manual Volume 4: 128-Bit and 256-Bit Media Instructions, order# 26568.

**docAPM5**: AMD64 Architecture Programmer's Manual Volume 5: 64-Bit Media and x87 Floating-Point Instructions, order# 26569.

**docASF**: Alert Standard Format Specification. <a href="http://dmtf.org/standards/asf.docDP">http://dmtf.org/standards/asf.docDP</a>: VESA DisplayPort Standard. <a href="http://www.vesa.org/vesa-standards">http://www.vesa.org/vesa-standards</a>.

docI2C: I2C Bus Specification.

http://www.nxp.com/documents/user\_manual/UM10204.pdf

docIOMMU: AMD I/O Virtualization Technology Specification, order# 48882

docJEDEC: JEDEC Standards. http://www.jedec.org.

docPCIe: PCI Express® Specification. <a href="http://www.pcisig.org">http://www.pcisig.org</a>. docPCIIb: PCI Local Bus Specification. <a href="http://www.pcisig.org">http://www.pcisig.org</a>. docSDHC: Secure Digital Host Controller Standard Specification.

https://www.sdcard.org.

docSMB: System Management Bus (SMBus) Specification.

http://www.smbus.org.

docUSB: Universal Serial Bus Specification. http://www.usb.org.

**Doubleword**: A 32-bit value.

**DW**: Doubleword. **EC**: Embedded Controller.

ECS: Extended Configuration Space.

**EDC**: Electrical design current. Indicates the maximum current the voltage rail can demand for a short, thermally insignificant time.

**Error-on-read**: Error occurs on read.

**Error-on-write**: Error occurs on write.

**Error-on-write-0**: Error occurs on bitwise write of 0.

Error-on-write-1: Error occurs on bitwise write of 1.

**FCH**: The integrated platform subsystem that contains the IO interfaces and bridges them to the system BIOS. Previously included in the Southbridge.

**FID**: Frequency Identifier. Specifies the PLL frequency multiplier for a given clock domain.

**FLOOR**: FLOOR(integer expression): Rounds real number down to nearest integer.

**FreeRunSampleTimer**: An internal free running timer used by many power management features.

FT6: Smaller form factor package for direct solder boards (BGA).

**GT/s**: Giga-Transfers per second. **HTC**: Hardware Thermal Control.

**HTC-active state**: Hardware-controlled lower-power, lower performance state used to reduce temperature.

**HWPF**: Hardware Prefetcher. **IBS**: Instruction based sampling.

**IFCM**: Isochronous flow-control mode, as defined in the link specification. **Inaccessible**: Not readable or writable (e.g., Hide? Inaccessible: Read-

Write).

**IO configuration**: Access to configuration space though IO ports CF8h and

CFCh.

**IORR**: IO range register. **KBC**: Keyboard Controller.

**L1 cache**: The level 1 caches (instruction cache and the data cache).

L2 cache: The level 2 caches.

L3: Level 3 Cache. The L3 term is also in Addrmaps to enumerate CCX

L3 cache: Level 3 Cache.

**Linear (virtual) address**: The address generated by a core after the segment is applied.

LINT: Local interrupt.

**Logical address**: The address generated by a core before the segment is

**logical mnemonic**: The register mnemonic format that describes the register functionally, what namespace to which the register belongs, a name for the register that connotes its function, and optionally, named parameters that indicate the different function of each instance (e.g.,

Link::Phy::PciDevVendIDF3). See 1.4.3.1 [Logical Mnemonic].

LRU: Least recently used.

**LVT**: Local vector table. A collection of APIC registers that define interrupts for local events (e.g., APIC[530:500] [Extended Interrupt [3:0] Local Vector Table]).

**Macro-op:** The front-end of the pipeline breaks instructions into macro-ops and transfers (dispatches) them to the back-end of the pipeline for scheduling and execution. See Software Optimization Guide.

**Master abort**: This is a PCI-defined term that is applied to transactions on other than PCI buses. It indicates that the transaction is terminated without affecting the intended target; Reads return all 1s; Writes are discarded; the master abort error code is returned in the response, if applicable; master abort error bits are set if applicable.

**Master or SMBus Master**: The device that initiates and terminates all communication and drives the clock, SCL.

**MAX**: MAX(integer expression list): Picks maximum integer or real value of comma separated list.

MB: Megabyte; 1024 KB.

MCA: Machine Check Architecture.

MCAX: Machine Check Architecture eXtensions.

**MergeEvent**: A PMC event that is capable of counter increments greater than 15, thus requiring merging a pair of even/odd performance monitors. **Micro-op**: Processor schedulers break down macro-ops into sequences of even simpler instructions called micro-ops, each of which specifies a single

primitive operation. See Software Optimization Guide.

MIN: MIN(integer expression list): Picks minimum integer or real value of comma separated list

MMIO: Memory-Mapped Input-Output range. This is physical address space that is mapped to the IO functions such as the IO links or MMIO configuration.

MMIO configuration: Access to configuration space through memory

MSR: The MSR, or x86 model specific register, physical register mnemonic format is of the form MSRXXXX\_XXXX, where XXXX\_XXXX is the hexadecimal MSR number. This space is accessed through x86 defined RDMSR and WRMSR instructions.

**MTRR**: Memory-type range register. The MTRRs specify the type of memory associated with various memory ranges.

**NBC**: NBC=(CPUID Fn00000001\_EBX[LocalApicId[3:0]] == 0). Node Base Core. The lowest numbered core in the node.

NTA: Non-Temporal Access.

**OW**: Octword. An 128-bit value.

**PCICFG**: The PCICFG, or PCI defined configuration space, physical register mnemonic format is of the form DXFYxZZZ. X specifies the hexadecimal device number (this may be 1or 2 digits). Y specifies the function number. ZZZ specifies the hexadecimal byte address (This may be 2 or 3 digits. e.g., D18F3x40 specifies the register at device 18h, function 3, and address 40h).

PCIe®: PCI Express.

PCS: Physical Coding Sublayer.

PEC: Packet error code.

**physical mnemonic:** The register mnemonic that is formed based on the physical address used to access the register (e.g., D18F3x00). See 1.4.3.2 [Physical Mnemonic].

**PMC**: The PMC, or x86 performance monitor counter, physical register mnemonic format is any of the forms {PMCxXXX, L2IPMCxXXX, NBPMCxXXX}, where XXX is the performance monitor select.

POR: Power on reset.

**POW**: POW(base, exponent): POW(x,y) returns the value x to the power of y.

**Processor**: A package containing one or more Nodes. See Node.

PTE: Page table entry.

QW: Quadword. A 64-bit value.

**REFCLK**: Reference clock. Refers to the clock frequency (100 MHz) or the clock period (10 ns) depending on the context used.

**register instance parameter specifier**: A register instance parameter specifier is of the form \_register parameter name[register parameter value list] (e.g., The register instance parameter specifier \_dct[1:0] has a register parameter name of dct (The DCT PHY instance name) and a register parameter value list of "1:0" or 2 instances of DCT PHY).

**register instance specifier:** The register instance specifier exists when there is more than one instance for a register. The register instance specifier consists of one or more register instance parameter specifier (e.g., The register instance specifier \_dct[1:0]\_chiplet[BCST,3:0]\_pad[BCST,11:0] consists of 3 register instance parameter specifiers, \_dct[1:0], \_chiplet[BCST,3:0], and \_pad[BCST,11:0]).

**register name**: A name that connotes the function of the register. **register namespace**: A namespace for which the register name must be unique. A register namespace indicates to which IP it belongs and an IP may

have multiple namespaces. A namespace is a string that supports a list of "::' separated names. The convention is for the list of names to be hierarchical, with the most significant name first and the least significant name last (e.g., Link::Phy::Rx is the RX component in the Link PHY).

register parameter name: A register parameter name is the name of the

register parameter name: A register parameter name is the name of the number of instances at some level of the logical hierarchy (e.g., The register parameter name dct specifies how many instances of the DCT PHY exist). register parameter value list: The register parameter value list is the logical name for each instance of the register parameter name (e.g., For \_dct[1:0], there are 2 DCT PHY instances, with the logical names 0 and 1, but it should be noted that the logical names 0 and 1 can correspond to physical values other than 0 and 1). It is the purpose of the AddressMappingTable to map these register parameter values to physical address values for the register. Reserved-write-as-0: Reads are undefined. Must always write 0.

Reserved-write-as-1: Reads are undefined. Must always write 1.

**ROUND**: ROUND(real expression): Rounds to the nearest integer; halfway rounds away from zero.

**RTS**: Remote temperature sensor, typical examples are ADM1032, LM99, MAX6657, EMC1002.

SB-RMI: Remote Management interface.

SB-TSI: Sideband Internal Temperature Sensor Interface. See APML.

**Shutdown**: A state in which the affected core waits for either INIT, RESET, or NMI. When shutdown state is entered, a shutdown special cycle is sent on the IO links.

**Slave or SMBus slave**: The slave cannot initiate SMBus communication and cannot drive the clock but can drive the data signal SDA and the alert signal ALERT L.

**SMAF**: System Management Action Field. This is the code passed from the SMC to the processors in STPCLK assertion messages.

**SMI**: System management interrupt. **SMM**: System Management Mode.

SMT: Simultaneous multithreading. See Core::X86::Cpuid::CoreId[ThreadsPerCore].

**Speculative event**: A performance monitor event counter that counts all occurrences of the event even if the event occurs during speculative code execution.

SSC: Spread Spectrum Clocking.

**SVM**: Secure virtual machine.

TCC: Temperature calculation circuit.

Tctl: Processor temperature control value.

TDC: Thermal Design Current.

**TDP**: Thermal Design Power. A power consumption parameter that is used in conjunction with thermal specifications to design appropriate cooling solutions for the processor.

Thread: One architectural context for instruction execution.

**TOM2**: Top of extended Memory. **TSI**: Temperature sensor interface. **TSM**: Temperature sensor macro.

**UMI**: Unified Media Interface. The link between the processor and the FCH. **UNIT**: UNIT(register field reference): Input operand is a register field reference that contains a valid values table that defines a value with a unit

(e.g., clocks, ns, ms, etc.). This function takes the value in the register field and returns the value associated with the unit (e.g., If the field had a valid value definition where 1010b was defined as 5 ns). Then if the field had the

value of 1010b, then UNIT() would return the value 5.

Unpredictable: The behavior of both reads and writes is unpredictable.

 $\boldsymbol{VID} \boldsymbol{:}$  Voltage level identifier.

**Volatile**: Indicates that a register field value may be modified by hardware, firmware, or microcode when fetching the first instruction and/or might have read or write side effects. No read may depend on the results of a previous read and no write may be omitted based on the value of a previous read or write. Not volatile indicates that software may service a read from the results of a previous read and that a write may be dropped if it's value matches the value previously read or written.

Warm reset: RESET\_L is asserted only (while PWROK stays high).

**WDT**: Watchdog timer. A timer that detects activity and triggers an error if a specified period of time expires without the activity.

WRIG: Writes Ignored.

**Write-0-only**: Writing a 0 clears to a 0; Writing a 1 has no effect. If not associated with Read, then reads are undefined.

**Write-1-only:** Writing a 1 sets to a 1; Writing a 0 has no effect. If not associated with Read, then reads are undefined.

**Write-1-to-clear**: Writing a 1 clears to a 0; Writing a 0 has no effect. If not associated with Read, then reads are undefined.

**Write-once**: Capable of being written once; all subsequent writes have no effect. If not associated with Read, then reads are undefined.

**X2APICEN**: x2 APIC is enabled. X2APICEN = (Core::X86::Msr::APIC\_BAR[ApicEn] &&

Core::X86::Msr::APIC\_BAR[x2ApicEn]). **XBAR**: Cross bar; command packet switch.

## **Memory Map - MSR**

Physical Mnemonic	Namespace
0000_0000h0000_0001h	MCA::LS
0000_0010h0000_02FFh	Core::X86::Msr
0000_0400h0000_0403h	MCA::LS
0000_0404h0000_0407h	MCA::IF
0000_0408h0000_040Bh	MCA::L2
0000_040Ch0000_040Fh	MCA::DE
0000_0414h0000_0417h	MCA::EX
0000_0418h0000_041Bh	MCA::FP
0000_041Ch0000_042Bh	MCA::L3
0000_042Ch0000_0433h	MCA::UMC
0000_0434h0000_043Bh	MCA::CS
0000_0440h0000_0443h	MCA::PIE
0000_0802hC000_0410h	Core::X86::Msr
C000_2000hC000_2009h	MCA::LS
C000_2010hC000_2016h	MCA::IF
C000_2020hC000_2029h	MCA::L2
C000_2030hC000_2036h	MCA::DE
C000_2050hC000_2056h	MCA::EX
C000_2060hC000_2066h	MCA::FP
C000_2070hC000_20A9h	MCA::L3
C000_20B0hC000_20CAh	MCA::UMC
C000_20D0hC000_20E9h	MCA::CS
C000_2100hC000_2109h	MCA::PIE
C001_0000hC001_02F1h	Core::X86::Msr
C0010400	MCA::LS
C0010401	MCA::IF
C0010402	MCA::L2
C0010403	MCA::DE
C0010405	MCA::EX
C0010406	MCA::FP
C001_0407hC001_040Ah	MCA::L3
C001_040BhC001_040Ch	MCA::UMC
C001_040DhC001_040Eh	MCA::CS
C0010410	MCA::PIE
C001_1002hC001_103Ch	Core::X86::Msr

## **Memory Map - SMN**

Physical Mnemonic	Namespace
00059800: SMUTHMx00000000x000007FC	SMU::THM