
Lecture-9 (Dynamic Scheduling) CS422-Spring 2020





How to Make CPI closer to One

- Let's assume full pipelining:
 - If we have a 4-cycle latency, then we need 3 instructions between a producing instruction and its use:



Out-of-order + Dynamic Scheduling?

- Pipelining: Tries to achieve CPI =1
- Compiler scheduling minimizes the impacts of dependences.

- Hardware scheduling so far: In order execution Instructions after stall must wait even if independent.
- Dynamic scheduling: Out of order execution
- Hardware lookahead of blocked instructions
- Inorder, 03
- Inorder issue, O3 execute, Inorder completion

Scoreboard

- Out-of-order execution divides ID stage:
 - 1. Issue decode instructions, check for structural hazards
 - 2. Read operands wait until no data hazards, then read operands (RAW) And then
 - 2. Execute Execute instruction and notify scoreboard when done
 - 3. Write Wait until earlier instructions read operands before writing to register file (WAR)
- Scoreboards date to CDC6600 in 1963
- Instructions execute whenever not dependent on previous instructions and no hazards.

Four Stages of Scoreboard Control - Details

- Issue—decode instructions & check for structural hazards (ID1)
 - Instructions issued in program order (for hazard checking)
 - Don't issue if structural hazard
 - Don't issue if instruction is output dependent on any previously issued but uncompleted instruction (no WAW hazards)
- Read operands—wait until no data hazards, then read operands (ID2)
 - All real dependencies (RAW hazards) resolved in this stage, since we wait for instructions to write back data.
 - No forwarding of data in this model!

Four Stages of Scoreboard Control

- Execution—operate on operands (EX)
 - The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard that it has completed execution.
- Write result—finish execution (WB)
 - Stall until no WAR hazards with previous instructions:

```
Example: DIVD F0,F2,F4
ADDD F10,F0,F8
SUBD F8,F8,F14
```

CDC 6600 scoreboard would stall SUBD until ADDD reads operands

Three Parts of the Scoreboard

• Instruction status: Which of 4 steps the instruction is in

• Functional unit status:—Indicates the state of the functional unit (FU). 9 fields for each functional unit

Busy: Indicates whether the unit is busy or not

Op: Operation to perform in the unit (e.g., + or –)

Fi: Destination register


Fj,Fk: Source-register numbers

Qj,Qk: Functional units producing source registers Fj, Fk


Rj,Rk: Flags indicating when Fj, Fk are ready

• Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions will write that register

Possible Architecture



Scoreboard Example





Integer: 1 cycle

FP add: 2 cycles

FP multiply: 10 cycles

FP divide: 40 cycles





Functional unit status:

								J	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F6		R2				Yes
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

SI

dest

*S*2

FU

FU

Fi?

Fk?


Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

2 FU Integer

· Issue 2nd LD?


Can't since integer unit is busy.




Register result status:

· Issue MULT?

• F2?





Register result status:

Instructio	n	\dot{j}	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5			
MULTD	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status:		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?		
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	Yes	Load	F2		R3				Yes	
Mult1	No									
Mult2	No									
Add	No									
Divide	No									

Register result status:

istruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	\boldsymbol{k}	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6		
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status.		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F2		R3				Yes
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
Mult2	No								
Add	No								
Divide	No								

Register result status:

<i>istruction</i>	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

No

Functional unit status:		dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?		
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	_
Integer	Yes	Load	F2		R3				No	
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes	
Mult2	No									
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No	

Register result status:

Read multiply operands?

Divide

· LOAD is not done yet 🕾

Cycle 8 (1st half)

istructio	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R 3	5	6	7	
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				
unctiona	ıl uni	it sta	atus	•		dest	<i>S1</i>

	, •	7	• ,	
H 1.	INCTIO	ทกเ	111111	status:
L U	$uu \cup u \cup U$	iwi	uuuuu	sidius.

l unit status:	•		dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F2		R3				No
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
Mult2	No								
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No
Divide	Yes	Div	F10	FO	F6	Mult1		No	Yes

Register result status:

Clock F4F8F10 F12 *F30* F0F6 Mult1 Integer 8 Divide

DIVD issues. MULT and SUBD. Both waiting for F2. LD #2 writes F2.

Cycle 8 (2nd Half)

struction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

Functional unit status:			dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	Yes	Mult	F0	F2	F4			Yes	Yes
Mult2	No								
Add	Yes	Sub	F8	F6	F2			Yes	Yes
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	F	F2	F4	<i>F6</i>	F8	F10 F12	•••	<i>F30</i>
8	FU Mu	lt1			Add	Divide		

<i>istruction</i>	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9		
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

Functiona	l unit status.	•		dest	SI	<i>S</i> 2	FU	FU	Fj?	Fk?
	Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
Note	1 0 Mult1	Yes	Mult	F0	F2	F4			Yes	Yes
Remaining	Mult2	No								
	2 Add	Yes	Sub	F8	F6	F2			Yes	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

· Read operands for MULT & SUB? Issue ADDD?

nstruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9		
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

Functional unit status:			dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
9 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
1 Add	Yes	Sub	F8	F6	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10 F12	•••	F30
10	FU Mult1				Add	Divide		

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	
DIVD	F10	FO	F6	8			

F8 F2

ADDD can't start because add unit is busy

Functional unit status:

F6

ADDD

l unit status:	•		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
8 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
0 Add	Yes	Sub	F8	F6	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock F0*F4 F30 F6* 11 Mult1 Divide

nstruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	\boldsymbol{k}	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

Functional unit status:			dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
7 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	No								
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Read operands for DIVD?

nstruction	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13			

Functional unit status:			dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
6 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			Yes	Yes
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30
$$\overline{}$$
 13 FU Mult1 Add Divide

istruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14		

Functional unit status:		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
5 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
2 Add	Yes	Add	F6	F8	F2			Yes	Yes
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 $\overline{}$ $\overline{}$

istruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14		

Functional unit status:		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
4 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
1 Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	FO	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
15	FU Mult1			Add		Divide			

istruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Functional unit status:		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
3 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
0 Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Instruction	n sta	tus:			Read	Exec	Write					
Instructio	n	j	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8					WAR	l Ha	zarc	
ADDD	F6	F8	F2	13	14	16						
Functiona	ıl uni	it ste	atus	•		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
	Time	. Nan	ıe	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Inte	ger	No								
	2	2 Mul	t1	Yes	Mult	F0	F	F4			No	No
		Mul	t2	No								
		Add		Yes	Add	F6	F8	F2			No	No
		Divi	de	Yes	Div	F10	F0	F6	Multi		NO	Yes
Register r	esult	t sta	tus:									
Clock				F0	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30
17			FU	Mult1			Add		Divide			

Why not write result of ADD???

istruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Functional unit status:	•		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
1 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 $\overline{}$ 18 FU Mult1 Add Divide

nstruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Functional unit status:			dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
0 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

istruction	n sta	tus:			Read	Exec	Write
Instructio	j	k	Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R 3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Functional unit status:	•		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6			Yes	Yes

Register result status:

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
20	FU				Add		Divide			

nstructio	n sta	tus:			Read	Exec	Write
Instructio	j	k	Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21		
ADDD	F6	F8	F2	13	14	16	

Functional unit status:	dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?		
Time Name	Time Name Busy Op			Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6			Yes	Yes

Register result status:

 Clock
 F0 F2 F4 F6 F8 F10 F12 ...
 F30

 21
 FU Add
 Divide

· WAR Hazard is now gone...

Cycle 22 Instruction status

Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21		
ADDD	F6	F8	F2	13	14	16	22
enctiona	ıl un	it sto	utus	•		dest	SI
	$\boldsymbol{\pi}$.	3 . 7		D	0	\mathbf{L}^{2}	\mathbf{L}^{2}

Functional unit status:	•		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
39 Divide	Yes	Div	F10	F0	F6			No	No

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30
22 FU Divide

61

FU

Instruction status:						Read	Exec	Write					
	Instruction $j k$		k	Issue	Oper	Comp	Result						
	LD	F6	34+	R2	1	2	3	4					
	LD	F2	45+	R3	5	6	7	8					
	MULTD	F0	F2	F4	6	9	19	20					
	SUBD	F8	F6	F2	7	9	11	12					
	DIVD	F10	F0	F6	8	21	61						
	ADDD	F6	F8	F2	13	14	16	22					
Fu	Functional unit status:						dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
		Time	Nan	ıe	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
			Inte	ger	No								
			Mul	t1	No								
			Mul	t2	No								
			Add		No								
		C) Divi	de	Yes	Div	F10	F0	F6			No	No
Register result status:													
	Clock				<i>F0</i>	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30

Divide

```
Instruction status:
                              Read Exec Write
                     k Issue Oper Comp Result
   Instruction
           F6
                34+ R2
   LD
                45+ R3
   LD
   MULTD
                F2
                   F4
           F0
                                            20
                F6
                    F2
                                            12
   SUBD
   DIVD
                F0
                                            62
                    F6
                                      61
   ADDD
                F8
                    F2
           F6
                                     dest
                                           SI
```

Functional unit status: S2FUFUFj? Fk? FiFiQkRjBusy OpFkQjRkTime Name No Integer Mult1 No Mult2 No Add No Divide No

Register result status:


Clock F0 F2 F4 F6 F8 F10 F12 ... F30
62 FU

· In-order issue; out-of-order execute & commit

Another Dynamic One: Tomasulo's Algorithm

- For IBM 360/91 about 3 years after CDC 6600 (1966)
- Goal: High Performance without special compilers
- Differences between IBM 360 & CDC 6600 ISA
 - IBM has only 2 register specifiers/instruction vs. 3 in CDC 6600
 - IBM has 4 FP registers vs. 8 in CDC 6600
 - IBM has memory-register ops
- Why Study? lead to Alpha 21264, HP 8000, MIPS 10000, Pentium II, PowerPC 604, ...

Tomasulo's Organization



Tomasulo vs Scoreboard

- Control & buffers distributed with Function Units (FU) vs. centralized in scoreboard;
 - FU buffers called "reservation stations"; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations (RS); called register renaming;
 - avoids WAR, WAW hazards
 - More reservation stations than registers, so can do optimizations compilers can't
- Results to FU from RS, <u>not through registers</u>, over <u>Common Data Bus</u> that broadcasts results to all FUs
- Load and Stores treated as FUs with RSs as wells

Reservation Station Components

Op: Operation to perform in the unit (e.g., + or –)

Vj, Vk: Value of Source operands

- Store buffers has V field, result to be stored

Qj, Qk: Reservation stations producing source registers (value to be written)

- Note: No ready flags as in Scoreboard; Qj,Qk=0 => ready
- Store buffers only have Qi for RS producing result

Busy: Indicates reservation station or FU is busy

Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

Three Stages of Tomasulo Algorithm


- 1. Issue—get instruction from FP Op Queue

 If reservation station free (no structural hazard),
 control issues instr & sends operands (renames registers).
- 2. Execution—operate on operands (EX)

 When both operands ready then execute;
 if not ready, watch Common Data Bus for result
- 3. Write result—finish execution (WB)


 Write on Common Data Bus to all awaiting units;
 mark reservation station available
- Normal data bus: data + destination ("go to" bus)
- <u>Common data bus</u>: data + <u>source</u> ("<u>come from</u>" bus)
 - 64 bits of data + 4 bits of Functional Unit <u>source</u> address
 - Write if matches expected Functional Unit (produces result)
 - Does the broadcast

An Example



Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30




Load: 2 cycle

FP add: 2 cycles

FP multiply: 10 cycles

FP divide: 40 cycles


Register result status:



Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30
2 FU Load2 Load1

Note: Unlike 6600, can have multiple loads outstanding




Register result status:

Clock F2 F2 F4 F6 F8 F10 F12 ... F30

Mult1 Load2 Load1

- Note: registers names are removed ("renamed") in Reservation Stations;
 MULT issued vs. scoreboard
- · Load1 completing; what is waiting for Load1?



Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 FU Mult1 Load2 M(A1) Add1

· Load2 completing; what is waiting for Load2?

Instructio	n sta	tus:			Exec	Write				
Instruction	on	\dot{J}	\boldsymbol{k}	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4						
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2							
Reservatio	on St	ations	s:		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
	2	Add1	Yes	SUBD	M(A1)	M(A2)				
		Add2	No							
		Add3	No							
	10	Mult1	Yes	MULTE	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:

Instructio	n sta	tus:			Exec	Write				
Instruction	on	j	\boldsymbol{k}	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R 3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4						
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6						
Reservatio	on St	ations	5.		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
	1	Add1	Yes	SUBD	M(A1)	M(A2)				
		Add2	Yes	ADDD		M(A2)	Add1			
		Add3	No							
	9	Mult1	Yes	MULTD	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:

Clock		FO	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
6	FU	Mult1	M(A2)		Add2	Add1	Mult2			

· Issue ADDD here vs. scoreboard?

Instructio	n sta	tus:			Exec	Write				
Instruction	n	j	\boldsymbol{k}	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R 3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7					
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6						
Reservation	on St	ations	s:		<i>S1</i>	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
	O	Add1	Yes	SUBD	M(A1)	M(A2)				
		Add2	Yes	ADDD		M(A2)	Add1			
		Add3	No							
	8	Mult1	Yes	MULTD	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:

· Add1 completing; what is waiting for it?

Instructio	on sta	tus:			Exec	Write				
Instructi	on	j	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTE	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6						
Reservati	ion St	ations	s:		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
	2	Add2	Yes	ADDD	(M-M)	M(A2)				
		Add3	No							
	7	Mult1	Yes	MULTD	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:

Clock		F0	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
8	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

Cycle 9 Instruction sta

Instruction j k Issue Comp Result Busy Add	ress
Instruction j k Issue Comp Result Busy Add	
LD F6 34+ R2 1 3 4 Load1 No	
LD F2 45+ R3 2 4 5 Load2 No	
MULTD F0 F2 F4 3 Load3 No	
SUBD F8 F6 F2 4 7 8	
DIVD F10 F0 F6 5	
ADDD F6 F8 F2 6	
Reservation Stations: S1 S2 RS RS	
Time Name Busy Op Vj Vk Qj Qk	
Add1 No	
1 Add2 Yes ADDD (M-M) M(A2)	
Add3 No	
6 Mult1 Yes MULTD M(A2) R(F4)	
Mult2 Yes DIVD M(A1) Mult1	

Register result status:

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
9	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

```
Instruction status:
                                 Exec Write
                                 Comp Result
   Instruction
                                                          Busy Address
                       k
                           Issue
   LD
            F6
                 34 +
                      R2
                                    3
                                                    Load1
                                                            No
                                          4
            F2
                      R3
   LD
                 45+
                                                    Load2
                                          5
                                                            No
   MULTD
            F0
                 F2
                      F4
                                                    Load3
                                                           No
   SUBD
                 F6
                                          8
   DIVD
           F10
                 F0
                      F6
   ADDD
            F6
                 F8
                      F2
                                   10
Reservation Stations:
                                   SI
                                         S2
                                               RS
                                                     RS
                                   Vj
                                         Vk
                                               Qj
          Time Name Busy
                            Op
                                                     Qk
                Add1
                      No
              0 Add2
                      Yes ADDD (M-M) M(A2)
                Add3
                      No
              5 Mult1
                      Yes MULTDM(A2) R(F4)
                      Yes
                                       M(A1) Mult1
                Mult2
                           DIVD
```

Register result status:

Clock F10 *F12* F2F8 F30 FOF4 F6 Mult1 M(A2)**10** FUAdd2 (M-M)Mult2

· Add2 completing; what is waiting for it?

```
Instruction status:
                                  Exec Write
   Instruction
                                  Comp Result
                                                           Busy Address
                       k
                            Issue
   LD
            F6
                 34 +
                       R2
                                                     Load1
                                                             No
   LD
            F2
                 45+
                       R3
                                                     Load2
                                                             No
   MULTD
            FO
                  F2
                       F4
                                                     Load3
                                                             No
   SUBD
                  F6
                                           8
   DIVD
            F10
                  F0
                       F6
                  F8
                       F2
   ADDD
            F6
                                    10
                                          11
Reservation Stations:
                                    SI
                                          S2
                                                RS
                                                      RS
                                          Vk
           Time Name Busy
                             Op
                                    V_{j}
                                                Qj
                                                      Qk
                Add1
                       No
                Add2
                       No
                Add3
                       No
               4 Mult1
                       Yes MULTDM(A2) R(F4)
                Mult2
                       Yes
                            DIVD
                                        M(A1) Mult1
```

Register result status:

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
11	FU	Mult1	M(A2)		$\overline{(M-M+N)}$	(M-M)	Mult2			

- · Write result of ADDD here vs. scoreboard?
- · All quick instructions complete in this cycle!

```
Instruction status:
                                  Exec Write
                            Issue Comp Result
                                                            Busy Address
   Instruction
                       \boldsymbol{k}
   LD
            F6
                       R2
                                     3
                                                             No
                 34 +
                                           4
                                                     Load1
   LD
            F2
                 45+
                       R3
                                                     Load2
                                           5
                                                             No
   MULTD
            F0
                  F2
                       F4
                                                     Load3
                                                             No
                                     7
   SUBD
            F8
                  F6
                       F2
                                           8
   DIVD
            F10
                              5
                  F0
                       F6
   ADDD
            F6
                  F8
                       F2
                              6
                                    10
                                          11
Reservation Stations:
                                    S1
                                          S2
                                                RS
                                                       RS
                                    Vj
                                          Vk
                                                       Qk
           Time Name Busy
                             Op
                                                 Qj
                Add1
                       No
                Add2
                       No
                Add3
                       No
              3 Mult1
                       Yes MULTDM(A2) R(F4)
                Mult2
                       Yes
                           DIVD
                                         M(A1) Mult1
```

Register result status:

Clock

12 F0 F2 F4 F6 F8 F10 F12 ... F30

FU Mult1 M(A2) (M-M+M(M-M) Mult2

Clock

13

```
Instruction status:
                                  Exec Write
                            Issue Comp Result
                                                            Busy Address
   Instruction
                        \boldsymbol{k}
   LD
                 34 +
                       R2
                                     3
                                                             No
            F6
                                           4
                                                     Load1
   LD
            F2
                 45+
                       R3
                                                     Load2
                                           5
                                                             No
   MULTD
            F0
                  F2
                       F4
                                                     Load3
                                                             No
   SUBD
                                     7
            F8
                 F6
                       F2
                                           8
   DIVD
            F10
                  F0
                       F6
   ADDD
                  F8
            F6
                       F2
                              6
                                    10
                                           11
Reservation Stations:
                                    S1
                                          S2
                                                RS
                                                       RS
                                    Vj
                                          Vk
                                                Qj
                                                       Qk
           Time Name Busy
                             Op
                Add1
                       No
                Add2
                       No
                Add3
                       No
                       Yes MULTD M(A2) R(F4)
               2 Mult1
                Mult2
                       Yes
                            DIVD
                                         M(A1) Mult1
Register result status:
```

F2

Mult1 M(A2)

F4

F0

FU

F8

(M-M+N(M-M) Mult2

F6

F10

F12

F30

Clock

14

```
Instruction status:
                                  Exec Write
                            Issue Comp Result
                                                            Busy Address
   Instruction
                       \boldsymbol{k}
   LD
                 34 +
                       R2
                                    3
                                                             No
            F6
                                           4
                                                     Load1
   LD
            F2
                 45+
                       R3
                                                     Load2
                                           5
                                                             No
   MULTD
            F0
                 F2
                       F4
                                                     Load3
                                                             No
   SUBD
                                     7
            F8
                 F6
                       F2
                                           8
   DIVD
            F10
                  F0
                       F6
   ADDD
                  F8
            F6
                       F2
                              6
                                    10
                                          11
Reservation Stations:
                                    S1
                                          S2
                                                RS
                                                       RS
                                    Vj
                                          Vk
                                                Qj
                                                       Qk
           Time Name Busy
                             Op
                Add1
                       No
                Add2
                       No
                Add3
                       No
               1 Mult1
                       Yes MULTDM(A2) R(F4)
                Mult2
                      Yes
                            DIVD
                                         M(A1) Mult1
Register result status:
```

F2

Mult1 M(A2)

F4

F0

FU

F8

(M-M+N(M-M) Mult2

F6

F10

F12

F30

```
Instruction status:
                                  Exec Write
                            Issue Comp Result
                                                           Busy Address
   Instruction
                       \boldsymbol{k}
   LD
            F6
                                     3
                                                             No
                 34 +
                       R2
                                           4
                                                     Load1
   LD
            F2
                 45+
                       R3
                                           5
                                                     Load2
                                                             No
   MULTD
            F0
                 F2
                       F4
                                                     Load3
                                    15
                                                             No
   SUBD
            F8
                 F6
                       F2
                                           8
   DIVD
            F10
                              5
                 F0
                       F6
   ADDD
            F6
                  F8
                       F2
                              6
                                    10
                                          11
Reservation Stations:
                                    S1
                                          S2
                                                RS
                                                       RS
                                    Vj
                                          Vk
                                                       Qk
           Time Name Busy
                             Op
                                                 Qj
                Add1
                       No
                Add2
                       No
                Add3
                       No
              0 Mult1
                       Yes MULTDM(A2) R(F4)
                Mult2
                      Yes
                           DIVD
                                         M(A1) Mult1
```

Register result status:

Clock

15

F0
F2
F4
F6
F8
F10
F12
...
F30

Mult1
M(A2)
(M-M+M(M-M)
Mult2

```
Instruction status:
                                  Exec Write
                            Issue Comp Result
                                                            Busy Address
   Instruction
                       \boldsymbol{k}
   LD
            F6
                       R2
                                     3
                                                             No
                 34 +
                                           4
                                                     Load1
   LD
            F2
                 45+
                       R3
                                                     Load2
                                                             No
   MULTD
            F0
                  F2
                       F4
                                                     Load3
                                    15
                                                             No
                                          16
   SUBD
                                           8
            F8
                  F6
                       F2
   DIVD
            F10
                              5
                  F0
                       F6
   ADDD
                  F8
            F6
                       F2
                              6
                                    10
                                          11
Reservation Stations:
                                    S1
                                          S2
                                                RS
                                                       RS
                                    Vj
                                          Vk
                                                       Qk
           Time Name Busy
                             Op
                                                 Qj
                Add1
                       No
                Add2
                       No
                Add3
                       No
                Mult1
                       No
             40 Mult2
                      Yes
                           DIVD
                                  M*F4 M(A1)
```

Register result status:

Clock

16

F0
F2
F4
F6
F8
F10
F12
...
F30

(M-M+N (M-M) Mult2


```
Instruction status:
                                  Exec Write
                            Issue Comp Result
                                                            Busy Address
   Instruction
                        \boldsymbol{k}
   LD
            F6
                       R2
                                     3
                                                             No
                 34 +
                                           4
                                                     Load1
   LD
            F2
                 45+
                       R3
                                                     Load2
                                                             No
   MULTD
            F0
                  F2
                       F4
                                                     Load3
                                    15
                                                             No
                                           16
   SUBD
                                           8
            F8
                  F6
                       F2
   DIVD
            F10
                              5
                  F0
                       F6
   ADDD
                  F8
            F6
                       F2
                              6
                                    10
                                           11
Reservation Stations:
                                    S1
                                          S2
                                                RS
                                                       RS
                                    Vj
                                          Vk
                                                       Qk
           Time Name Busy
                             Op
                                                 Qj
                Add1
                       No
                Add2
                       No
                Add3
                       No
                Mult1
                       No
               1 Mult2
                       Yes
                            DIVD
                                  M*F4 M(A1)
```

Register result status:

Instructio	n sta	tus:			Exec	Write				
Instruction	n	j	\boldsymbol{k}	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3	15	16		Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	F6	5	56					
ADDD	F6	F8	F2	6	10	11				
Reservatio	on St	ations	s:		S1	<i>S2</i>	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
		Mult1	No							
	0	Mult2	Yes	DIVD	M*F4	M(A1)				

Register result status:

· Mult2 is completing; what is waiting for it?



Register result status:

· Once again: In-order issue, out-of-order execution and completion.

istruction	n sta	tus:				Read	Exec	Write	?
Instructio	n	j	k	1	ssue	Oper	Comp	Resul	<u>!</u> t
LD	F6	34+	R2	П	1	2	3	4	
LD	F2	45+	R3		5	6	7	8	
MULTD	F0	F2	F4		6	9	19	20	
SUBD	F8	F6	F2		7	9	11	12	
DIVD	F10	F0	F6		8	21	61	62	
ADDD	F6	F8	F2		13	14	16	22	

	Exec	Write
Issue	Comp	Result
1	3	4
2	4	5
3	15	16
4	7	8
5	56	57
6	10	11

Tomasulo vs Scoreboard

Pipelined Functional Units
(6 load, 3 store, 3 +, 2 x/÷)
window size: ≤ 14 instructions
No issue on structural hazard
WAR: renaming avoids
WAW: renaming avoids
Broadcast results from FU

Control: reservation stations

Multiple Functional Units
(1 load/store, 1 + , 2 x, 1 ÷)
≤ 5 instructions
same
stall completion
stall issue
Write/read registers
central scoreboard