Open-Source Register Reference For AMD Family 17h Processors Models 00h-2Fh

Legal Notices

© 2017,2018 Advanced Micro Devices, Inc. All rights reserved.

The information contained herein is for informational purposes only, and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.

Trademarks:

AMD, the AMD Arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

3DNow! is a trademark of Advanced Micro Devices, Incorporated.

AGESA is a trademark of Advanced Micro Devices, Incorporated.

AMD Virtualization is a trademark of Advanced Micro Devices, Incorporated.

MMX is a trademark of Intel Corporation.

PCI Express is a registered trademark of PCI-SIG Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Reverse engineering or disassembly is prohibited.

USE OF THIS PRODUCT IN ANY MANNER THAT COMPLIES WITH THE MPEG ACTUAL OR DE FACTO VIDEO AND/OR AUDIO STANDARDS IS EXPRESSLY PROHIBITED WITHOUT ALL NECESSARY LICENSES UNDER APPLICABLE PATENTS. SUCH LICENSES MAY BE ACQUIRED FROM VARIOUS THIRD PARTIES INCLUDING, BUT NOT LIMITED TO, IN THE MPEG PATENT PORTFOLIO, WHICH LICENSE IS AVAILABLE FROM MPEG LA, L.L.C., 6312 S. FIDDLERS GREEN CIRCLE, SUITE 400E, GREENWOOD VILLAGE, COLORADO 80111.

List of Chapters

- 1 Open Source Register Reference
- 2 Core Complex (CCX)
- 3 Machine Check Architecture
- 4 SMU Registers
- 5 Advanced Platform Management Link (APML)
- 6 SB Temperature Sensor Interface (SB-TSI)

List of Namespaces List of Definitions Memory Map - MSR Memory Map - SMN 1

2

Table of Contents

Open Source Register Reference		
I Intended Audience		
1.2 Reference Documents		
1.2.1 Documentation Conventions		
1.3 Conventions		
1.3.1 Numbering		
1.3.2 Arithmetic And Logical Operators		
1.3.2.1 Operator Precedence and Associativity		
1.3.3 Register Mnemonics		
1.3.3.1 Logical Mnemonic		
1.3.3.2 Physical Mnemonic		
1.3.4 Register Format		
1.3.4.1 A Register is a group of Register Instances		
1.3.4.2 Register Physical Mnemonic, Title, and Name		
1.3.4.3 Full Width Register Attributes		
1.3.4.4 Register Description		
1.3.4.5 Register Instance Table		
1.3.4.5.1 Content Ordering in a Row		
1.3.4.5.2 Multiple Instances Per Row		
1.3.4.5.3 MSR Access Method		
1.3.4.5.3.1 MSR Per-Thread Example		
1.3.4.5.3.2 MSR Range Example		
1.3.4.5.4 BAR Access Method		
1.3.4.5.4.1 BAR as a Register Reference		
1.3.4.5.5 PCICFG Access Method		
1.3.4.5.5.1 PCICFG Bus Implied to be 00h		
1.3.4.5.6 Data Port Access Method		
1.3.4.6 Register Field Format		
1.3.4.7 Simple Register Field Format		
1.3.4.8 Complex Register Field Format		
1.3.4.9 Field Name is Reserved		
1.3.4.10 Field Access Type		
1.3.4.10.1 Conditional Access Type Expression		
1.3.4.11 Field Reset		
1.3.4.12 Field Initialization		
1.3.4.13 Field Check		
1.3.4.14 Field Values		
Core Complex (CCX)		
2.1 Processor x86 Core		
2.1.1 Secure Virtual Machine Mode (SVM)		
2.1.1.1 BIOS support for SVM Disable		
2.1.1.1.1 Enable AMD Virtualization TM		
2.1.1.1.2 Disable AMD Virtualization TM		
2.1.1.1.3 Disable AMD Virtualization TM , with a user suppl	lied kev	
2.1.2 Effective Frequency	nea key	
2.1.3 Address Space		
2.1.3.1 Virtual Address Space		
2.1.3.1 Virtual Address Space 2.1.3.2 Physical Address Space		
2.1.3.2 Physical Address Space 2.1.3.3 System Address Map		
2.1.3.3.1 Memory Access to the Physical Address Space		

2.1.3.3.1.1	Determining Memory Type
	onfiguration Space
2.1.4.1	MMIO Configuration Coding Requirements
2.1.4.2	MMIO Configuration Ordering
2.1.4.3	Processor Configuration Space
	I Configuration Legacy Access
	gister Sharing
	mers
	errupts
2.1.8.1	System Management Mode (SMM)
2.1.8.1.1	SMM Overview
2.1.8.1.2	Mode and Default Register Values
2.1.8.1.3	SMI Sources And Delivery
2.1.8.1.4	SMM Initial State
2.1.8.1.5	SMM Save State
2.1.8.1.6	System Management State
2.1.8.1.7	Exceptions and Interrupts in SMM
2.1.8.1.8	The Protected ASeg and TSeg Areas
2.1.8.1.9	SMM Special Cycles
2.1.8.1.10	Locking SMM
2.1.8.2	Local APIC
2.1.8.2.1	Local APIC Functional Description
2.1.8.2.1.1	Detecting and Enabling
2.1.8.2.1.2	APIC Register Space
2.1.8.2.1.3	ApicId Enumeration Requirements
2.1.8.2.1.4	Physical Destination Mode
2.1.8.2.1.5	Logical Destination Mode
2.1.8.2.1.6	Interrupt Delivery
2.1.8.2.1.7	Vectored Interrupt Handling
2.1.8.2.1.8	Interrupt Masking
2.1.8.2.1.9	Spurious Interrupts
2.1.8.2.1.10	Spurious Interrupts Caused by Timer Tick Interrupt
2.1.8.2.1.11	Lowest-Priority Interrupt Arbitration
2.1.8.2.1.12	Inter-Processor Interrupts
2.1.8.2.1.13	APIC Timer Operation
2.1.8.2.1.14	*
2.1.8.2.1.15	
2.1.8.2.2	Local APIC Registers
	PUID Instruction
2.1.9.1	CPUID Instruction Functions
	SR Registers
2.1.10.1	MSRs - MSR0000 xxxx
2.1.10.2	MSRs - MSRC000 0xxx
2.1.10.2.1	MSRs - MSRC000 2xxx
2.1.10.3	MSRs - MSRC001 0xxx
2.1.10.4	MSRs - MSRC001 1xxx
	rformance Monitor Counters
2.1.11.1	RDPMC Assignments
2.1.11.2	Large Increment per Cycle Events
2.1.11.3	Core Performance Monitor Counters
2.1.11.3.1	Floating Point (FP) Events
2.1.11.3.1	LS Events
2.1.11.3.2	IC and BP Events
- .1.11.J.J	IC and DI DIVING

3

2.1.11.3.4 **DE Events** 2.1.11.3.5 EX (SC) Events 2.1.11.3.6 L2 Cache Events. 2.1.11.4 L3 Cache Performance Monitor Counters 2.1.11.4.1 L3 Cache PMC Events Instruction Based Sampling (IBS) **Machine Check Architecture** Overview 3.1 3 2 Machine Check Architecture Extensions 3.3 Machine Check Global Registers 3.4 Machine Check Banks Machine Check Bank Registers 3.5 Legacy MCA MSRs 3.6 3.7 **Determining Bank Type** 3.8 Machine Check Errors 3.9 Machine Check Initialization 3.9.1 **Initialization Sequence Configuration Requirements** 3.9.2 MCA Overflow Recovery 3.10 3.11 MCA Recovery 3.12 Use of MCA Information 3.12.1 Error Management Fault Management 3.12.2 3.13 Machine Check Error Handling 3.14 Error Codes 3.15 Error Thresholding 3.16 **Error Simulation** 3.17 MCA Registers **Decoding Error Type** 3.17.1 3.17.2 Mapping of Banks to Blocks 3.17.3 Hardware IDs and McaType 3.17.4 MCA Banks 3.17.5 LS 3.17.6 IF 3.17.7 L2 3.17.8 DE 3.17.9 EX 3.17.10 FP 3.17.11 L3 Cache 3.17.12 CS 3.17.13 PIE 3.17.14 UMC 3.17.15 Parameter Block **SMU Registers** 4.1 MP0 Configuration Unit Registers 4.2 Thermal (THM) Registers 4.2.1 **Advanced Platform Management Link (APML)** 5.1 Overview

4

5

- - 5.1.1 **Definitions**
- 5.2 SBI Bus Characteristics
 - 5.2.1 SMBus Protocol Support
 - 5.2.2 I2C Support

6.2.5 6.2.6

6.3.1

6.3.2

6.3.3

6.3.4

6.3

6.4

SB-TSI Physical Interface

SB-TSI Registers

SB-TSI SMBus Address

SB-TSI Bus Electrical Parameters

SB-TSI Bus Timing

Pass-FET Option

6

5.3	SBI Pro	ocessor Information
	5.3.1	SBI Processor Pins
	5.3.1.1	
	5.3.2	Processor States
5.4	SBI Pro	otocols
	5.4.1	SBI Modified Block Write-Block Read Process Call
		SBI Error Detection and Recovery
	5.4.2.1	
	5.4.2.1.1	ACK/NAK Mechanism
	5.4.2.1.2	Bus Timeouts
	5.4.2.2	Error Recovery
	5.4.2.2.1	SBI Bus Reset
5.5	SBI Ph	ysical Interface
	5.5.1	SBI SMBus Address
		SBI Bus Timing
	5.5.3	SBI Bus Electrical Parameters
	5.5.4	Pass-FET Option
SB T	emperatu	re Sensor Interface (SB-TSI)
6.1	Overvi	
		Definitions
6.2	SB-TSI	Protocol
		SB-TSI Send/Receive Byte Protocol
	6.2.1.1	
		SB-TSI Read/Write Byte Protocol
		Alert Behavior
	6.2.4	Atomic Read Mechanism

SB-TSI Temperature and Threshold Encodings SB-TSI Temperature Offset Encoding

List of Figures

Figure 1: Register Physical Mnemonic, Title, and Name

Figure 2: Full Width Register Attributes

Figure 3: Register Description

Figure 4: Register Instance Table: Content Ordering in a Row

Figure 5: Register Instance Table: MSR Example

Figure 6: Register Instance Table: MSR Range Example
Figure 7: Register Instance Table: BAR as Register Reference
Figure 8: Register Instance Table: Bus Implied to be 00h

Figure 9: Register Instance Table: Data Port Select

Figure 10: Simple Register Field Example

Figure 11: Register Field Sub-Row for {Reset, Access Type, Init, Check}

Figure 12: Register Field Sub-Row for Description
Figure 13: Register Field Sub-Row for Valid Value Table
Figure 14: Register Field Sub-Row for Valid Bit Table

Figure 15: Register Sharing Domains

Figure 16: Instance Parameters

Figure 17: SBI Transmission Protocol Figure 18: Pass FET Implementation

Figure 19: RTS Thermal Management Example Figure 20: SB-TSI Thermal Management Example

Figure 21: Alert Assertion Diagram
Figure 22: Pass FET Implementation

List of Tables

Table 1:	Reference Documents Listing
Table 2:	Arithmetic and Logical Operator Definitions
Table 3:	Function Definitions
Table 4:	Operator Precedence and Associativity
Table 5:	Register Mnemonic Definitions
Table 6:	Logical Mnemonic Definitions
Table 7:	Physical Mnemonic Definitions
Table 8:	AccessType Definitions
Table 9:	Reset Type Definitions
Table 10:	Init Type Definitions
Table 11:	SMM Initial State
Table 12:	SMM Save State
Table 13:	ICR Valid Combinations
Table 14:	Blocks Capable of Supporting MCA Banks
Table 15:	Legacy MCA Registers
Table 16:	MCAX Registers
Table 17:	Error Overwrite Priorities
Table 18:	Error Scope Hierarchy
Table 19:	Error Code Types
Table 20:	Error code: transaction type (TT)
Table 21:	Error codes: cache level (LL)
Table 22:	Error codes: memory transaction type (RRRR)
Table 23:	MCA Bank to Block Mapping
Table 24:	MCA Block HWID and McaType Mapping
Table 25:	MCA_STATUS_LS[ErrorCodeExt] Decode
Table 26:	MCA_ADDR_LS Register
Table 27:	MCA_SYND_LS Register
Table 28:	MCA_STATUS_IF[ErrorCodeExt] Decode
Table 29:	MCA_ADDR_IF Register
Table 30:	MCA_SYND_IF Register
Table 31:	MCA_STATUS_L2[ErrorCodeExt] Decode
Table 32:	MCA_ADDR_L2 Register
Table 33:	MCA_SYND_L2 Register
Table 34:	MCA_STATUS_DE[ErrorCodeExt] Decode
Table 35:	MCA_ADDR_DE Register
Table 36:	MCA_SYND_DE Register
Table 37:	MCA_STATUS_EX[ErrorCodeExt] Decode
Table 38:	MCA_ADDR_EX Register
Table 39:	MCA_SYND_EX Register
Table 40:	MCA_STATUS_FP[ErrorCodeExt] Decode
Table 41:	MCA_ADDR_FP Register
Table 42:	MCA_SYND_FP Register
Table 43:	MCA_STATUS_L3[ErrorCodeExt] Decode
Table 44:	MCA_ADDR_L3 Register
Table 45:	MCA_SYND_L3 Register
Table 46:	MCA_STATUS_CS[ErrorCodeExt] Decode
Table 47:	MCA_ADDR_CS Register
Table 48:	MCA_SYND_CS Register
Table 49:	MCA_STATUS_PIE[ErrorCodeExt] Decode

MCA_ADDR_PIE Register

Table 49: Table 50:

Table 51:	MCA	SYND	PIE Register
Table 51.	MCA	$\mathbf{S}_{\mathbf{I}}\mathbf{N}\mathbf{D}$	I IL KUZISICI

Table 52: MCA STATUS UMC[ErrorCodeExt] Decode

Table 53: MCA_ADDR_UMC Register
Table 54: MCA_SYND_UMC Register

Table 55: MCA_STATUS_PB[ErrorCodeExt] Decode

Table 56: MCA_ADDR_PB Register
Table 57: MCA_SYND_PB Register

Table 58: APML Definitions

Table 59: SBI Specific SMBus Electrical Parameters

Table 60: SB-TSI Definitions

Table 61: SB-TSI CPU Temperature and Threshold Encoding Examples

Table 62: SB-TSI Temperature Offset Encoding Examples

Table 63: SB-TSI Address Encodings

1 Open Source Register Reference

The Open Source Register Reference (OSRR) is provided as an additional processor programming reference for Family 17h processors, models 00h through 2Fh. This document provides details of various registers to aide in optimizing the performance and operation of AMD's 17h Family processors.

1.1 Intended Audience

This document provides targeted processor register definitions and associated design notes. It is intended to aide software designers and programmers involved in the development of operating system kernel modules and performance metric mechanisms.

The processor revision is specified by CPUID_Fn00000001_EAX (FamModStep) or CPUID_Fn80000001_EAX (FamModStepExt). This document uses a revision letter instead of specific model numbers. Where applicable, the processor stepping is indicated after the revision letter. All behavior marked with a revision letter apply to future revisions unless they are superseded by a change in a later revision. See the revision guide in 1.2 [Reference Documents] for additional information about revision determination.

1.2 Reference Documents

Table 1: Reference Documents Listing

Term	Description	
docAPM1	AMD64 Architecture Programmer's Manual Volume 1: Application Programming, order# 24592.	
docAPM2	AMD64 Architecture Programmer's Manual Volume 2: System Programming, order# 24593.	
docAPM3	AMD64 Architecture Programmer's Manual Volume 3: Instruction-Set Reference, order# 24594.	
docAPM4	AMD64 Architecture Programmer's Manual Volume 4: 128-Bit and 256-Bit Media Instructions, order# 26568.	
docAPM5	AMD64 Architecture Programmer's Manual Volume 5: 64-Bit Media and x87 Floating-Point Instructions, order# 26569.	
docACPI	Advanced Configuration and Power Interface (ACPI) Specification. http://www.acpi.info .	
docIOMMU	AMD I/O Virtualization TechnologySpecification, order# 48882.	
docI2C	I2C Bus Specification. http://www.nxp.com/documents/user_manual/UM10204.pdf	
docJEDEC	JEDEC Standards. http://www.jedec.org .	
docPCIe	PCI Express® Specification. http://www.pcisig.org .	
docPCIIb	PCI Local Bus Specification. http://www.pcisig.org .	
docRAS	RAS Feature Enablement for AMD Family 17h Models 00h-0Fh, order# 55987.	
docRevG	Revision Guide for AMD Family 17h Models 00h-0Fh Processors, order# 55449.	
docRevG	Revision Guide for AMD Family 17h Models 10h-1Fh Processors, order# 55606.	
docRevG	Revision Guide for AMD Family 17h Models 20h-2Fh Processors, order# 56270.	

1.2.1 Documentation Conventions

When referencing information found in external documents listed in Reference Documents, the "=>" operator is used. This notation represents the item to be searched for in the reference document. For example:

docExDoc => Header1 => Header2

is to have the reader use the search facility when opening referenced document "docExDoc" and search for "Header2". "Header2" may appear more than once in "docExDoc", therefore, referencing the one that follows "Header1". In that case, the easiest way to get to Header2 is to use the search to locate Header1, then again to locate "Header2".

1.3 Conventions

1.3.1 Numbering

- Binary numbers: Binary numbers are indicated either by appending a "b" at the end (e.g., 0110b) or by verilog syntax (e.g., 4'b0110).
- Hexadecimal numbers: Hexadecimal numbers are indicated by appending an "h" to the end (e.g., 45F8h) or by verilog syntax (e.g., 16'h45F8).
- Decimal numbers: A number is decimal if not specified to be binary or hex.
- Exception: Physical register mnemonics are implied to be hex without the h suffix.
- Underscores in numbers: Underscores are used to break up numbers to make them more readable. They do not imply any operation (e.g., 0110 1100).

1.3.2 Arithmetic And Logical Operators

In this document, formulas generally follow Verilog conventions for logic equations.

Table 2: Arithmetic and Logical Operator Definitions

Operator	Definition
{}	Concatenation. Curly brackets are used to indicate a group of bits that are concatenated together.
	Each set of bits is separated by a comma (e.g., {Addr[3:2], Xlate[3:0]} represents a 6-bit values;
	the two MSBs are Addr[3:2] and the four LSBs are Xlate[3:0]).
	Bitwise OR (e.g., $01b \mid 10b == 11b$).
	Logical OR (e.g., $01b \parallel 10b == 1b$). It treats a multi-bit operand as 1 if ≥ 1 and produces a 1-bit
	result.
&	Bitwise AND (e.g., 01b & 10b == 00b).
&&	Logical AND (e.g., 01b && 10b == 1b). It treats a multi-bit operand as 1 if \geq = 1 and produces a 1-
	bit result.
۸	Bitwise exclusive-OR (e.g., $01b \land 10b == 11b$). Sometimes used as "raised to the power of" as
	well, as indicated by the context in which it is used (e.g., $2^2 = 4$).
~	Bitwise NOT (also known as one's complement). (e.g., $\sim 10b == 01b$).
!	Logical NOT (e.g., !10b == 0b). It treats a multi-bit operand as 1 if >= 1 and produces a 1-bit
	result.
<, <=, >,	Relational. Less than, Less than or equal, greater, greater than or equal, equal, and not
>=, ==, !=	equal.
+, -, *, /,	Arithmetic. Addition, subtraction, multiplication, division, and modulus.
%	_
<<	Bitwise left shift. Shift left first operand by the number of bits specified by the 2nd
	operand (e.g., $01b \ll 01b == 10b$).
>>	Bitwise right shift. Shift right first operand by the number of bits specified by the 2nd
	operand (e.g., $10b >> 01b == 01b$).
?:	Ternary conditional (e.g., condition? value if true: value if false).
	, , , , , , , , , , , , , , , , , , , ,

Table 3: Function Definitions

Term	Description
ABS	ABS(integer expression): Remove sign from signed value.
FLOOR	FLOOR(integer expression): Rounds real number down to nearest integer.
CEIL	CEIL(real expression): Rounds real number up to nearest integer.
MIN	MIN(integer expression list): Picks minimum integer or real value of comma separated list.
MAX	MAX(integer expression list): Picks maximum integer or real value of comma separated list.
COUNT	COUNT(integer expression): Returns the number of binary 1's in the integer.
ROUND	ROUND(real expression): Rounds to the nearest integer; halfway rounds away from zero.
UNIT	UNIT(register field reference): Input operand is a register field reference that contains a valid values table
	that defines a value with a unit (e.g., clocks, ns, ms, etc). This function takes the value in the register field
	and returns the value associated with the unit (e.g., If the field had a valid value definition where 1010b was
	defined as 5 ns). Then if the field had the value of 1010b, then UNIT() would return the value 5.
POW	POW(base, exponent): $POW(x,y)$ returns the value x to the power of y.

1.3.2.1 Operator Precedence and Associativity

This document follows C operator precedence and associativity. The following table lists operator precedence (highest to lowest). Their associativity indicates in what order operators of equal precedence in an expression are applied. Parentheses are also used to group subexpressions to force a different precedence; such parenthetical expressions can be nested and are evaluated from inner to outer (e.g., " $X = A \parallel !B \&\& C$ " is the same as " $X = A \parallel (!B) \&\& C$ ").

Table 4: Operator Precedence and Associativity

Operator	Description	Associativity
!, ~	Logical negation/bitwise complement	right to left
*, /, %	Multiplication/division/modulus	left to right
+, -	Addition/subtraction	left to right
<<,>>>	Bitwise shift left, Bitwise shift right	left to right
< , <=, >,	Relational operators	left to right
>=, ==, !=		
&	Bitwise AND	left to right
^	Bitwise exclusive OR	left to right
	Bitwise inclusive OR	left to right
&&	Logical AND	left to right
	Logical OR	left to right
?:	Ternary conditional	right to left

1.3.3 Register Mnemonics

A register mnemonic is a short name that uniquely refers to a register, either all instances of that register, some instances, or a single instance.

Every register instance can be expressed in 2 forms, logical and physical, as defined below.

Table 5: Register Mnemonic Definitions

Term	Description	
logical mnemonic	Ogical mnemonic The register mnemonic format that describes the register functionally, what namespace to	
	which the register belongs, a name for the register that connotes its function, and optionally,	
	named parameters that indicate the different function of each instance (e.g.,	
	Link::Phy::PciDevVendIDF3). See 1.3.3.1 [Logical Mnemonic].	

physical mnemonic	The register mnemonic that is formed based on the physical address used to access the	
	register (e.g., D18F3x00). See 1.3.3.2 [Physical Mnemonic].	

1.3.3.1 Logical Mnemonic

The logical mnemonic format consists of a register namespace, a register name, and optionally a register instance specifier (e.g., register namespace::register name register instance specifier).

For Unb::PciDevVendIDF3:

- The register namespace is Unb, which is the UNB IP register namespace.
- The register name is PciDevVendIDF3, which reads as PCICFG device and vendor ID in Function 3.
- There is no register instance specifier because there is just a single instance of this register.

For Dct::Phy::CalMisc2 dct[1:0] chiplet[BCST,3:0] pad[BCST,11:0]:

- The register namespace is Dct::Phy, which is the DCT PHY register namespace.
- The register name is CalMisc2, which reads as miscellaneous calibration register 2.
- The register instance specifier is _dct[1:0]_chiplet[BCST,3:0]_pad[BCST,11:0], which indicates that there are 2 DCTPHY instances, each IP for this register has 5 chiplets (0-3 and BCST), and for each chiplet 13 pads (0-11 and BCST). This register has 130 instances. (2*5*13)

Table 6: Logical Mnemonic Definitions

Term	Description
register namespace	A namespace for which the register name must be unique. A register namespace indicates to which IP it belongs and an IP may have multiple namespaces. A namespace is a string that supports a list of "::" separated names. The convention is for the list of names to be hierarchical, with the most significant name first and the least significant name last (e.g., Link::Phy::Rx is the RX component in the Link PHY).
register name	A name that cannotes the function of the register.
register instance specifier	The register instance specifier exists when there is more than one instance for a register. The register instance specifier consists of one or more register instance parameter specifier (e.g., The register instance specifierdct[1:0]_chiplet[BCST,3:0]_pad[BCST,11:0] consists of 3 register instance parameter specifiers,dct[1:0],chiplet[BCST,3:0], andpad[BCST,11:0]).
register instance parameter specifier	A register instance parameter specifier is of the form _register parameter name[register parameter value list] (e.g., The register instance parameter specifier _dct[1:0] has a register parameter name of dct (The DCT PHY instance name) and a register parameter value list of "1:0" or 2 instances of DCT PHY).
register parameter name	A register parameter name is the name of the number of instances at some level of the logical hierarchy (e.g., The register parameter name dct specifies how many instances of the DCT PHY exist).
register parameter value list	The register parameter value list is the logical name for each instance of the register parameter name (e.g., For _dct[1:0], there are 2 DCT PHY instances, with the logical names 0 and 1, but it should be noted that the logical names 0 and 1 can correspond to physical values other than 0 and 1). It is the purpose of the AddressMappingTable to map these register parameter values to physical address values for the register.

1.3.3.2 Physical Mnemonic

The physical register mnemonic format varies by the access method. The following table describes the supported physical register mnemonic formats.

Table 7: Physical Mnemonic Definitions

Term	Description
PCICFG	The PCICFG, or PCI defined configuration space, physical register mnemonic format
	is of the form DXFYxZZZ.
BAR	The BAR, or base address register, physical register mnemonic format is of the form
	PREFIXxZZZ.
MSR	The MSR, or x86 model specific register, physical register mnemonic format is of the
	form MSRXXXX_XXXX, where XXXX_XXXX is the hexadecimal MSR number.
	This space is accessed through x86 defined RDMSR and WRMSR instructions.
PMC	The PMC, or x86 performance monitor counter, physical register mnemonic format is
	any of the forms {PMCxXXX, L2IPMCxXXX, NBPMCxXXX}, where XXX is the
	performance monitor select.
CPUID	The CPUID, or x86 processor identification state, physical register mnemonic format
	is of the form CPUID FnXXXX_XXXX_EiX[_xYYY], where XXXX_XXXX is the
	hex value in the EAX and YYY is the hex value in ECX.

1.3.4 Register Format

A register is a group of register instances that have the same field format (same bit indices and field names).

1.3.4.1 A Register is a group of Register Instances

All instances of a register:

- Have the same:
 - Field bit indices and names
 - Field titles, descriptions, valid values.
 - Register title
 - Register description
- Fields may have different: (instance specific)
 - Access Type. See 1.3.4.10 [Field Access Type].
 - Reset. See 1.3.4.11 [Field Reset].
 - Init. See 1.3.4.12 [Field Initialization].
 - Check. See 1.3.4.13 [Field Check].

1.3.4.2 Register Physical Mnemonic, Title, and Name

A register definition is identified by a table that starts with a heavy bold line. The information above the bold line in order is:

- 1. The physical mnemonic of the first instance of the register
 - A register that has multiple instances, may have instances that have different access methods, each with it's own physical mnemonic format.
 - This text is not intended to represent the physical mnemonics of all instances of the register. It is only a visual aid to identify a register when scanning down a list, for readers that prefer to find registers by physical mnemonic.
 - The first instance physical mnemonic is the physical mnemonic of the first instance of the list of instances, sorted in lexical/alphabetical order.
- 2. The register title in brackets.
- 3. The register name in parenthesis.

Physical Mr	nemonic Title Name		
MSR00	MSR0000_0010 [Time Stamp Counter] (TSC)		
Read-wr	Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
Core::X86::	:Msr::TSC_lthree[1:0]_core[3:0]_thread[1:0]; MSR00000010		
Bits	Description Description		
63:0	TSC: time stamp counter. Read-write, Volatile. Reset: 0. The TSC increments at the P0 frequency. The TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest mode is affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based value (as if TSCRatio == 1.0) when (TSCRatio != 1.0).		

Figure 1: Register Physical Mnemonic, Title, and Name

1.3.4.3 Full Width Register Attributes

The first line that follows the bold line contains the attributes that apply to all fields of the register. This row is rendered as a convenience to the reader and replicates content that exists in the register field.

- AccessType: If all non-reserved fields of a register have the same access type, then the access type is rendered in this row.
 - The supported access types are specified by 1.3.4.10 [Field Access Type].
 - The example figure shows that the access type "Read-write, Volatile" applies to all non-reserved fields of the register.
- Reset: If all non-reserved fields of a register have a constant reset, then the full width register reset is rendered in this row. The example figure shows the reset "0000 0000 0000 0000h".
 - The value zero (0) is assumed for display purposes for all reserved fields.
- If none of the above content is rendered, then this row of the register is not rendered.

MSK0000_0010 [Time Stamp Counter] (13C)			
Read-write, Volatile. Reset: 0000_0000_0000_0000h.			
Core::X86::Msr::TSC_lthree[1:0]_core[3:0]_thread[1:0]; MSR00000010			
Bits	Description		
63:0	TSC: time stamp counter. Read-write, Volatile. Reset: 0. The TSC increments at the P0 frequency. The		
	TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest mode is		
	affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based		
	value (as if TSCRatio == 1.0) when (TSCRatio != 1.0).		

Figure 2: Full Width Register Attributes

MSD0000 0010 [Time Stamp Counter] (TSC)

1.3.4.4 Register Description

The register description is optional and appears after the "full width register attributes" row and before the "register instance table" rows. The register description can be one or more paragraphs.

PciDevVendIDF3 [Device/Vendor ID]

тешетт	telber velicible [berned velicion ib]		
Read-onl	y. Reset: 0000_1022h.		
A registe	A register description.		
That can	That can be multiple paragraphs.		
Link::Phy::T	Link::Phy::Tx::PciDevVendIDF3; D18F3x00		
Bits	Description		
31:16	DeviceID: device ID. Read-only. Reset: Fixed,0000h.		
15:0	VendorID: vendor ID. Read-only. Reset: Fixed, 1022h. Init: 1234h.		

Figure 3: Register Description

1.3.4.5 Register Instance Table

The zero or more rows of 8-pt font before the Bits/Description row is the register instance table.

The register instance table can generally be described as follows:

- Each row describes the access method of one or more register instances.
- If a row describes two or more instances, then the logical instance range, left to right, corresponds to the physical range, left to right.
- The absence of register instance rows indicates that the register exists for documentation purposes, and no access method is described for the register.

Because there are multiple access methods for all the registers, each of the following subsections describes an aspect of the register instance table in isolation.

1.3.4.5.1 Content Ordering in a Row

Content in a register instance table row is ordered as follows:

- The text up to the first semicolon is the logical mnemonic.
 - See 1.3.3.1 [Logical Mnemonic].
- The text after the first semicolon is the physical mnemonic.
 - See 1.3.3.2 [Physical Mnemonic].
- Optionally, content after the physical mnemonic provides additional information about the access method for the register instances in the row.

BXXD00F0x000 (NB_VENDOR_ID)

Read-only. Reset: 1022h.	
Vendor ID Register	
IOHC::NB_VENDOR_ID_aliasHOS[T; BXXD00F0x000; BXX=IOHC::NB_BUS_NUM_CNTL_aliasSMN[NB_BUS_NUM]	
IOHC::NB_VENDOR_ID_aliasSMN; NBCFGx00000000, NBCFG=13B0_0000h	

Figure 4: Register Instance Table: Content Ordering in a Row

1.3.4.5.2 Multiple Instances Per Row

Multiple instances in a row is represented by a single dimension "range" in the logical mnemonic and the physical mnemonic.

The single dimension order of instances is the same for both the logical and physical mnemonic. The first logical

mnemonic is associated with the first physical mnemonic, so forth for the 2nd, up until the last.

- Brackets indicates a list, most significant to least significant.
- The ":" character indicates a continuous range between 2 values.
- The "," character separates non-contiguous values.
- There are some cases where more than one logical mnemonic maps to a single physical mnemonic.

Note that it is implied that the MSR {lthree,core,thread} parameters are not part of a range.

Example:

NAMESP::REGNAME inst[BLOCK[5:0],BCST] aliasHOST; FFF1x00000088 x[000[B:6] 0001,00000000]

- There are 7 instances.
- NAMESP is the namespace.
- 6 instances are represented by the sub-range 000[B:6] 0001.
- instBCST corresponds to FFF1x00000088 x00000000.
- inst BLOCK 0 corresponds to FFF1x00000088 x00060001.
- •
- inst BLOCK 5 corresponds to FFF1x00000088 x000B0001.

1.3.4.5.3 MSR Access Method

The MSR parameters {lthree,core,thread} are implied by the identity of the core on which the RDMSR/WRMSR is being executed, and therefore are not represented in the physical mnemonic.

MSRs that are:

- per-thread have the {lthree,core,thread} parameters.
- per-core do not have the thread parameter.
- per-L3 do not have the {core,thread} parameters.
- common to all L3's do not have the {lthree,core,thread} parameters.

1.3.4.5.3.1 MSR Per-Thread Example

An MSR that is per-thread has all three {lthree,core,thread} parameters and all instances have the same physical mnemonic.

MSR0000_0010 [Time Stamp Counter] (TSC)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.			
Core::X86::1	Core::X86::Msr::TSC_lthree[1:0]_core[3:0]_thread[1:0];[MSR00000010]		
Bits	Description		
63:0	TSC: time stamp counter. Read-write, Volatile. Reset: 0. The TSC increments at the P0 frequency. The		
	TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest mode is		
	affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based		
	value (as if TSCRatio == 1.0) when (TSCRatio != 1.0).		

Figure 5: Register Instance Table: MSR Example

1.3.4.5.3.2 MSR Range Example

An MSR can exist as a range for a parameter other than the {lthree,core,thread} parameters.

In the following example the n parameter is a range. The no value corresponds to MSR0000 0201, and so on.

MSR0000 0201 [Variable-Size MTRRs Mask] (MtrrVarMask)

Reset: 0000_0000_0000 0000h.		
Core::X86::Msr::MtrrVarMask_n[7:0]		

Figure 6: Register Instance Table: MSR Range Example

1.3.4.5.4 BAR Access Method

The BAR access method is indicated by a physical mnemonic that has the form PREFIXxNUMBER.

• Example: APICx0000. The BAR prefix is "APIC".

The BAR prefix represents either a constant or an expression that consists of a register reference.

1.3.4.5.4.1 BAR as a Register Reference

A relocatable BAR is when the base of an IP is not a constant.

• The prefix NTBPRIBAR0 represents the base of the IP, the value of which comes from the register NBIFEPFNCFG::BASE ADDR 1 aliasHOST instNBIF0 func1[BASE ADDR].

NTBPRIBAR0x00000 (NTB_SMU_PCTRL0)

Reset: 0000_0000h.
NTB::NTB_SMU_PCTRL0_aliasHOSTPRI;\nTBPRIBAR0x000000;\nTBPRIBAR0=NBIFEPFNCFG::BASE_ADDR_1_aliasHOST_instNBIF0_func1[BASE_ADDR]
NTB::NTB_SMU_PCTRL0_aliasHOSTSEC; NTBSECBAR0x 00000; NTBSECBAR0=NBIFEPFNCFG::BASE ADDR 1 aliasHOST instNBIF2 func1[BASE ADDR]
NTB::NTB_SMU_PCTRL0_aliasSMN; NTBx00000000; NTB=0400_0000h

Figure 7: Register Instance Table: BAR as Register Reference

1.3.4.5.5 PCICFG Access Method

The PCICFG access method is indicated by a physical mnemonic that has the form DXXFXxNUMBER. There are 2 cases:

- Bus omitted and implied to be 00h.
- Bus represented as BXX and indicates that the bus is indicated by a register field.

Example:

- Example: D18F0x000. (The bus, when omitted, is implied to be 00h)
- Example: BXXD0F0x000. (The bus as an expression that includes a register reference)

1.3.4.5.5.1 PCICFG Bus Implied to be 00h

Example:

• The absence of a B before the D14 implies that the bus is 0.

```
FCH::ITF::LPC::PciDevVendID_aliasHOST; D14F3x000
```

Figure 8: Register Instance Table: Bus Implied to be 00h

1.3.4.5.6 Data Port Access Method

A data port requires that the data port select be written before the register is accessed via the data port.

Example:

- The data port select value follows the "x".
- The data port select register follows the "DataPortWrite=".

```
DF::FabricBlockInstanceCount_inst[PIE0,BCST]_aliasHOST; D18F0x040_x[00050001,00000000]; DataPortWrite=DF::FabricConfigAccessControl

DF::FabricBlockInstanceCount_inst[PIE0,BCST]_aliasSMN; DFF0x000000040_x[00050001,00000000]; DFF0=0001_C000h;

DataPortWrite=DF::FabricConfigAccessControl
```

Figure 9: Register Instance Table: Data Port Select

1.3.4.6 Register Field Format

The register field definition are all rows that follow the Bits/Description row. Each field row represents the definition of a bit range, with the bit ranges ordered from most to least significant. There are 2 columns, with the left column defining the field bit range, and the right column containing the field definition.

There are 2 field definition formats, simple and complex. If the description can be described in the simple one paragraph format then the simple format is used, else the complex format is used.

1.3.4.7 Simple Register Field Format

The simple register format compresses all content into a single paragraph with the following implied order:

- 1. Field name (required)
 - Allowed to be Reserved. See 1.3.4.9 [Field Name is Reserved].
 - "FFXSE" in the example figure.
- 2. Field title
 - "fast FXSAVE/FRSTOR enable" in the example figure.
- 3. Field Access Type. See 1.3.4.10 [Field Access Type].
 - In the example figure the access type is "Read-write".
- 4. Field Reset. See 1.3.4.11 [Field Reset].
 - In the example figure the reset is warm reset and "0".
- 5. Field Init. See 1.3.4.12 [Field Initialization].
- 6. Field Check. See 1.3.4.13 [Field Check].
- 7. Field Valid Values, if the valid values are single bit (E.g. 0=, 1=). See 1.3.4.14 [Field Valid Values].
 - In the example figure the 1= definition begins with "Enables" and ends with "mechanism".
 - In the example figure there is no 0= definition.
- 8. Field description, if it is a single paragraph.
 - In the example figure the field description begins with "This is" and ends with "afterwards".

All fields that don't exist are omitted.

```
14 FFXSE fast FXSAVE/FRSTOR enable Read-write Reset: 0. 1=Enables the fast FXSAVE/FRSTOR mechanism. A 64-bit operating system may enable the fast FXSAVE/FRSTOR mechanism if (Core::X86::Cpuid::FeatureExtIdEdx[FFXSR] == 1). This bit is set once by the operating system and its value is not changed afterwards.
```

Figure 10: Simple Register Field Example

1.3.4.8 Complex Register Field Format

Content that can't be expressed in the single paragraph format is broken out to a separate sub-row (a definition column row).

Additional sub-rows are added in the following order:

- 1. Complex expression for {Reset,AccessType,Init,Check}.
- 2. Instance specific {Reset,AccessType,Init,Check} values.
- 3. Description, if more than 1 paragraph.
- 4. Valid values, if more than 0=/1=. Or a Valid bit table. (see figure)

The following figure highlights a complex access type specification.

63:0	APerfReadOnly: read-only actual core clocks counter. Reset: 0. This register increments in
	proportion to the actual number of core clocks cycles while the core is in C0. See
	Core::X86::Msr::MPerfReadOnly. This register is not affected by writes to Core::X86::Msr::APERF.
	AccessType: Core::X86::Msr::HWCR[EffFreqReadOnlyLock] ? Read-only,Volatile : Read-
	write, Volatile.

Figure 11: Register Field Sub-Row for {Reset, Access Type, Init, Check}

The following figure highlights a complex description specification.

4	INVDWBINVD: INVD to WBINVD conversion. Read-write. Reset: 1. Check: 1. 1=Convert INVD to		
	WBINVD.		
	Description : This bit is required to be set for normal operation when any of the following are true:		
	An L2 is shared by multiple threads.		
	An L3 is shared by multiple cores.		
	CC6 is enabled.		
۱ ۱	Probe filter is enabled.		

Figure 12: Register Field Sub-Row for Description

The following figure highlights a complex valid value table, used either when the field is more than 1 bit or when the definition is more than a single sentence.

2:1	CpuWdtTimeBase: CPU watchdog timer time base. Read-write. Reset: 0. Specifies the time base for the timeout period specified in CpuWdtCountSel.			
	ValidValues:			
	Value Description			
	00Ъ	1.31ms		
	01b	1.28us		
	10b	Reserved (5ns)		
	11b	Reserved		

Figure 13: Register Field Sub-Row for Valid Value Table

The following figure highlights a valid bit table which is used when each bit has a specific function.

55:52	Reserved.		
51:48	SliceMask. Read-write. Reset: 0.		
	ValidValues:		
	Bit	Description	
	[0]	L3 Slice 0 mask.	
	[1]	L3 Slice 1 mask.	
	[2]	L3 Slice 2 mask.	
	[3]	L3 Slice 3 mask.	

Figure 14: Register Field Sub-Row for Valid Bit Table

1.3.4.9 Field Name is Reserved

When a register field name is Reserved, and it does not explicitly specify an access type, then the implied access type is "Reserved-write-as-read".

- The Reserved-write-as-read access type is:
 - Reads must not depend on the read value.
 - Writes must only write the value that was read.

1.3.4.10 Field Access Type

The AccessType keyword is optional and specifies the access type for a register field. The access type for a field is a comma separated list of the following access types.

Table 8: AccessType Definitions

Term	Description	
Read-only	Readable; writes are ignored.	
Read-write	Readable and writable.	
Read	Readable; must be associated with one of the following {Write-once, Write-1-only, Write-1-to-clear, Error-on-write}.	
Write-once	Capable of being written once; all subsequent writes have no effect. If not associated with Read, then reads are undefined.	
Write-only	Writable. Reads are undefined.	
Write-1-only	Writing a 1 sets to a 1; Writing a 0 has no effect. If not associated with Read, then reads are undefined.	
Write-1-to-clear	Writing a 1 clears to a 0; Writing a 0 has no effect. If not associated with Read, then reads are undefined.	
Write-0-only	Writing a 0 clears to a 0; Writing a 1 has no effect. If not associated with Read, then reads are undefined.	
Error-on-read	Error occurs on read.	
Error-on-write	Error occurs on write.	
Error-on-write-0	Error occurs on bitwise write of 0.	
Error-on-write-1	Error occurs on bitwise write of 1.	
Inaccessible	Not readable or writable (e.g., Hide? Inaccessible: Read-Write).	
Configurable	Indicates that the access type is configurable as described by the documentation.	
Unpredictable	The behavior of both reads and writes is unpredictable.	
Reserved-write- as-1	Reads are undefined. Must always write 1.	

Reserved-write-	Reads are undefined. Must always write 0.		
as-0			
Volatile	Indicates that a register field value may be modified by hardware, firmware, or microcode when fetching the first instruction and/or might have read or write side effects. No read may depend on the results of a previous read and no write may be omitted based on the value of a previous read or		
	write.		

1.3.4.10.1 Conditional Access Type Expression

The ternary operator can be used to express an access type that is conditional on an expression that can contain any of the following:

- A register field value
- A constant
- A definition

1.3.4.11 Field Reset

The Reset keyword is optional and specifies the value for a register field at the time that hardware exits reset, before firmware initialization initiates.

Unless preceded by one of the following prefixes, the reset value is called warm reset and the value is applied at both warm and cold reset

Table 9: Reset Type Definitions

Type	Description
Cold	Cold reset. The value is applied only at cold reset.
Fixed	The value applies at all time.

1.3.4.12 Field Initialization

The Init keyword is optional and specifies an initialization recommendation for a register field.

If present, then there is an optional prefix that specifies the owner of the initialization. See Table 10 [Init Type Definitions].

• Example: Init: BIOS, 2'b00. //A initialization recommendation for a field to be programmed by BIOS.

Table 10: Init Type Definitions

Type	Description
BIOS	Initialized by AMD provided AMD Generic Encapsulated Software Architecture (AGESA TM) x86 software.
SBIOS	Initialized by OEM or IBV provided x86 software, also called Platform BIOS.
OS	Initialized by OS or Driver.

1.3.4.13 Field Check

The Check keyword is optional and specifies the value that is recommended for firmware/software to write for a register field. It is a recommendation, not a requirement, and may not under all circumstances be what software programs.

1.3.4.14 Field Valid Values

A register can optionally have either a valid values table or a valid bit table:

- A valid values table specifies the definition for specific field values.
- A valid bit table specifies the definition for specific field bits.

2 Core Complex (CCX)

2.1 Processor x86 Core

2.1.1 Secure Virtual Machine Mode (SVM)

Support for SVM mode is indicated by Core::X86::Cpuid::FeatureExtIdEcx[SVM].

2.1.1.1 BIOS support for SVM Disable

The BIOS should include the following user setup options to enable and disable AMD Virtualization™ technology.

2.1.1.1.1 Enable AMD VirtualizationTM

- Core::X86::Msr::VM CR[SvmeDisable] = 0.
- Core::X86::Msr::VM CR[Lock] = 1.
- Core::X86::Msr::SvmLockKey[SvmLockKey] = 0000 0000 0000 0000h.

2.1.1.1.2 Disable AMD VirtualizationTM

- Core::X86::Msr::SvmLockKey[SvmLockKey] = 0000 0000 0000 0000h.
- Core::X86::Msr::VM CR[SvmeDisable] = 1.
- Core::X86::Msr::VM CR[Lock] = 1.

The BIOS may also include the following user setup options to disable AMD Virtualization technology.

2.1.1.1.3 Disable AMD VirtualizationTM, with a user supplied key

- Core::X86::Msr::VM CR[SvmeDisable] = 1.
- Core::X86::Msr::VM CR[Lock] = 1.
- Core::X86::Msr::SvmLockKey[SvmLockKey] programmed with value supplied by user. This value should be stored in NVRAM.

2.1.2 Effective Frequency

The effective frequency interface allows software to discern the average, or effective, frequency of a given core over a configurable window of time. This provides software a measure of actual performance rather than forcing software to assume the current frequency of the core is the frequency of the last P-state requested. Core::X86::Msr::MPERF is incremented by hardware at the P0 frequency while the core is in C0. Core::X86::Msr::APERF increments in proportion to the actual number of core clocks cycles while the core is in C0.

The following procedure calculates effective frequency using Core::X86::Msr::MPERF and Core::X86::Msr::APERF:

- 1. At some point in time, write 0 to both MSRs.
- 2. At some later point in time, read both MSRs.
- 3. Effective frequency = (value read from Core::X86::Msr::APERF / value read from Core::X86::Msr::MPERF) * P0 frequency.

Additional notes:

- The amount of time that elapses between steps 1 and 2 is determined by software.
- It is software's responsibility to disable interrupts or any other events that may occur in between the write of Core::X86::Msr::MPERF and the write of Core::X86::Msr::APERF in step 1 or between the read of Core::X86::Msr::MPERF and the read of Core::X86::Msr::APERF in step 2.
- The behavior of Core::X86::Msr::MPERF and Core::X86::Msr::APERF may be modified by Core::X86::Msr::HWCR[EffFreqCntMwait].
- The effective frequency interface provides +/- 50MHz accuracy if the following constraints are met:
 - Effective frequency is read at most one time per millisecond.
 - When reading or writing Core::X86::Msr::MPERF and Core::X86::Msr::APERF software executes only MOV instructions, and no more than 3 MOV instructions, between the two RDMSR or WRMSR instructions.
 - Core::X86::Msr::MPERF and Core::X86::Msr::APERF are invalid if an overflow occurs.

2.1.3 Address Space

2.1.3.1 Virtual Address Space

The processor supports 48-bit address bits of virtual memory space (256 TB) as indicated by Core::X86::Cpuid::LongModeInfo.

2.1.3.2 Physical Address Space

The processor supports a 48-bit physical address space. See Core::X86::Cpuid::LongModeInfo. The processor master aborts the following upper-address transactions (to address PhysAddr):

• Link or core requests with non-zero PhysAddr[63:48].

2.1.3.3 System Address Map

The processor defines a reserved memory address region starting at FFFD_0000_0000h and extending up to FFFF_FFFFh. System software must not map memory into this region. Downstream host accesses to the reserved address region results in a page fault. Upstream system device accesses to the reserved address region results in an undefined operation.

2.1.3.3.1 Memory Access to the Physical Address Space

All memory accesses to the physical address space from a core are sent to its associated Data Fabric (DF). All memory accesses from a link are routed through the DF. An IO link access to physical address space indicates to the DF the cache attribute (Coherent or Non-coherent, based on bit[0] of the Sized Read and Write commands).

A core access to physical address space has two important attributes that must be determined before issuing the access to the NB: the memory type (e.g., WB, WC, UC; as described in the MTRRs) and the access destination (DRAM or MMIO).

If the memory map maps a region as DRAM that is not populated with real storage behind it, then that area of DRAM must be mapped as UC memtype.

This mechanism is managed by the BIOS and does not require any setup or changes by system software.

2.1.3.3.1.1 Determining Memory Type

The memory type for a core access is determined by the highest priority of the following ranges that the access falls in: 1=Lowest priority.

- 1. The memory type as determined by architectural mechanisms.
 - See the APM2 chapter titled "Memory System", sections "Memory-Type Range Registers" and "Page-Attribute Table Mechanism".
 - See the APM2 chapter titled "Nested Paging", section "Combining Memory Types, MTRRs".
 - See Core::X86::Msr::MTRRdefType, Core::X86::Msr::MtrrVarBase, Core::X86::Msr::MtrrVarMask, Core::X86::Msr::MtrrFix_64K and Core::X86::Msr::MtrrFix_16K_0 through Core::X86::Msr::MtrrFix_4K_7.
- 2. TSeg & ASeg SMM mechanism. (see Core::X86::Msr::SMMAddr and Core::X86::Msr::SMMMask)
- 3. CR0[CD]: If (CR0[CD]==1) then MemType=CD.
- 4. MMIO configuration space, APIC space.
 - MMIO APIC space and MMIO config space must not overlap.
 - MemType=UC.
- 5. If ("In SMM Mode" && ~((Core::X86::Msr::SMMMask[AValid] && "The address falls within the ASeg region") || (Core::X86::Msr::SMMMask[TValid] && "The address falls within the TSeg region"))) then MemType=CD.

2.1.4 Configuration Space

PCI-defined configuration space was originally defined to allow up to 256 bytes of register space for each function of each device; these first 256 bytes are called base configuration space (BCS). It was expanded to support up to 4096 bytes per function; bytes 256 through 4095 are called extended configuration space (ECS).

The processor includes configuration space registers located in both BCS and ECS. Processor configuration space is accessed through bus 0, devices 18h to 1Fh, where device 18h corresponds to node 0 and device 1Fh corresponds to node 7. See 2.1.4.3 [Processor Configuration Space].

Configuration space is accessed by the processor through two methods as follows:

- IO-space configuration: IO instructions to addresses CF8h and CFCh.
 - Enabled through IO::IoCfgAddr[ConfigEn], which allows access to BCS.
 - Use of IO-space configuration can be programmed to generate GP faults through Core::X86::Msr::HWCR[IoCfgGpFault].
 - SMI trapping for these accesses is specified by Core::X86::Msr::SMI_ON_IO_TRAP_CTL_STS and Core::X86::Msr::SMI_ON_IO_TRAP.
- MMIO configuration: configuration space is a region of memory space.
 - The base address and size of this range is specified by Core::X86::Msr::MmioCfgBaseAddr. The size is controlled by the number of configuration-space bus numbers supported by the system. Accesses to this range are converted configuration space as follows:
 - Address[31:0] = {0h, bus[7:0], device[4:0], function[2:0], offset[11:0]}.

The BIOS may use either configuration space access mechanism during boot. Before booting the OS, BIOS must disable IO access to ECS, enable MMIO configuration and build an ACPI defined MCFG table. BIOS ACPI code must use MMIO to access configuration space.

2.1.4.1 MMIO Configuration Coding Requirements

MMIO configuration space accesses must use the uncacheable (UC) memory type. Instructions used to read MMIO configuration space are required to take the following form: mov eax/ax/al, any_address_mode;

Instructions used to write MMIO configuration space are required to take the following form: mov any_address_mode, eax/ax/al;

No other source/target registers may be used other than eax/ax/al.

In addition, all such accesses are required not to cross any naturally aligned DW boundary. Access to MMIO configuration space registers that do not meet these requirements result in undefined behavior

2.1.4.2 MMIO Configuration Ordering

Since MMIO configuration cycles are not serializing in the way that IO configuration cycles are, their ordering rules relative to posted may result in unexpected behavior.

Therefore, processor MMIO configuration space is designed to match the following ordering relationship that exists naturally with IO-space configuration: if a core generates a configuration cycle followed by a posted write cycle, then the posted write is held in the processor until the configuration cycle completes. As a result, any unexpected behavior that might have resulted if the posted-write cycle were to pass MMIO configuration cycle is avoided.

2.1.4.3 Processor Configuration Space

Accesses to unimplemented registers of implemented functions are ignored: writes dropped; reads return 0. Accesses to unimplemented functions also ignored: writes are dropped; however, reads return all F's. The processor does not log any master abort events for accesses to unimplemented registers or functions.

Accesses to device numbers of devices not implemented in the processor are routed based on the configuration map registers. If such requests are master aborted, then the processor can log the event.

2.1.5 PCI Configuration Legacy Access

IOx0CF8 [IO-Space Configuration Address] (IO::IoCfgAddr)

Read-write. Reset: 0000 0000h.

IO::IoCfgAddr, and IO::IoCfgData are used to access system configuration space, as defined by the PCI specification. IO::IoCfgAddr provides the address register and IO::IoCfgData provides the data port. Software sets up the configuration address by writing to IO::IoCfgAddr. Then, when an access is made to IO::IoCfgData, the processor generates the corresponding configuration access to the address specified in IO::IoCfgAddr. See 2.1.4 [Configuration Space].

IO::IoCfgAddr may only be accessed through aligned, DW IO reads and writes; otherwise, the accesses are passed to the appropriate IO link. Accesses to IO::IoCfgAddr and IO::IoCfgData received from an IO link are treated as all other IO transactions received from an IO link. IO::IoCfgAddr and IO::IoCfgData in the processor are not accessible from an IO link.

IIIIK.				
_aliasIO:	_aliasIO; IOx0CF8; IO=0000_0000h			
Bits	Description			
31	ConfigEn: configuration space enable. Read-write. Reset: 0. 0=IO read and write accesses are passed to the			
	appropriate IO link and no configuration access is generated. 1=IO read and write accesses to IO::IoCfgData are			
	translated into configuration cycles at the configuration address specified by this register.			
30:28	Reserved.			
27:24	ExtRegNo: extended register number. Read-write. Reset: 0h. ExtRegNo provides bits[11:8] and RegNo			
	provides bits[7:2] of the byte address of the configuration register.			
23:16	BusNo: bus number. Read-write. Reset: 00h. Specifies the bus number of the configuration cycle.			
15:11	Device : device number . Read-write. Reset: 00h. Specifies the device number of the configuration cycle.			
10:8	Function. Read-write. Reset: 0h. Specifies the function number of the configuration cycle.			
7:2	RegNo: register address. Read-write. Reset: 00h. See IO::IoCfgAddr[ExtRegNo].			

1:0	Reserved.

IOx0CFC [IO-Space Configuration Data Port] (IO::IoCfgData)

Read-	Read-write. Reset: 0000_0000h.		
_aliasIO	_aliasIO; IOx0CFC; IO=0000_0000h		
Bits	Description		
31:0	Data. Read-write. Reset: 0000_0000h. See IO::IoCfgAddr.		

2.1.6 Register Sharing




Figure 15: Register Sharing Domains

MSR0000_0010 [Time Stamp Counter] (TSC)

Read-write, Volatile. Reset: 0000 0000 0000 0000h.			
Core::X86::Msr::TSC_lthree[1:0]_core[3:0]_thread[1:0]_MSR00000010			
Bits	Description		
63:0	TSC: time stamp counter. Read-write, Volatile. Reset: 0. The TSC increments at the P0 frequency. The		
	TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest mode is		
	affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based		

Figure 16: Instance Parameters

Instances of core registers are designated as lthree[n:0]_core[n:0]_thread[1:0]. Core registers may be shared at various levels of hierarchy as one register instance per die, per L3 complex, per core or per thread. The absence of the instance parameter _thread[1:0] signifies that there is not a specific instance of said register per thread and thus the register is shared between thread 1 and thread 0. Similarly, the absence of the instance parameter _core[n:0] signifies that there is not a specific instance of said register per core and thus the register is shared by all cores in that L3 complex, and so on. Software must coordinate writing to shared registers with other threads in the same sharing hierarchy level.

2.1.7 Timers

Each core includes the following timers. These timers do not vary in frequency regardless of the current P-state or C-state.

- Core::X86::Msr::TSC; the TSC increments at the rate specified by the P0 Pstate
- The APIC timer (Core::X86::Apic::TimerInitialCount and Core::X86::Apic::TimerCurrentCount), which increments at the rate of 2xCLKIN; the APIC timer may increment in units of between 1 and 8.

2.1.8 Interrupts

2.1.8.1 System Management Mode (SMM)

System management mode (SMM) is typically used for system control activities such as power management. These activities are typically transparent to the operating system.

2.1.8.1.1 SMM Overview

SMM is entered by a core on the next instruction boundary after a system management interrupt (SMI) is received and recognized. A core may be programmed to broadcast a special cycle to the system, indicating that it is entering SMM mode. The core then saves its state into the SMM memory state save area and jumps to the SMI service routine (or SMI handler). The pointer to the SMI handler is specified by MSRs. The code and data for the SMI handler are stored in the SMM memory area, which may be isolated from the main memory accesses.

The core returns from SMM by executing the RSM instruction from the SMI handler. The core restores its state from the SMM state save area and resumes execution of the instruction following the point where it entered SMM. The core may be programmed to broadcast a special bus cycle to the system, indicating that it is exiting SMM mode.

2.1.8.1.2 Mode and Default Register Values

The software environment after entering SMM has the following characteristics:

- Addressing and operation is in Real mode.
 - A far jump, call or return in the SMI handler can only address the lower 1M of memory, unless the SMI handler first switches to protected mode.
 - If (Core::X86::Msr::SMM BASE[SmmBase]>=0010 0000h) then:
 - The value of the CS selector is undefined upon SMM entry.
 - The undefined CS selector value should not be used as the target of a far jump, call, or return.
- 4-Gbyte segment limits.
- Default 16-bit operand, address, and stack sizes (instruction prefixes can override these defaults).
- Control transfers that do not override the default operand size truncate the EIP to 16 bits.
- Far jumps or calls cannot transfer control to a segment with a base address requiring more than 20 bits, as in Real mode segment-base addressing, unless a change is made into protected mode.
- Interrupt vectors use the Real mode interrupt vector table.
- The IF flag in EFLAGS is cleared (INTR is not recognized).
- The TF flag in EFLAGS is cleared.
- The NMI and INIT interrupts are masked.
- Debug register DR7 is cleared (debug traps are disabled).

The SMM base address is specified by Core::X86::Msr::SMM_BASE[SmmBase]. Important offsets to the base address pointer are:

- Core::X86::Msr::SMM BASE[SmmBase] + 8000h: SMI handler entry point.
- Core::X86::Msr::SMM BASE[SmmBase] + FE00h FFFFh: SMM state save area.

2.1.8.1.3 SMI Sources And Delivery

The processor accepts SMIs as link-defined interrupt messages only. The core/node destination of these SMIs is a function of the destination field of these messages. However, the expectation is that all such SMI messages are specified to be delivered globally (to all cores of all nodes).

There are also several local events that can trigger SMIs. However, these local events do not generate SMIs directly. Each of them triggers a programmable IO cycle that is expected to target the SMI command port in the IO hub and trigger a global SMI interrupt message back to the coherent fabric.

Local sources of SMI events that generate the IO cycle specified in Core::X86::Msr::SmiTrigIoCycle are:

- In the core, as specified by:
 - Core::X86::Msr::McExcepRedir.
 - Core::X86::Msr::SMI ON IO TRAP.
- All local APIC LVT registers programmed to generate SMIs.

The status for these is stored in Core::X86::Smm::LocalSmiStatus.

2.1.8.1.4 SMM Initial State

After storing the save state, execution starts at Core::X86::Msr::SMM_BASE[SmmBase] + 08000h. The SMM initial state is specified in the following table.

Table 11: SMM Initial State

Register	SMM Initial State
CS	SmmBase[19:4]
DS	0000h
ES	0000h
FS	0000h
GS	0000h
SS	0000h
General-Purpose Registers	Unmodified
EFLAGS	0000_0002h
RIP	0000_0000_0000_8000h
CR0	Bits 0, 2, 3, and 31 cleared (PE, EM, TS, and PG); remainder is unmodified
CR4	0000_0000_0000_0000h
GDTR	Unmodified
LDTR	Unmodified
IDTR	Unmodified
TR	Unmodified
DR6	Unmodified
DR7	0000_0000_0000_0400h
EFER	All bits are cleared except bit 12 (SVME) which is unmodified.

2.1.8.1.5 SMM Save State

In the following table, the offset field provides the offset from the SMM base address specified by Core::X86::Msr::SMM BASE[SmmBase].

Offset	Size	Contents		Access	
FE00h	Word	ES	Selector	Read-only	
FE02h	6 Bytes	1	Reserved		
FE08h	Quadword	1	Descriptor in memory format		
FE10h	Word	CS	Selector	Read-only	
FE12h	6 Bytes	1	Reserved		
FE18h	Quadword	1	Descriptor in memory format		
FE20h	Word	SS	Selector	Read-only	
FE22h	6 Bytes	1	Reserved		
FE28h	Quadword	1	Descriptor in memory format		
FE30h	Word	DS	Selector	Read-only	
FE32h	6 Bytes	1	Reserved		
FE38h	Quadword	1	Descriptor in memory form		
FE40h	Word	FS	Selector	Read-only	
FE42h	2 Bytes		Reserved		
FE44h	Doublewor	1	FS Base {16'b[47], 47:32}(note 1)		
	d		15 Buse (100[17], 17.52)(note 1)		
FE48h	Quadword	-	Descriptor in memory format		
FE50h	Word	GS	Selector	Read-only	
FE52h	2 Bytes		Reserved	rtead only	
FE54h	Doublewor	1	GS Base {16'b[47], 47:32}(note 1)		
LEUIN	d		SS Base (10 0[17], 17.52)(note 1)		
FE58h	Quadword	1	Descriptor in memory format		
FE60h	4 Bytes	GDTR	Reserved	Read-only	
FE64h	Word	02111	Limit		
FE66h	2 Bytes	-	Reserved		
FE68h	Quadword	-	Descriptor in memory format		
FE70h	Word	LDTR	Selector	Read-only	
FE72h	Word		Attributes		
FE74h	Doublewor	1	Limit		
127 111	d				
FE78h	Quadword	1	Base		
FE80h	4 Bytes	IDTR	Reserved	Read-only	
FE84h	Word	1	Limit		
FE86h	2 Bytes	1	Reserved		
FE88h	Quadword	1	Base		
FE90h	Word	TR	Selector	Read-only	
FE92h	Word		Attributes		
FE94h	Doublewor	1	Limit		
Lesin	d				
FE98h	Quadword	1	Base		
FEA0h	Quadword	IO RES	TTART RIP		
FEA8h	Quadword		IO RESTART RCX		
FEB0h	Quadword	IO RES			
FEB8h	Quadword	IO RES			
FEC0h	Doublewor	_	Read-only		
LCOII	d	CoicA	86::Smm::TrapOffset [SMM IO Trap Offset]	ixeau-only	
FEC4	Doublewor	CoreX	86::Smm::LocalSmiStatus	Read-only	
1.20.	d	201071	O	Tread only	

FEC8h Byte Core::X86::S FEC9h Byte Core::X86::S	
	m::AutoHalt Read-write
FECAh Byte Core::X86::S	ım::NmiMask Read-write
FECBh 5 Bytes Reserved	
FED0h Quadword EFER	Read-only
FED8h Quadword Core::X86::S	· · · · · · · · · · · · · · · · · · ·
	physical address Read-only
	nterrupt Control Read-only
FEF0h 16 Bytes Reserved	
-	m::SmmRevID Read-only
d	
FF00h Doublewor Core::X86::S	m::SmmBase Read-write
d	
FF04h 28 Bytes Reserved	
FF20h Quadword Guest PAT	Read-only
FF28h Quadword Host EFER (1	ote 2)
FF30h Quadword Host CR4 (no	e 2)
FF38h Quadword Nested CR3 (ote 2)
FF40h Quadword Host CR0 (no	e 2)
FF48h Quadword CR4	
FF50h Quadword CR3	
FF58h Quadword CR0	
FF60h Quadword DR7	Read-only
FF68h Quadword DR6	
FF70h Quadword RFLAGS	Read-write
FF78h Quadword RIP	Read-write
FF80h Quadword R15	
FF88h Quadword R14	
FF90h Quadword R13	
FF98h Quadword R12	
FFA0h Quadword R11	
FFA8h Quadword R10	
FFB0h Quadword R9	
FFB8h Quadword R8	
FFC0h Quadword RDI	Read-write
FFC8h Quadword RSI	
FFD0h Quadword RBP	
FFD8h Quadword RSP	
FFE0h Quadword RBX	
FFE8h Quadword RDX	
FFF0h Quadword RCX	
FFF8h Quadword RAX	

Notes:

The SMI save state includes most of the integer execution unit. Not included in the save state are: the floating point state, MSRs, and CR2. In order to be used by the SMI handler, these must be saved and restored. The save state is the same,

^{1.} This notation specifies that bit[47] is replicated in each of the 16 MSBs of the DW (sometimes called sign extended). The 16 LSBs contain bits[47:32].

^{2.} Only used for an SMI in guest mode with nested paging enabled.

regardless of the operating mode (32-bit or 64-bit).

2.1.8.1.6 System Management State

The following are offsets in the SMM save state area.

SMMxFEC0 [SMM IO Trap Offset] (Core::X86::Smm::TrapOffset)

Read-on	ly Volatile	Reset: 0000	0000h
ixeau-on	iv voiailie	INCSCL. UUUU	\ <i>N</i> \ <i>N</i> \ <i>N</i> \ <i>I</i>

If the assertion of SMI is recognized on the boundary of an IO instruction, Core::X86::Smm::TrapOffset contains information about that IO instruction. For example, if an IO access targets an unavailable device, the system can assert SMI and trap the IO instruction. Core::X86::Smm::TrapOffset then provides the SMI handler with information about the IO instruction that caused the trap. After the SMI handler takes the appropriate action, it can reconstruct and then reexecute the IO instruction from SMM. Or, more likely, it can use Core::X86::Smm::IoRestart to cause the core to reexecute the IO instruction immediately after resuming from SMM.

0.11000	the results in the results of the re	
Bits	Description	
31:16	Port: trapped IO port address. Read-only, Volatile. Reset: 0000h. This provides the address of the IO	
	instruction.	
15:12	BPR: IO breakpoint match. Read-only, Volatile. Reset: 0h.	
11	TF: EFLAGS TF value. Read-only, Volatile. Reset: 0.	
10:7	Reserved.	
6	SZ32: size 32 bits. Read-only, Volatile. Reset: 0. 1=Port access was 32 bits.	
5	SZ16: size 16 bits. Read-only, Volatile. Reset: 0. 1=Port access was 16 bits.	
4	SZ8: size 8 bits. Read-only, Volatile. Reset: 0. 1=Port access was 8 bits.	
3	REP : repeated port access. Read-only, Volatile. Reset: 0.	
2	STR: string-based port access. Read-only, Volatile. Reset: 0.	
1	V: IO trap word valid. Read-only, Volatile. Reset: 0. 0=The other fields of this offset are not valid. 1=The core	
	entered SMM on an IO instruction boundary; all information in this offset is valid.	
0	RW : port access type . Read-only, Volatile. Reset: 0. 0=IO write (OUT instruction). 1=IO read (IN instruction).	

SMMxFEC4 [Local SMI Status] (Core::X86::Smm::LocalSmiStatus)

	,	
Read-	Read-only, Volatile. Reset: 0000_0000h.	
This o	This offset stores status bits associated with SMI sources local to the core. For each of these bits, 1=The associated	
mecha	mechanism generated an SMI.	
Bits	ts Description	
31:9	Reserved.	
8	MceRedirSts: machine check exception redirection status. Read-only, Volatile. Reset: 0. This bit is associated	
	with the SMI source specified in Core::X86::Msr::McExcepRedir[RedirSmiEn].	
7:4	Reserved.	
3:0	IoTrapSts : IO trap status . Read-only, Volatile. Reset: 0h. Each of these bits is associated with each of the	
	respective SMI sources specified in Core::X86::Msr::SMI ON IO TRAP.	

SMMxFEC8 [IO Restart Byte] (Core::X86::Smm::IoRestart)

Read-write. Reset: 00h.

If the core entered SMM on an IO instruction boundary, the SMI handler may write this to FFh. This causes the core to re-execute the trapped IO instruction immediately after resuming from SMM. The SMI handler should only write to this byte if Core::X86::Smm::TrapOffset[V] == 1; otherwise, the behavior is undefined.

If a second SMI is asserted while a valid IO instruction is trapped by the first SMI handler, the core services the second SMI prior to re-executing the trapped IO instruction. Core::X86::Smm::TrapOffset[V] == 0 during the second entry into SMM, and the second SMI handler must not rewrite this byte.

If there is a simultaneous SMI IO instruction trap and debug breakpoint trap, the processor first responds to the SMI and postpones recognizing the debug exception until after resuming from SMM. If debug registers other than DR6 and DR7 are used while in SMM, they must be saved and restored by the SMI handler. If Core::X86::Smm::IoRestart is set to FFh when the RSM instruction is executed, the debug trap does not occur until after the IO instruction is re-executed.

Bits	Description
7:0	RST: SMM IO Restart Byte. Read-write. Reset: 00h.

SMMxFEC9 [Auto Halt Restart Offset] (Core::X86::Smm::AutoHalt)

Read-	Read-write. Reset: 00h.	
Bits	Description	
7:1	Reserved.	
0	HLT : halt restart. Read-write. Reset: 0. 0=Entered SMM on a normal x86 instruction boundary. 1=Entered	
	SMM from the Halt state. Upon SMM entry, this bit indicates whether SMM was entered from the Halt state.	
	Before returning from SMM, this bit can be written by the SMI handler to specify whether the return from SMM	
	should take the processor back to the Halt state or to the instruction-execution state specified by the SMM state	
	save area (normally, the instruction after the halt). Clearing this bit the returns to the instruction specified in the	
	SMM save state. Setting this bit returns to the halt state. If the return from SMM takes the processor back to the	
	Halt state, the HLT instruction is not refetched and re-executed. However, the Halt special bus cycle is broadcast	
	and the processor enters the Halt state.	

SMMxFECA [NMI Mask] (Core::X86::Smm::NmiMask)

Read-write. Reset: 00h.	
Bits	Description
7:1	Reserved.
0	NmiMask: NMI Mask. Read-write. Reset: 0. 0=NMI not masked. 1=NMI masked. Specifies whether NMI was
	masked upon entry to SMM.

SMMxFED8 [SMM SVM State] (Core::X86::Smm::SvmState)

	L		
Read-	Read-only, Volatile. Reset: 0000_0000_0000_0000h.		
This o	This offset stores the SVM state of the processor upon entry into SMM.		
Bits	Descript	ion	
63:5	Reserved		
4	4 SmmFromSev . Read-only, Volatile. Reset: 0. 1= SMM was entered while executing on a guest with SEV enabled.		
3	HostEflagesIF: host EFLAGS IF. Read-only, Volatile. Reset: 0.		
2:0	SvmState. Read-only, Volatile. Reset: 0h.		
	ValidValues:		
	Value	Description	
	0h	SMM entered from a non-guest state.	
	1h	Reserved.	
	2h	SMM entered from a guest state.	
	5h-3h	Reserved.	
	6h	SMM entered from a guest state with nested paging enabled.	
	7h	Reserved.	

SMMxFEFC [SMM Revision Identifier] (Core::X86::Smm::SmmRevID)

	1 /	
Read-	Read-only. Reset: 0003_0064h.	
This o	This offset stores the SVM state of the processor upon entry into SMM.	
Bits	Description	
31:18	Reserved.	
17	BRL . Read-only. Reset: 1. 1=Base relocation supported.	
16	IOTrap. Read-only. Reset: 1. 1=IO trap supported.	

15:0	Revision . Read-only. Reset: 0064h.

SMMxFE00 [SMM Base Address] (Core::X86::Smm::SmmBase)

Read-	Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
This o	This offset stores the base of the SMM-State of the processor upon entry into SMM.	
Bits	its Description	
63:32	Reserved.	
31:0	SmmBase. Read-write, Volatile. Reset: 0000_0000h. See Core::X86::Msr::SMM_BASE[SmmBase].	

2.1.8.1.7 Exceptions and Interrupts in SMM

When SMM is entered, the core masks INTR, NMI, SMI, and INIT interrupts. The core clears the IF flag to disable INTR interrupts. To enable INTR interrupts within SMM, the SMM handler must set the IF flag to 1.

Generating an INTR interrupt can be used for unmasking NMI interrupts in SMM. The core recognizes the assertion of NMI within SMM immediately after the completion of an IRET instruction. Once NMI is recognized within SMM, NMI recognition remains enabled until SMM is exited, at which point NMI masking is restored to the state it was in before entering SMM.

While in SMM, the core responds to STPCLK interrupts, as well as to all exceptions that may be caused by the SMI handler.

2.1.8.1.8 The Protected ASeg and TSeg Areas

These ranges are controlled by Core::X86::Msr::SMMAddr and Core::X86::Msr::SMMMask; see those registers for details.

2.1.8.1.9 SMM Special Cycles

Special cycles can be initiated on entry and exit from SMM to acknowledge to the system that these transitions are occurring. These are controlled by Core::X86::Msr::HWCR[RsmSpCycDis,SmiSpCycDis].

2.1.8.1.10 Locking SMM

The SMM registers (Core::X86::Msr::SMMAddr and Core::X86::Msr::SMMMask) can be locked from being altered by setting Core::X86::Msr::HWCR[SmmLock]. SBIOS must lock the SMM registers after initialization to prevent unexpected changes to these registers.

2.1.8.2 Local APIC

2.1.8.2.1 Local APIC Functional Description

The local APIC contains logic to receive interrupts from a variety of sources and to send interrupts to other local APICs, as well as registers to control its behavior and report status. Interrupts can be received from:

- IO devices including the IO hub (IO APICs)
- Other local APICs (inter-processor interrupts)
- APIC timer
- Thermal events
- Performance counters

- Legacy local interrupts from the IO hub (INTR and NMI)
- APIC internal errors

The APIC timer, thermal events, performance counters, local interrupts, and internal errors are all considered local interrupt sources, and their routing is controlled by local vector table entries. These entries assign a message type and vector to each interrupt, allow them to be masked, and track the status of the interrupt.

IO and inter-processor interrupts have their message type and vector assigned at the source and are unaltered by the local APIC. They carry a destination field and a mode bit that together determine which local APIC(s) accepts them. The destination mode (DM) bit specifies if the interrupt request packet should be handled in physical or logical destination mode.

2.1.8.2.1.1 Detecting and Enabling

APIC is detected and enabled via Core::X86::Cpuid::FeatureIdEdx[APIC].

The local APIC is enabled via Core::X86::Msr::APIC_BAR[ApicEn]. Reset forces APIC disabled.

2.1.8.2.1.2 APIC Register Space

MMIO APIC space:

- Memory mapped to a 4 KB range. The memory type of this space is the UC memory type. The base address of this range is specified by {Core::X86::Msr::APIC BAR[ApicBar[47:12]],000h}.
- The mnemonic is defined to be APICXXX; XXX is the byte address offset from the base address.
- MMIO APIC registers memory in xAPIC mode is defined by the register starting with Core::X86::Apic::ApicId at offset (Core::X86::Msr::APIC_BAR[ApicBar[47:12]] + 20h) ending with
 - Core::X86::Apic::ExtendedInterruptLvtEntries at offsets Core::X86::Msr::APIC BAR[ApicBar[47:12]] + 533h.
- Treated as normal memory space when APIC is disabled, as specified by Core::X86::Msr::APIC BAR[ApicEn].

2.1.8.2.1.3 ApicId Enumeration Requirements

Note: SOC15 does not require contiguous ApicId assignments.

Operating systems are expected to use Core::X86::Cpuid::SizeId[ApicIdSize], the number of least significant bits in the Initial APIC ID that indicate core ID within a processor, in constructing per-core CPUID masks. Core::X86::Cpuid::SizeId[ApicIdSize] determines the maximum number of cores (MNC) that the processor could theoretically support, not the actual number of cores that are actually implemented or enabled on the processor, as indicated by Core::X86::Cpuid::SizeId[NC].

Each Core::X86::Apic::ApicId[ApicId] register is preset as follows:

- ApicId[6] = Socket ID.
- ApicId[5:4] = Node ID.
- ApicId[3] = Logical CCX L3 complex ID
- ApicId[2:0]= (SMT) ? {LogicalCoreID[1:0],ThreadId} : {1'b0,LogicalCoreID[1:0]}.

2.1.8.2.1.4 Physical Destination Mode

The interrupt is only accepted by the local APIC whose Core::X86::Apic::ApicId[ApicId] matches the destination field of the interrupt. Physical mode allows up to 255 APICs to be addressed individually.

2.1.8.2.1.5 Logical Destination Mode

A local APIC accepts interrupts selected by Core::X86::Apic::LocalDestination and the destination field of the interrupt using either cluster or flat format as configured by Core::X86::Apic::DestinationFormat[Format].

If flat destinations are in use, bits[7:0] of Core::X86::Apic::LocalDestination[Destination] are checked against bits[7:0] of the arriving interrupt's destination field. If any bit position is set in both fields, the local APIC is a valid destination. Flat format allows up to 8 APICs to be addressed individually.

If cluster destinations are in use, bits[7:4] of Core::X86::Apic::LocalDestination[Destination] are checked against bits[7:4] of the arriving interrupt's destination field to identify the cluster. If all of bits[7:4] match, then bits[3:0] of Core::X86::Apic::LocalDestination[Destination] and the interrupt destination are checked for any bit positions that are set in both fields to identify processors within the cluster. If both conditions are met, the local APIC is a valid destination. Cluster format allows 15 clusters of 4 APICs each to be addressed.

2.1.8.2.1.6 Interrupt Delivery

SMI, NMI, INIT, Startup, and External interrupts are classified as non-vectored interrupts.

When an APIC accepts a non-vectored interrupt, it is handled directly by the processor instead of being queued in the APIC. When an APIC accepts a fixed or lowest-priority interrupt, it sets the bit in Core::X86::Apic::InterruptRequest corresponding to the vector in the interrupt. For local interrupt sources, this comes from the vector field in that interrupt's local vector table entry. The corresponding bit in Core::X86::Apic::TriggerMode is set if the interrupt is level-triggered and cleared if edge-triggered. If a subsequent interrupt with the same vector arrives when the corresponding bit in Core::X86::Apic::InterruptRequest[RequestBits] is already set, the two interrupts are collapsed into one. Vectors 15-0 are reserved

2.1.8.2.1.7 **Vectored Interrupt Handling**

Core::X86::Apic::TaskPriority and Core::X86::Apic::ProcessorPriority each contain an 8-bit priority divided into a main priority (bits[7:4]) and a priority sub-class (bits[3:0]). The task priority is assigned by software to set a threshold priority at which the processor is interrupted.

The processor priority is calculated by comparing the main priority (bits[7:4]) of Core::X86::Apic::TaskPriority[Priority] to bits[7:4] of the 8-bit encoded value of the highest bit set in Core::X86::Apic::InService. The processor priority is the higher of the two main priorities.

The processor priority is used to determine if any accepted interrupts (indicated by

Core::X86::Apic::InterruptRequest[RequestBits]) are high enough priority to be serviced by the processor. When the processor is ready to service an interrupt, the highest bit in Core::X86::Apic::InterruptRequest[RequestBits] is cleared, and the corresponding bit is set in Core::X86::Apic::InService[InServiceBits].

When the processor has completed service for an interrupt, it performs a write to Core::X86::Apic::EndOfInterrupt, clearing the highest bit in Core::X86::Apic::InService[InServiceBits] and causing the next-highest interrupt to be serviced. If the corresponding bit in Core::X86::Apic::TriggerMode[TriggerModeBits] is set, a write to Core::X86::Apic::EndOfInterrupt is performed on all APICs to complete service of the interrupt at the source.

2.1.8.2.1.8 Interrupt Masking

Interrupt masking is controlled by the Core::X86::Apic::ExtendedApicControl. If

Core::X86::Apic::ExtendedApicControl[IerEn] is set, Core::X86::Apic::InterruptEnable are used to mask interrupts. Any bit in Core::X86::Apic::InterruptEnable[InterruptEnableBits] that is clear indicates the corresponding interrupt is masked. A masked interrupt is not serviced and the corresponding bit in Core::X86::Apic::InterruptRequest[RequestBits] remains set.

2.1.8.2.1.9 Spurious Interrupts

In the event that the task priority is set to or above the level of the interrupt to be serviced, the local APIC delivers a spurious interrupt vector to the processor, as specified by Core::X86::Apic::SpuriousInterruptVector. Core::X86::Apic::InService is not changed and no write to Core::X86::Apic::EndOfInterrupt occurs.

2.1.8.2.1.10 Spurious Interrupts Caused by Timer Tick Interrupt

A typical interrupt is asserted until it is serviced. An interrupt is deasserted when software clears the interrupt status bit within the interrupt service routine. Timer tick interrupt is an exception, since it is deasserted regardless of whether it is serviced or not.

The processor is not always able to service interrupts immediately (i.e., when interrupts are masked by clearing EFLAGS.IM).

If the processor is not able to service the timer tick interrupt for an extended period of time, the INTR caused by the first timer tick interrupt asserted during that time is delivered to the local APIC in ExtInt mode and latched, and the subsequent timer tick interrupts are lost. The following cases are possible when the processor is ready to service interrupts:

- An ExtInt interrupt is pending, and INTR is asserted. This results in timer tick interrupt servicing. This occurs 50 percent of the time.
- An ExtInt interrupt is pending, and INTR is deasserted. The processor sends the interrupt acknowledge cycle, but when the PIC receives it, INTR is deasserted, and the PIC sends a spurious interrupt vector. This occurs 50 percent of the time.

There is a 50 percent probability of spurious interrupts to the processor.

2.1.8.2.1.11 Lowest-Priority Interrupt Arbitration

Fixed and non-vectored interrupts are accepted by their destination APICs without arbitration.

Delivery of lowest-priority interrupts requires all APICs to arbitrate to determine which one accepts the interrupt. If Core::X86::Apic::SpuriousInterruptVector[FocusDisable] is clear, then the focus processor for an interrupt always accepts the interrupt. A processor is the focus of an interrupt if it is already servicing that interrupt (corresponding bit in Core::X86::Apic::InService[InServiceBits] is set) or if it already has a pending request for that interrupt (corresponding bit in Core::X86::Apic::InterruptRequest[RequestBits] is set). If Core::X86::Apic::ExtendedApicControl[IerEn] is set the interrupt must also be enabled in Core::X86::Apic::InterruptEnable[InterruptEnableBits] for a processor to be the focus processor. If there is no focus processor for an interrupt, or focus processor checking is disabled, then each APIC calculates an arbitration priority value, stored in Core::X86::Apic::ArbitrationPriority, and the one with the lowest result accepts the interrupt.

The arbitration priority value is calculated by comparing Core::X86::Apic::TaskPriority[Priority] with the 8-bit encoded value of the highest bit set in Core::X86::Apic::InterruptRequest[RequestBits] (IRRVec) and the 8-bit encoded value of the highest bit set Core::X86::Apic::InService[InServiceBits] (ISRVec). If Core::X86::Apic::ExtendedApicControl[IerEn] is set the IRRVec and ISRVec are based off the highest enabled interrupt. The main priority bits[7:4] are compared as follows:

```
if ((TaskPriority[Priority[7:4]] >= InterruptRequest[IRRVec[7:4]])
&&(TaskPriority[Priority[7:4]] > InService[ISRVec[7:4]])) {
ArbitrationPriority[Priority] = TaskPriority[Priority]
} elsif { (InterruptRequest[IRRVec[7:4]] > InService[ISRVec[7:4]])
ArbitrationPriority[Priority] = {InterruptRequest[IRRVec[7:4]],0h}
} else {
```

```
ArbitrationPriority[Priority] = {InService[ISRVect[7:4]],0h}
}
```

2.1.8.2.1.12 Inter-Processor Interrupts

The Core::X86::Apic::InterruptCommandLow and Core::X86::Apic::InterruptCommandHigh provide a mechanism for generating interrupts in order to redirect an interrupt to another processor, originate an interrupt to another processor, or allow a processor to interrupt itself. A write to register Core::X86::Apic::InterruptCommandLow causes an interrupt to be generated with the properties specified by the Core::X86::Apic::InterruptCommandLow and Core::X86::Apic::InterruptCommandHigh fields.

Message type (bits [10:8]) == 011b (Remote Read) is deprecated.

Not all combinations of ICR fields are valid. Only the following combinations are valid: Note: x indicates a don't care.

Table 13: ICR Valid Combinations

Message Type	Trigger Mode	Level	Destination Shorthand
Fixed	Edge	X	X
	Level	Assert	X
Lowest Priority, SMI, NMI, INIT	Edge	X	Destination or all excluding self
	Level	Assert	Destination or all excluding self
Startup	X	X	Destination or all excluding self

2.1.8.2.1.13 APIC Timer Operation

The local APIC contains a 32-bit timer, controlled by Core::X86::Apic::TimerLvtEntry,

Core::X86::Apic::TimerInitialCount, and Core::X86::Apic::TimerDivideConfiguration. The processor bus clock is divided by the value in Core::X86::Apic::TimerDivideConfiguration[Div[3:0]] to obtain a time base for the timer. When Core::X86::Apic::TimerInitialCount[Count] is written, the value is copied into Core::X86::Apic::TimerCurrentCount. Core::X86::Apic::TimerCurrentCount[Count] is decremented at the rate of the divided clock. When the count reaches 0, a timer interrupt is generated with the vector specified in Core::X86::Apic::TimerLvtEntry[Vector]. If Core::X86::Apic::TimerLvtEntry[Mode] specifies periodic operation, Core::X86::Apic::TimerCurrentCount[Count] is reloaded with the Core::X86::Apic::TimerInitialCount[Count] value, and it continues to decrement at the rate of the divided clock. If Core::X86::Apic::TimerLvtEntry[Mask] is set, timer interrupts are not generated.

2.1.8.2.1.14 Generalized Local Vector Table

All LVTs (Core::X86::Apic::ThermalLvtEntry to Core::X86::Apic::LVTLINT, and

Core::X86::Apic::ExtendedInterruptLvtEntries) support a generalized message type as follows:

- 000b=Fixed
- 010b=SMI
- 100b=NMI
- 111b=ExtINT
- All other messages types are reserved.

2.1.8.2.1.15 State at Reset

At power-up or reset, the APIC is hardware disabled (Core::X86::Msr::APIC_BAR[ApicEn] == 0) so only SMI, NMI, INIT, and ExtInt interrupts may be accepted.

The APIC can be software disabled through Core::X86::Apic::SpuriousInterruptVector[APICSWEn]. The software disable has no effect when the APIC is hardware disabled.

When a processor accepts an INIT interrupt, the APIC is reset as at power-up, with the exception that:

- Core::X86::Apic::ApicId is unaffected.
- Pending APIC register writes complete.

2.1.8.2.2 Local APIC Registers

APICx020 [APIC ID] (Core::X86::Apic::ApicId)

Read-only. Reset: XX00_0000h.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; APICx020; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description	
31:24	ApicId: APIC ID. Read-only. Reset: XXh. The reset value varies based on core number. See 2.1.8.2.1.3 [ApicId	
	Enumeration Requirements].	
23:0	Reserved.	

APICx030 [APIC Version] (Core::X86::Apic::ApicVersion)

THE TEXASSE [THE TEXTSION] (COLC ADD TEXASSE T			
Read-only. Reset: 80XX 0010h.			
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; APICx030; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31	ExtApicSpace: extended APIC register space present. Read-only. Reset: 1. 1=Indicates the presence of		
	extended APIC register space starting at Core::X86::Apic::ExtendedApicFeature.		
30:25	Reserved.		
24	DirectedEoiSupport: directed EOI support. Read-only. Reset: Fixed,0. 0=Directed EOI capability not		
	supported.		
23:16	MaxLvtEntry. Read-only. Reset: XXh. Specifies the number of entries in the local vector table minus one.		
15:8	Reserved.		
7:0	Version . Read-only. Reset: 10h. Indicates the version number of this APIC implementation.		

APICx080 [Task Priority] (Core::X86::Apic::TaskPriority)

Read-write. Reset: 0000_0000h.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; APICx080; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description	
31:8	Reserved.	
7:0	Priority . Read-write. Reset: 00h. This field is assigned by software to set a threshold priority at which the core is	
	interrupted.	

APICx090 [Arbitration Priority] (Core::X86::Apic::ArbitrationPriority)

Read-	Read-only, Volatile. Reset: 0000_0000h.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; APICx090; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31:8	Reserved.		
7:0	Priority . Read-only, Volatile. Reset: 00h. Indicates the current priority for a pending interrupt, or a task or		
	interrupt being serviced by the core. The priority is used to arbitrate between cores to determine which accepts a		
	lowest-priority interrupt request.		

APICx0A0 [Processor Priority] (Core::X86::Apic::ProcessorPriority)

Read-only, Volatile. Reset: 0000_0000h.			
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; APICx0A0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31:8	Reserved.		
7:0	Priority . Read-only, Volatile. Reset: 00h. Indicates the core's current priority servicing a task or interrupt, and is		
	used to determine if any pending interrupts should be serviced. It is the higher value of the task priority value and		
	the current highest in-service interrupt.		

APICx0B0 [End of Interrupt] (Core::X86::Apic::EndOfInterrupt)

Write-	Write-only.	
This register is written by the software interrupt handler to indicate the servicing of the current interrupt is complete.		
_lthree[1	_tthree[1:0]_core[3:0]_thread[1:0]; APICx0B0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description	
31:0	Reserved. Write-only.	

APICx0C0 [Reserved] (Core::X86::Apic::RemoteRead)

Read-	Read-only. Reset: 0000_0000h.		
Remo	Remote Read is deprecated.		
_lthree[_lthree[1:0]_core[3:0]_thread[1:0]; APICx0C0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Bits Description		
31:0	Reserved. Read-only. Reset: 0000 0000h.		

APICx0D0 [Logical Destination] (Core::X86::Apic::LocalDestination)

Read-write, Volatile. Reset: 0000_0000h.		
_lthree[1:0]_core[3:0]_thread[1:0]; APICx0D0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description	
31:24	Destination . Read-write, Volatile. Reset: 00h. This APIC's destination identification. Used to determine which	
	interrupts should be accepted.	
23:0	Reserved.	

APICx0E0 [Destination Format] (Core::X86::Apic::DestinationFormat)

	L) /		
Read-	ad-write. Reset: 0000_0000h.			
Only s	supported	in xAPIC mode.		
_lthree[]	1:0]_core[3:0]	_thread[1:0]; APICx0E0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Descripti	ion		
31:28	Format. Read-write. Reset: 0h. Controls which format to use when accepting interrupts with a logical destination			
	mode.	mode.		
	ValidValues:			
	Value Description			
	0h	Cluster destinations are used.		
	Eh-1h	Reserved.		
	Fh	Flat destinations are used.		
27:0	Reserved			

APICx0F0 [Spurious-Interrupt Vector] (Core::X86::Apic::SpuriousInterruptVector)

Reset:	Reset: 0000_00FFh.		
_lthree[1	:0]_core[3:0]_thread[1:0]; APICx0F0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31:13	Reserved.		
12	EoiBroadcastDisable: EOI broadcast disable. Read-only. Reset: 0.		
11:10	Reserved.		
9	FocusDisable . Read-write. Reset: 0. 1=Disable focus core checking during lowest-priority arbitrated interrupts.		

8	APICSWEn: APIC software enable. Read-write, Volatile. Reset: 0. 0=SMI, NMI, INIT, LINT[1:0], and Startup
	interrupts may be accepted; pending interrupts in Core::X86::Apic::InService and
	Core::X86::Apic::InterruptRequest are held, but further fixed, lowest-priority, and ExtInt interrupts are not
	accepted. All LVT entry mask bits are set and cannot be cleared.
7:0	Vector . Read-write, Volatile. Reset: FFh. The vector that is sent to the core in the event of a spurious interrupt.

APICx1[0...7]0 [In-Service] (Core::X86::Apic::InService)

Read-only, Volatile. Reset: 0000_0000h.		
The in-service registers provide a bit per interrupt to indicate that the corresponding interrupt is being serviced by the		
core. The first 16 InServiceBits of the first Core::X86::Apic::InService register are reserved.		
_lthree[1:0]_core[3:0]_thread[1:0]_n0; APICx100; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree[1:0]_core[3:0]_thread[1:0]_n1; APICx110; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
[lthree[1:0]_core[3:0]_thread[1:0]_n2; APICx120; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree[1:0]_core[3:0]_thread[1:0]_n3; APICx130; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree[1:0]_core[3:0]_thread[1:0]_n4; APICx140; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree[1:0]_core[3:0]_thread[1:0]_n5; APICx150; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree[1:0]_core[3:0]_thread[1:0]_n6; APICx160; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
[lthree[1:0]_core[3:0]_thread[1:0]_n7; APICx170; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits Description		
31:0 InServiceBits . Read-only, Volatile. Reset: 0000_0000h. These bits are set when the corresponding interrupt is		
being serviced by the core.		

APICx1[8...F]0 [Trigger Mode] (Core::X86::Apic::TriggerMode)

Artext[or]v [Higger Mode] (Core.:Aso::Apic:: Higger Mode)
Read-only, Volatile. Reset: 0000_0000h.
The trigger mode registers provide a bit per interrupt to indicate the assertion mode of each interrupt. The first 16
TriggerModeBits of the each thread's APIC[1F0:180] registers are reserved.
_lthree[1:0]_core[3:0]_thread[1:0]_n0; APICx180; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree[1:0]_core[3:0]_thread[1:0]_n1; APICx190; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree[1:0]_core[3:0]_thread[1:0]_n2; APICx1A0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
[!three[1:0]_core[3:0]_thread[1:0]_n3; APICx1B0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
[!three[1:0]_core[3:0]_thread[1:0]_n4; APICx1C0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
[!three[1:0]_core[3:0]_thread[1:0]_n5; APICx1D0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
[!three[1:0]_core[3:0]_thread[1:0]_n6; APICx1E0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
[lthree[1:0]_core[3:0]_thread[1:0]_n7; APICx1F0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
Bits Description
31:0 TriggerModeBits . Read-only, Volatile. Reset: 0000_0000h. The corresponding trigger mode bit is updated when
an interrupt is accepted. 1=Level-triggered interrupt. 0=Edge-triggered interrupt.

APICx2[0...7]0 [Interrupt Request] (Core::X86::Apic::InterruptRequest)

Read-only. Reset: 0000_0000h.
The interrupt request registers provide a bit per interrupt to indicate that the corresponding interrupt has been accepted
by the APIC. The first 16 RequestBits of the first Core::X86::Apic::InterruptRequest register are reserved.
[!three[1:0]_core[3:0]_thread[1:0]_n0; APICx200; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree[1:0]_core[3:0]_thread[1:0]_n1; APICx210; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree[1:0]_core[3:0]_thread[1:0]_n2; APICx220; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree[1:0]_core[3:0]_thread[1:0]_n3; APICx230; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree[1:0]_core[3:0]_thread[1:0]_n4; APICx240; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree[1:0]_core[3:0]_thread[1:0]_n5; APICx250; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree[1:0]_core[3:0]_thread[1:0]_n6; APICx260; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree[1:0]_core[3:0]_thread[1:0]_n7; APICx270; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
Bits Description
31:0 RequestBits . Read-only. Reset: 0000 0000h. The corresponding request bit is set when the an interrupt is
accepted by the APIC.

APICx280 [Error Status] (Core::X86::Apic::ErrorStatus)

Writes to this register trigger an update of the register state. The value written by software is arbitrary. Each write causes the internal error state to be loaded into this register, clearing the internal error state. Consequently, a second write prior

to the occurrence of another error causes the register to be overwritten with cleared data.		
_lthree[1:0]_core[3:0]_thread[1:0]; APICx280; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description	
31:8	Reserved.	
7	IllegalRegAddr: illegal register address. Read-write. Reset: 0. This bit indicates that an access to a nonexistent	
	register location within this APIC was attempted. Can only be set in xAPIC mode.	
6	RcvdIllegalVector : received illegal vector . Read-write. Reset: 0. This bit indicates that this APIC has received a	
	message with an illegal vector (00h to 0Fh for fixed and lowest priority interrupts).	
5	SentIllegalVector . Read-write. Reset: 0. This bit indicates that this APIC attempted to send a message with an	
	illegal vector (00h to 0Fh for fixed and lowest priority interrupts).	
4	Reserved.	
3	RcvAcceptError : receive accept error . Read-write. Reset: 0. This bit indicates that a message received by this	
	APIC was not accepted by this or any other APIC.	
2	SendAcceptError . Read-write. Reset: 0. This bit indicates that a message sent by this APIC was not accepted by	
	any APIC.	
1:0	Reserved.	

APICx300 [Interrupt Command Low] (Core::X86::Apic::InterruptCommandLow)

APIC	APICx300 [Interrupt Command Low] (Core::X86::Apic::InterruptCommandLow)		
	Reset: 0000_0000h.		
	e[1:0]_core[3:0]_thread[1:0]; APICx300; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Descript		
	Reserved		
19:18		thnd: destination shorthand. Read-write. Reset: 0h.	
		ion: Provides a quick way to specify a destination for a message.	
		luding self or all excluding self is used, then destination mode is ignored and physical is automatically	
	used.		
	ValidVal		
	Value	Description (7.1)	
	0h	No shorthand (Destination field).	
	1h	Self.	
	2h	All including self.	
	3h	All excluding self. (This sends a message with a destination encoding of all 1s, so if lowest priority is	
15.16		used the message could end up being reflected back to this APIC.)	
17:16	RemoteRdStat. Read-only. Reset: 0h.		
ValidValues:			
	Value	Description	
	0h	Read was invalid.	
	1h	Delivery pending.	
	2h	Delivery complete and access was valid.	
	3h	Reserved.	
15		ger mode . Read-write. Reset: 0. 0=Edge triggered. 1=Level triggered. Indicates how this interrupt is	
	triggered		
14		ead-write. Reset: 0. 0=Deasserted. 1=Asserted.	
13	Reserved		
12		rrupt delivery status. Read-only. Reset: 0. 0=Idle. 1=Send pending. In xAPIC mode this bit is set to	
		that the interrupt has not yet been accepted by the destination core(s). Software may repeatedly write	
11		36::Apic::InterruptCommandLow without polling the DS bit; all requested IPIs are delivered.	
11		tination mode. Read-write. Reset: 0. 0=Physical. 1=Logical.	
10:8	8 71		
1	ValidVal	lues:	

Value	Description
0h	Fixed
1h	Lowest Priority.
2h	SMI
3h	Reserved.
4h	NMI
5h	INIT
6h	Startup
7h	External interrupt.
Vector.	Read-write, Reset: 00h. The vector that is sent for this interrupt source.

APICx310 [Interrupt Command High] (Core::X86::Apic::InterruptCommandHigh)

Read-write. Reset: 0000_0000h.			
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; APICx310; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31:24	DestinationField . Read-write. Reset: 00h. The destination encoding used when		
	Core::X86::Apic::InterruptCommandLow[DestShrthnd] is 00b.		
23:0	Reserved.		

APICx320 [LVT Timer] (Core::X86::Apic::TimerLvtEntry)

Reset:	Reset: 0001_0000h.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; APICx320; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Bits Description		
31:18	Reserved.		
17	Mode . Read-write. Reset: 0. 0=One-shot. 1=Periodic.		
16	Mask. Read-write. Reset: 1. 0=Not masked. 1=Masked.		
15:13	Reserved.		
12	DS : interrupt delivery status . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt		
	has not yet been accepted by the core.)		
11	Reserved.		
10:8	MsgType: message type. Read-write. Reset: 0h. See2.1.8.2.1.14 [Generalized Local Vector Table].		
7:0	Vector . Read-write. Reset: 00h. Interrupt vector number.		

APICx330 [LVT Thermal Sensor] (Core::X86::Apic::ThermalLvtEntry)

	t 1 v		
Reset:	Reset: 0001 0000h.		
_lthree[1	lthree[1:0]_core[3:0]_thread[1:0]; APICx330; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31:17	Reserved.		
16	Mask. Read-write. Reset: 1. 0=Not masked. 1=Masked.		
15:13	Reserved.		
12	DS : interrupt delivery status . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt		
	has not yet been accepted by the core.)		
11	Reserved.		
10:8	MsgType: message type. Read-write. Reset: 0h. See2.1.8.2.1.14 [Generalized Local Vector Table].		
7:0	Vector . Read-write. Reset: 00h. Interrupt vector number.		

APICx340 [LVT Performance Monitor] (Core::X86::Apic::PerformanceCounterLvtEntry)

Reset: 0001 0000h.

Interrupts for this local vector table are caused by overflows of:

- Core::X86::Msr::PERF_LEGACY_CTL(Performance Event Select [3:0])].
- Core::X86::Msr::PERF_CTL(Performance Event Select [5:0])].

_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; APICx340; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description	
31:17	Reserved.	
16	Mask. Read-write. Reset: 1. 0=Not masked. 1=Masked.	
15:13	Reserved.	
12	DS : interrupt delivery status . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. Indicates that the interrupt	
	has not yet been accepted by the core.	
11	Reserved.	
10:8	MsgType : message type . Read-write. Reset: 0h. See2.1.8.2.1.14 [Generalized Local Vector Table].	
7:0	Vector. Read-write. Reset: 00h. Interrupt vector number.	

APICx3[5...6]0 [LVT LINT[1:0]] (Core::X86::Apic::LVTLINT)

	t 1 t t 13 ()		
Reset:	Reset: 0001_0000h.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]_n0; APICx350; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree[1	:0]_core[3:0]_thread[1:0]_n1; APICx360; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31:17	Reserved.		
16	Mask. Read-write. Reset: 1. 0=Not masked. 1=Masked.		
15	TM: trigger mode. Read-write. Reset: 0. 0=Edge. 1=Level.		
14	RmtIRR. Read-only, Volatile. Reset: 0. If trigger mode is level, remote Core::X86::Apic::InterruptRequest is set		
	when the interrupt has begun service. Remote Core::X86::Apic::InterruptRequest is cleared when the end of		
	interrupt has occurred.		
13	Reserved. Read-write. Reset: 0.		
12	DS : interrupt delivery status . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt		
	has not yet been accepted by the core.)		
11	Reserved.		
10:8	MsgType: message type. Read-write. Reset: 0h. See2.1.8.2.1.14 [Generalized Local Vector Table].		
7:0	Vector. Read-write. Reset: 00h. Interrupt vector number.		

APICx370 [LVT Error] (Core::X86::Apic::ErrorLvtEntry)

Reset: 0001_0000h.			
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; APICx370; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	ts Description		
31:17	Reserved.		
16	Mask. Read-write. Reset: 1. 0=Not masked. 1=Masked.		
15:13	Reserved.		
12	DS : interrupt delivery status . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt		
	has not yet been accepted by the core.)		
11	Reserved.		
10:8	MsgType : message type . Read-write. Reset: 0h. See 2.1.8.2.1.14 [Generalized Local Vector Table].		
7:0	Vector . Read-write. Reset: 00h. Interrupt vector number.		

APICx380 [Timer Initial Count] (Core::X86::Apic::TimerInitialCount)

- 1		<u> </u>
	Read-	write, Volatile. Reset: 0000_0000h.
	_lthree[1	1:0]_core[3:0]_thread[1:0]; APICx380; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
	Bits	Description
	31:0	Count . Read-write, Volatile. Reset: 0000_0000h. The value copied into the current count register when the timer
		is loaded or reloaded.

APICx390 [Timer Current Count] (Core::X86::Apic::TimerCurrentCount)

Read-only, Volatile. Res	et: 0000_0000h.			
_lthree[1:0]_core[3:0]_thread[1:	0]; APICx390; APIC={Core::>	X86::Msr::APIC_BAR[A	picBar[47:12]], 000h}	

Bits	Description
31:0	Count . Read-only, Volatile. Reset: 0000_0000h. The current value of the counter.

APICx3E0 [Timer Divide Configuration] (Core::X86::Apic::TimerDivideConfiguration)

Read-	write. Res	et: 0000 0000h.
		_thread[1:0]; APICx3E0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
Bits	Descript	ion
31:4	Reserved	•
3:0	Div[3:0]	Read-write. Reset: 0h. Div[2] is unused.
	ValidVal	ues:
	Value	Description
	0h	Divide by 2.
	1h	Divide by 4.
	2h	Divide by 8.
	3h	Divide by 16.
	7h-4h	Reserved.
	8h	Divide by 32.
	9h	Divide by 64.
	Ah	Divide by 128.
	Bh	Divide by 1.
	Fh-Ch	Reserved.

APICx400 [Extended APIC Feature] (Core::X86::Apic::ExtendedApicFeature)

	The following the following (contention in provide the cutary)		
Read-only. Reset: 0004 0007h.			
_lthree[1	:0]_core[3:0]_thread[1:0]; APICx400; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31:24	Reserved.		
23:16	ExtLvtCount: extended local vector table count. Read-only. Reset: 04h. This specifies the number of extended		
	LVT registers (Core::X86::Apic::ExtendedInterruptLvtEntries) in the local APIC.		
15:3	Reserved.		
2	ExtApicIdCap: extended APIC ID capable. Read-only. Reset: 1. 1=The processor is capable of supporting an		
	8-bit APIC ID, as controlled by Core::X86::Apic::ExtendedApicControl[ExtApicIdEn].		
1	SeoiCap: specific end of interrupt capable. Read-only. Reset: 1. 1=The		
	Core::X86::Apic::SpecificEndOfInterrupt is present.		
0	IerCap: interrupt enable register capable. Read-only. Reset: 1. This bit indicates that the		
	Core::X86::Apic::InterruptEnable are present. See2.1.8.2.1.8 [Interrupt Masking].		

APICx410 [Extended APIC Control] (Core::X86::Apic::ExtendedApicControl)

Read-write. Reset: 0000_0000h.			
_lthree[1	:0]_core[3:0]_thread[1:0]; APICx410; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31:3	Reserved.		
2	ExtApicIdEn: extended APIC ID enable. Read-write. Reset: 0. 1=Enable 8-bit APIC ID;		
	Core::X86::Apic::ApicId[ApicId] supports an 8-bit value; an interrupt broadcast in physical destination mode		
	requires that the IntDest[7:0]=1111_1111b (instead of xxxx_1111b); a match in physical destination mode occurs		
	when $(IntDest[7:0] == ApicId[7:0])$ instead of $(IntDest[3:0] == ApicId[3:0])$.		
1	SeoiEn. Read-write. Reset: 0. 1=Enable SEOI generation when a write to		
	Core::X86::Apic::SpecificEndOfInterrupt is received.		
0	IerEn . Read-write. Reset: 0. 1=Enable writes to the interrupt enable registers.		

APICx420 [Specific End Of Interrupt] (Core::X86::Apic::SpecificEndOfInterrupt)

Read-	Read-write. Reset: 0000_0000h.		
_lthree[1	1:0]_core[3:0]_thread[1:0]; APICx420; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}		
Bits	Description		
31:8	Reserved.		
7:0	EoiVec : end of interrupt vector . Read-write. Reset: 00h. A write to this field causes an end of interrupt cycle to		
	be performed for the vector specified in this field. The behavior is undefined if no interrupt is pending for the		
	specified interrupt vector.		

APICx4[8...F]0 [Interrupt Enable] (Core::X86::Apic::InterruptEnable)

Read-write. Reset: FFFF_FFFFh.		
_lthree[1:0]_core[3:0]_thread[1:0]_n0; APICx480; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree[1:0]_core[3:0]_thread[1:0]_n1; APICx490; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree[1:0]_core[3:0]_thread[1:0]_n2; APICx4A0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree[1:0]_core[3:0]_thread[1:0]_n3; APICx4B0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree[1:0]_core[3:0]_thread[1:0]_n4; APICx4C0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree[1:0]_core[3:0]_thread[1:0]_n5; APICx4D0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree[1:0]_core[3:0]_thread[1:0]_n6; APICx4E0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree[1:0]_core[3:0]_thread[1:0]_n7; APICx4F0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits Description		
31:0 InterruptEnableBits . Read-write. Reset: FFFF_FFFFh. The interrupt enable bits can be used to enable each of		
the 256 interrupts.		

APICx5[0...3]0 [Extended Interrupt Local Vector Table] (Core::X86::Apic::ExtendedInterruptLvtEntries)

D (0001 00001
Reset:	0001_0000h.
Assign	nments conventions:
•	APIC500 provides a local vector table entry for IBS.
•	APIC510 provides a local vector table entry for error thresholding. See
	Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]
•	APIC520 provides a local vector table entry for Deferred errors. See MCi_CONFIG[DeferredIntType].
_lthree[1	:0]_core[3:0]_thread[1:0]_n0; APICx500; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree[1	:0]_core[3:0]_thread[1:0]_n1; APICx510; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree[1	:0]_core[3:0]_thread[1:0]_n2; APICx520; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree[1	:0]_core[3:0]_thread[1:0]_n3; APICx530; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
Bits	Description
31:17	Reserved.
16	Mask. Read-write. Reset: 1. 0=Not masked. 1=Masked.
15:13	Reserved.
12	DS : interrupt delivery status . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. Indicates that the interrupt
	has not yet been accepted by the core.
11	Reserved.
10:8	MsgType: message type. Read-only. Reset: 0h. See2.1.8.2.1.14 [Generalized Local Vector Table].
7:0	Vector. Read-write. Reset: 00h. Interrupt vector number.

2.1.9 **CPUID Instruction**

Processor feature capabilities and configuration information are provided through the CPUID instruction. The information is accessed by (1) selecting the CPUID function setting EAX and optionally ECX for some functions, (2) executing the CPUID instruction, and (3) reading the results in the EAX, EBX, ECX, and EDX registers. The syntax CPUID $FnXXXX_XXX_EiX[_xYYY]$ refers to the function where EAX == X, and optionally ECX == Y, and the registers specified by EiX. EiX can be any single register such as $\{EAX, EBX, ECX, and EDX\}$, or a range of registers, such as E[C,B,A]X. Undefined function numbers return 0's in all 4 registers.

Unless otherwise specified, single-bit feature fields are encoded as 1=Feature is supported by the processor; 0=Feature is not supported by the processor.

2.1.9.1 **CPUID Instruction Functions**

Processor feature capabilities and configuration information are provided through the CPUID instruction. The information is accessed by (1) selecting the CPUID function setting EAX and optionally ECX for some functions, (2) executing the CPUID instruction, and (3) reading the results in the EAX, EBX, ECX, and EDX registers. The syntax CPUID FnXXXXXXXX_EiX[_xYYY] refers to the function where EAX==X, and optionally ECX==Y, and the registers specified by EiX. EiX can be any single register such as {EAX, EBX, ECX, and EDX}, or a range of registers, such as E[C,B,A]X. Undefined function numbers return 0's in all 4 registers.

Unless otherwise specified, single-bit feature fields are encoded as 1=Feature is supported by the processor; 0=Feature is not supported by the processor. CPUID functions not listed are reserved.

The following provides processor specific details about CPUID.

CPUID_Fn00000000_EAX [Processor Vendor and Largest Standard Function Number]

(CorcAooChuiuLai	grunci (um)
Read-only. Reset: 0000_0	00Dh.

_lthree[1	1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000000_EAX
Bits	Description
31:0	LFuncStd: largest standard function. Read-only. Reset: Fixed,0000_000Dh. The largest CPUID standard
	function input value supported by the processor implementation.

CPUID_Fn00000000_EBX [Processor Vendor (ASCII Bytes [3:0])] (Core::X86::Cpuid::ProcVendEbx)

Read-	only. Reset: 6874_7541h.
Core::	X86::Cpuid::ProcVendEbx and Core::X86::Cpuid::ProcVendExtEbx return the same value.
_lthree[]	1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000000_EBX
Bits Description	
31:0	Vendor . Read-only. Reset: Fixed,6874_7541h. ASCII Bytes [3:0] ("h t u A") of the string "AuthenticAMD".

CPUID_Fn00000000_ECX [Processor Vendor (ASCII Bytes [11:8])] (Core::X86::Cpuid::ProcVendEcx)

Read-	Read-only. Reset: 444D_4163h.	
Core::	Core::X86::Cpuid::ProcVendEcx and Core::X86::Cpuid::ProcVendExtEcx return the same value.	
_lthree[1	Ithree[1:0] core[3:0] thread[1:0]; CPUID_Fn00000000 ECX	
Bits	Description	
31:0	Vendor . Read-only. Reset: Fixed,444D 4163h, ASCII Bytes [11:8] ("D M A c") of the string "AuthenticAMD".	

CPUID Fn00000000 EDX [Processor Vendor (ASCII Bytes [7:4])] (Core::X86::Cpuid::ProcVendEdx)

Read-only. Reset: 6974_6E65h.		
Core::X86::Cpuid::ProcVendEdx and Core::X86::Cpuid::ProcVendExtEdx return the same value.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000000_EDX	
Bits	Description	
31:0	Vendor . Read-only. Reset: Fixed,6974_6E65h. ASCII Bytes [7:4] ("i t n e") of the string "AuthenticAMD".	

CPUID Fn00000001 EAX [Family, Model, Stepping Identifiers] (Core::X86::Cpuid::FamModStep)

Read-only. Reset: 0080 0FX2h.

Core::X86::Cpuid::FamModStep and Core::X86::Cpuid::FamModStepExt return the same value.

Family is an 8-bit value and is defined as: Family[7:0]=({0000b,BaseFamily[3:0]}+ExtendedFamily[7:0]).

• E.g., If BaseFamily[3:0] == Fh and ExtendedFamily[7:0] == 08h, then Family[7:0] = 17h.

Model is an 8-bit value and is defined as: Model[7:0]={ExtendedModel[3:0],BaseModel[3:0]}.

- E.g., If ExtendedModel[3:0] == 1h and BaseModel[3:0] == 8h, then Model[7:0] = 18h.
- Model numbers vary with product.

Madal		
Model	Model numbers are are assigned a letter, 0h = "A", 1h = "B", and so on. Model and Stepping form the Revision. E.g., B2.	
_lthree[1	:0]_core[3:0]_thread[1:0]; CPUID_Fn00000001_EAX	
Bits	Description	
31:28	Reserved.	
27:20	ExtFamily: extended family. Read-only. Reset: 08h.	
19:16	ExtModel: extended model. Read-only. Reset: 0h.	
15:12	Reserved.	
11:8	BaseFamily. Read-only. Reset: Fh.	
7:4	BaseModel. Read-only. Reset: Xh. Model numbers vary with product.	
3:0	Stepping. Read-only. Reset: 2h.	

CPUID_Fn00000001_EBX [LocalApicId, LogicalProcessorCount, CLFlush] (Core::X86::Cpuid::FeatureIdEbx)

Read-	Read-only.	
_lthree[1	:0]_core[3:0]_thread[1:0]; CPUID_Fn00000001_EBX	
Bits	Description	
31:24	LocalApicId: initial local APIC physical ID. Read-only. Reset: XXh.	
23:16	LogicalProcessorCount : logical processor count . Read-only. Reset: Fixed,(Core::X86::Cpuid::SizeId[NC] + 1).	
	Specifies the number of threads in the processor as Core::X86::Cpuid::SizeId[NC]+1.	
15:8	CLFlush: CLFLUSH size in quadwords. Read-only. Reset: Fixed,08h.	
7:0	Reserved.	

CPUID Fn00000001 ECX [Feature Identifiers] (Core::X86::Cpuid::FeatureIdEcx)

CIUI	D_Fn00000001_ECX [Feature Identifiers] (Core::X86::Cpuid::FeatureIdEcx)	
Read-	Read-only.	
	values can be over-written by Core::X86::Msr::CPUID_Features.	
_	:0]_core[3:0]_thread[1:0]; CPUID_Fn00000001_ECX	
Bits	A	
31	Reserved. Read-only. Reset: Fixed,0. Reserved for use by hypervisor to indicate guest status.	
30	RDRAND: RDRAND instruction support. Read-only. Reset: Fixed,1.	
29	F16C: half-precision convert instruction support. Read-only. Reset: Fixed,1.	
28	AVX: AVX instruction support. Read-only. Reset: Fixed,1.	
27	OSXSAVE: OS enabled support for XGETBV/XSETBV. Read-only. Reset: X. 1=The OS has enabled support	
	for XGETBV/XSETBV instructions to query processor extended states.	
26	XSAVE: XSAVE (and related) instruction support. Read-only. Reset: Fixed, 1. 1=Support provided for the	
	XSAVE, XRSTOR, XSETBV, and XGETBV instructions and the XFEATURE_ENABLED_MASK register.	
25	AES: AES instruction support. Read-only. Reset: X.	
24	Reserved.	
23	POPCNT: POPCNT instruction. Read-only. Reset: Fixed,1.	
22	MOVBE: MOVBE instruction support. Read-only. Reset: Fixed,1.	
21	X2APIC: x2APIC capability. Read-only. Reset: Fixed,0.	
20	SSE42: SSE4.2 instruction support. Read-only. Reset: Fixed,1.	
19	SSE41: SSE4.1 instruction support. Read-only. Reset: Fixed,1.	
18	Reserved.	
17	PCID: process context identifiers support. Read-only. Reset: Fixed,0.	
16:14	Reserved.	
13	CMPXCHG16B: CMPXCHG16B instruction. Read-only. Reset: Fixed,1.	
12	FMA: FMA instruction support. Read-only. Reset: Fixed,1.	
11:10	Reserved.	
9	SSSE3: supplemental SSE3 extensions. Read-only. Reset: Fixed,1.	
8:4	Reserved.	

3	Monitor: Monitor/Mwait instructions. Read-only. Reset: !Core::X86::Msr::HWCR[MonMwaitDis].
2	Reserved.
1	PCLMULQDQ: PCLMULQDQ instruction support. Read-only. Reset: X.
0	SSE3: SSE3 extensions. Read-only. Reset: Fixed,1.

CPUID_Fn00000001_EDX [Feature Identifiers] (Core::X86::Cpuid::FeatureIdEdx)

	only.
These	values can be over-written by Core::X86::Msr::CPUID Features.
	:0]_core[3:0]_thread[1:0]; CPUID_Fn00000001_EDX
	Description
	Reserved.
	HTT: hyper-threading technology. Read-only. Reset: Fixed,(Core::X86::Cpuid::SizeId[NC] != 0). 0=Single
	thread product (Core::X86::Cpuid::SizeId[NC]==0). 1=Multi thread product (Core::X86::Cpuid::SizeId[NC] !=
	0).
	Reserved.
	SSE2: SSE2 extensions. Read-only. Reset: Fixed,1.
	SSE: SSE extensions. Read-only. Reset: Fixed,1.
	FXSR: FXSAVE and FXRSTOR instructions. Read-only. Reset: Fixed,1.
	MMX: MMX TM instructions. Read-only. Reset: Fixed,1.
	Reserved.
	CLFSH: CLFLUSH instruction. Read-only. Reset: Fixed,1.
	Reserved.
17	PSE36: page-size extensions. Read-only. Reset: Fixed,1.
16	PAT: page attribute table. Read-only. Reset: Fixed,1.
15	CMOV: conditional move instructions, CMOV, FCOMI, FCMOV. Read-only. Reset: Fixed,1.
14	MCA: machine check architecture, MCG_CAP. Read-only. Reset: Fixed,1.
13	PGE: page global extension, CR4.PGE. Read-only. Reset: Fixed,1.
12	MTRR: memory-type range registers. Read-only. Reset: Fixed,1.
	SysEnterSysExit: SYSENTER and SYSEXIT instructions. Read-only. Reset: Fixed,1.
10	Reserved.
9	APIC: advanced programmable interrupt controller (APIC) exists and is enabled. Read-only. Reset: X.
	Core::X86::Msr::APIC_BAR[ApicEn].
8	CMPXCHG8B: CMPXCHG8B instruction. Read-only. Reset: Fixed,1.
	MCE: machine check exception, CR4.MCE. Read-only. Reset: Fixed,1.
	PAE: physical-address extensions (PAE). Read-only. Reset: Fixed,1.
	MSR: AMD model-specific registers (MSRs), with RDMSR and WRMSR instructions. Read-only. Reset:
	Fixed,1.
4	TSC: time stamp counter, RDTSC/RDTSCP instructions, CR4.TSD. Read-only. Reset: Fixed,1.
3	PSE: page-size extensions (4 MB pages). Read-only. Reset: Fixed,1.
2	DE: debugging extensions, IO breakpoints, CR4.DE. Read-only. Reset: Fixed,1.
1	VME: virtual-mode enhancements. Read-only. Reset: Fixed,1.
0	FPU: x87 floating point unit on-chip. Read-only. Reset: Fixed,1.

CPUID_Fn00000005_EAX [Monitor/MWait] (Core::X86::Cpuid::MonMWaitEax)

	1 /	
Read-	Read-only. Reset: 0000_0040h.	
_lthree[1	1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000005_EAX	
Bits	Description	
31:16	Reserved.	
15:0	MonLineSizeMin: smallest monitor-line size in bytes. Read-only. Reset: Fixed,0040h.	

CPUID_Fn00000005_EBX [Monitor/MWait] (Core::X86::Cpuid::MonMWaitEbx)

Read-	Read-only. Reset: 0000_0040h.	
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000005_EBX	
Bits	Description	
31:16	Reserved.	
15:0	MonLineSizeMax: largest monitor-line size in bytes. Read-only. Reset: Fixed,0040h.	

CPUID_Fn00000005_ECX [Monitor/MWait] (Core::X86::Cpuid::MonMWaitEcx)

Read-	Read-only. Reset: 0000_0003h.	
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000005_ECX	
Bits	Description	
31:2	Reserved.	
1	IBE: interrupt break-event. Read-only. Reset: Fixed,1.	
0	EMX: enumerate MONITOR/MWAIT extensions. Read-only. Reset: Fixed,1.	

CPUID_Fn00000005_EDX [Monitor/MWait] (Core::X86::Cpuid::MonMWaitEdx)

Read-	Read-only. Reset: 0000_0011h.	
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000005_EDX	
Bits	Description	
31:8	Reserved.	
7:4	MWaitC1SubStates: number of C1 sub-cstates supported by MWAIT. Read-only. Reset: Fixed,1h.	
3:0	MWaitC0SubStates: number of C0 sub-cstates supported by MWAIT. Read-only. Reset: Fixed,1h.	

CPUID Fn00000006 EAX [Thermal and Power Management] (Core::X86::Cpuid::ThermalPwrMgmtEax)

Read-	only. Reset: 0000_0004h.
_lthree[1	:0]_core[3:0]_thread[1:0]; CPUID_Fn00000006_EAX
Bits	Description
31:3	Reserved.
2	ARAT : always running APIC timer. Read-only. Reset: Fixed,1. 1=Indicates support for APIC timer always
	running feature.
1:0	Reserved.

CPUID Fn00000006 EBX [Thermal and Power Management] (Core::X86::Cpuid::ThermalPwrMgmtEbx)

		 3 (
_lthree[]	1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000006_EBX			
Bits	Description			
31:0	Reserved.			

CPUID Fn00000006 ECX [Thermal and Power Management] (Core::X86::Cpuid::ThermalPwrMgmtEcx)

Read-	Read-only. Reset: 0000_0001h.		
These	These values can be over-written by Core::X86::Msr::CPUID_PWR_THERM.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000006_ECX		
Bits	Bits Description		
31:1	31:1 Reserved.		
0	The state of the s		
	Core::X86::Msr::MPERF and Core::X86::Msr::APERF.		

CPUID_Fn00000006_EDX [Thermal and Power Management] (Core::X86::Cpuid::ThermalPwrMgmtEdx)

141	1.0][2.0] 4[1.0], CNUID E-00000000 FDV
_lthree[1	1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000006_EDX
Bits	Description
31:0	Reserved.

CPUID Fn00000007 EAX x00 [Structured Extended Feature Identifiers]

(Core::X86::Cpuid::StructExtFeatIdEax0)

Read-	Read-only. Reset: 0000_0000h.		
_lthree[1	three[1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000007_EAX_x00		
Bits	Description		
31:0	StructExtFeatIdMax. Read-only. Reset: Fixed,0000 0000h. Valid ECX sub-leaf values starting from 0.		

CPUID_Fn00000007_EBX_x00 [Structured Extended Feature Identifiers] (Core::X86::Cpuid::StructExtFeatIdEbx0)

(CorcziooCpuidStructExtractions)				
	only. Reset: 209C_01A9h.			
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000007_EBX_x00			
Bits	Description			
31:30	Reserved.			
29	SHA. Read-only. Reset: Fixed,1.			
28:24	Reserved.			
23	CLFSHOPT. Read-only. Reset: Fixed,1.			
22:21	Reserved.			
20	SMAP: Secure Mode Access Prevention is supported. Read-only. Reset: Fixed,1.			
19	9 ADX: ADCX and ADOX are present. Read-only. Reset: Fixed,1.			
18	RDSEED: RDSEED is present. Read-only. Reset: Fixed,1.			
17:9	7:9 Reserved.			
8	BMI2: bit manipulation group 2 instruction support. Read-only. Reset: Fixed,1.			
7	SMEP: Supervisor Mode Execution protection. Read-only. Reset: Fixed,1.			
6	Reserved.			
5	AVX2: AVX extension support. Read-only. Reset: Fixed,1.			
4	Reserved.			
3	BMI1: bit manipulation group 1 instruction support. Read-only. Reset: Fixed,1.			
2:1	Reserved.			
0	FSGSBASE: FS and GS base read write instruction support. Read-only. Reset: Fixed,1.			

CPUID_Fn00000007_ECX_x00 [Structured Extended Feature Identifier]

(Core::X86::Cpuid::StructExtFeatIdEcx0)

((
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000007_ECX_x00						
Bits	Description					
31:0	Reserved.					

CPUID_Fn00000007_EDX_x00 [Structured Extended Feature Identifiers]

(Core::X86::Cpuid::StructExtFeatIdEdx0)

_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000007_EDX_x00			
Bits	Bits Description			
31:0	Reserved.			

CPUID_Fn0000000B_EAX [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEax)

Read-	Read-only. Reset: 0000_0000h.				
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000B_EAX				
Bits	Bits Description				
31:0	Reserved. Read-only. Reset: Fixed,0000_0000h.				

CPUID_Fn0000000B_EBX [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEbx)

Read-only. Reset: 0000_0000h.			
_lthree[_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000B_EBX		
Bits	Bits Description		
31:0	31:0 Reserved. Read-only. Reset: Fixed,0000_0000h.		

CPUID_Fn0000000B_ECX [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEcx)

Read-only. Reset: 0000_0000h.			
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000B_ECX		
Bits	Bits Description		
31:0	:0 Reserved. Read-only. Reset: Fixed,0000_0000h.		

CPUID_Fn0000000B_EDX [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEdx)

Read-only. Reset: 0000_0000h.					
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000B_EDX				
D:4	Bits Description				
Bits	Description				

CPUID_Fn000000D_EAX_x00 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEax00)

Read-	only. Reset: 0000_0007h.			
_lthree[1	:0]_core[3:0]	0]_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EAX_x00		
Bits	Descripti	Description		
31:0	XFeatureSupportedMask[31:0]. Read-only. Reset: Fixed,0000_0007h.			
	ValidValues:			
	Bit	Name	Description	
	[0]	X86	X87 Support.	
	[1]	SSE	128-bit SSE Support.	
	[2]	AVX	256-bit AVX support.	
	[31:3]		Reserved.	

CPUID_Fn000000D_EBX_x00 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEbx00)

Read-	Read-only, Volatile. Reset: XXXX XXXXh.		
	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EBX_x00		
Bits	Descripti	on	
31:0	XFeature	eEnabledSizeMax. Read-only,Volatile. Reset: XXXX_XXXXh.	
	ValidValues:		
	Value	Description	
	0000_0	Reserved.	
	23Fh-		
	0000_0		
	000h		
	0000_0	legacy header + FPU/SSE size; (XCR0[AVX]==0)	
	240h		
	0000_0	Reserved.	
	33Fh-		
	0000_0		
	241h	1 1 1 PRIJECT ANY ' (VODOLAVIVI 1)	
	0000_0	legacy header + FPU/SSE + AVX size; (XCR0[AVX]==1)	
	340h	D 1	
	FFFF_F	Reserved.	
	FFFh-		
	0000_0 341h		
	34111		

$CPUID_Fn0000000D_ECX_x00\ [Processor\ Extended\ State\ Enumeration]$

(Core::X86::Cpuid::ProcExtStateEnumEcx00)

Read-	Read-only. Reset: XXXX_XXXXh.	
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000D_ECX_x00	
Bits	Description	
31:0		SupportedSizeMax . Read-only. Reset: Fixed,XXXX_XXXXh. Size in bytes of XSAVE/XRSTOR area
		tures that the core supports. See
	Core::X8	6::Cpuid::ProcExtStateEnumEbx00[XFeatureEnabledSizeMax].
	ValidValu	ues:
	Value	Description
	0000_0	Reserved.
	23Fh-	
	0000_0	
	000h	
	0000_0	legacy header + FPU/SSE size; (XCR0[AVX]==0)
	240h	
	0000_0	Reserved.
	33Fh-	
	0000_0	
	241h	
	0000 0	legacy header + FPU/SSE + AVX size; (XCR0[AVX]==1)
	340h	
	FFFF F	Reserved.
	FFFh-	
	0000 0	
	341h	

CPUID_Fn0000000D_EDX_x00 [Processor Extended State Enumeration] (Core::X86::Cpuid::ProcExtStateEnumEdx00)

(0000	···	
Read-only. Reset: 0000_0000h.		
_lthree[1	lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EDX_x00	
Bits	Description	
31:0	XFeatureSupportedMask[63:32]. Read-only. Reset: Fixed,0000_0000h. Upper portion of	
	XFeatureSupportedMask.	

CPUID Fn0000000D EAX x01 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEax01)

Read-only. Reset: 0000_000Fh.		
_lthree[1	_tthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EAX_x01	
Bits	Description	
31:4	Reserved.	
3	XSAVES. Read-only. Reset: Fixed,1. XSAVES,XRSTORS, and IA32_XSS supported.	
2	XGETBV . Read-only. Reset: Fixed,1. XGETBV with ECX=1 supported.	
1	XSAVEC. Read-only. Reset: Fixed,1. XSAVEC and compact XRSTOR supported.	
0	XSAVEOPT: XSAVEOPT is available. Read-only. Reset: Fixed,1.	

CPUID_Fn000000D_EBX_x01 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEbx01)

(1 /	
Read-	Read-only, Volatile. Reset: XXXX_XXXXh.	
_lthree[1	hree[1:0] core[3:0] thread[1:0]; CPUID Fn0000000D EBX x01	
Bits	Description	
31:0	XFeatureEnabledSizeMax . Read-only, Volatile. Reset: XXXX_XXXh. Reset is 512 + ((XCR0[AVX])? 256:	
	0).	
	ValidValues:	

Value	Description
0000_0	Reserved.
23Fh-	
0000_0	
000h	
0000_0	legacy header + FPU/SSE size; (XCR0[AVX]==0)
240h	
0000_0	Reserved.
33Fh-	
0000_0	
241h	
0000_0	legacy header + FPU/SSE + AVX size; (XCR0[AVX]==1)
340h	
FFFF F	Reserved.
FFFh-	
0000_0	
341h	

CPUID_Fn000000D_ECX_x01 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEcx01)

Read-only. Reset: 0000 0000h.	
Read-only. Reset. 0000_00001.	
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000D_ECX_x01	
Bits	Description
• • •	Reserved. Read-only. Reset: Fixed,0000 0000h.

CPUID_Fn000000D_EDX_x01 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEdx01)

Read-only. Reset: 0000_0000h.	
lthree[1:0] core[3:0] thread[1:0]; CPUID Fn0000000D EDX x01	
Bits	Description
• • •	Reserved. Read-only. Reset: Fixed,0000 0000h.

CPUID_Fn000000D_EAX_x02 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEax02)

	<u>'</u>	
Read-only. Reset: 0000_0100h.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EAX_x02	
Bits	Description	
31:0	YmmSaveStateSize: YMM save state byte size. Read-only. Reset: Fixed,0000_0100h.	

CPUID_Fn000000D_EBX_x02 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEbx02)

Read-only. Reset: 0000_0240h.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EBX_x02	
Bits	Description	
31:0	YmmSaveStateOffset: YMM save state byte offset. Read-only. Reset: Fixed,0000_0240h.	

CPUID_Fn0000000D_ECX_x02 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEcx02)

Read-only. Reset: 0000_0000h.		
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000D_ECX_x02		
Bits	Description	
31:0	Reserved. Read-only. Reset: Fixed,0000_0000h.	

CPUID_Fn000000D_EDX_x02 [Processor Extended State Enumeration] (Core::X86::Cpuid::ProcExtStateEnumEdx02)

Read-only. Reset: 0000_0000h.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EDX_x02	
Bits	Description	
31:0	Reserved. Read-only. Reset: Fixed,0000_0000h.	

CPUID_Fn80000000_EAX [Largest Extended Function Number] (Core::X86::Cpuid::LargExtFuncNum)

Ī	Read-only. Reset: 8000 001Fh.		
t	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000000_EAX		
	Bits Description		
	31:0	LFuncExt: largest extended function. Read-only. Reset: Fixed,8000 001Fh. The largest CPUID extended	
		function input value supported by the processor implementation.	

CPUID_Fn80000000_EBX [Processor Vendor (ASCII Bytes [3:0])] (Core::X86::Cpuid::ProcVendExtEbx)

Read-	Read-only. Reset: 6874_7541h.		
Core::	Core::X86::Cpuid::ProcVendEbx and Core::X86::Cpuid::ProcVendExtEbx return the same value.		
_lthree[]	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000000_EBX		
Bits	Bits Description		
31:0	31:0 Vendor . Read-only. Reset: Fixed,6874_7541h. ASCII Bytes [3:0] ("h t u A") of the string "AuthenticAMD".		

CPUID_Fn80000000_ECX [Processor Vendor (ASCII Bytes [11:8])] (Core::X86::Cpuid::ProcVendExtEcx)

Read-only. Reset: 444D_4163h.			
Core::X86::Cpuid::ProcVendEcx and Core::X86::Cpuid::ProcVendExtEcx return the same value.			
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000000_ECX		
Bits	Description		
31:0	Vendor . Read-only. Reset: Fixed,444D_4163h. ASCII Bytes [11:8] ("D M A c") of the string "AuthenticAMD".		

CPUID Fn80000000 EDX [Processor Vendor (ASCII Bytes [7:4])] (Core::X86::Cpuid::ProcVendExtEdx)

Read-only. Reset: 6974_6E65h.			
Core::X86::Cpuid::ProcVendEdx and Core::X86::Cpuid::ProcVendExtEdx return the same value.			
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000000_EDX			
Bits	Description		
31:0	Vendor . Read-only. Reset: Fixed,6974 6E65h. ASCII Bytes [7:4] ("i t n e") of the string "AuthenticAMD".		

CPUID Fn80000001 EAX [Family, Model, Stepping Identifiers] (Core::X86::Cpuid::FamModStepExt)

Read-only. Reset: 0080_0FX2h.		
Core::X86::Cpuid::FamModStep and Core::X86::Cpuid::FamModStepExt return the same value. See		
Core::X86::Cpuid::FamModStep.		
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000001_EAX		
Bits Description		
31:28 Reserved.		
27:20 ExtFamily: extended family. Read-only. Reset: 08h.		
19:16 ExtModel: extended model. Read-only. Reset: 0h.		
15:12 Reserved.		
11:8 BaseFamily . Read-only. Reset: Fh.		
7:4 BaseModel . Read-only. Reset: Xh. Model numbers vary with product.		
3:0 Stepping . Read-only. Reset: 2h.		

CPUID Fn80000001 EBX [BrandId Identifier] (Core::X86::Cpuid::BrandId)

Read-only. Reset: X000_0000h.
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000001_EBX

Bits	Description		
31:28	PkgType: package type. Read-only. Reset: Xh. Specifies the package type.		
ValidValues:		ues:	
	Value	Description	
	1h-0h	Reserved.	
	2h	AM4	
	Fh-3h	Reserved.	
27:0	Reserved		

CPUID Fn80000001 ECX [Feature Identifiers] (Core::X86::Cpuid::FeatureExtIdEcx)

CPUI	CPUID_Fn80000001_ECX [Feature Identifiers] (Core::X86::Cpuid::FeatureExtIdEcx)		
Read-	Read-only.		
These values can be over-written by Core::X86::Msr::CPUID_ExtFeatures.			
	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000001_ECX		
	Description		
31:30	Reserved.		
29	MwaitExtended . Read-only. Reset: !Core::X86::Msr::HWCR[MonMwaitDis]. 1=MWAITX and MONITORX capability is supported.		
28	PerfCtrExtLLC : Last Level Cache performance counter extensions . Read-only. Reset: Fixed,1. 1=Indicates support for Core::X86::Msr::ChL3PmcCfg and Core::X86::Msr::ChL3Pmc L3 performance counter extensions. L3 performance counter extensions support. See 2.1.11.4 [L3 Cache Performance Monitor Counters] and 2.1.11 [Performance Monitor Counters].		
27	PerfTsc: performance time-stamp counter supported. Read-only. Reset: Fixed,0.		
26	DataBreakpointExtension . Read-only. Reset: Fixed,1. 1=Indicates data breakpoint support for Core::X86::Msr::DR0_ADDR_MASK, Core::X86::Msr::DR1_ADDR_MASK, Core::X86::Msr::DR2_ADDR_MASK and Core::X86::Msr::DR3_ADDR_MASK.		
25:24	Reserved.		
23	PerfCtrExtCore : core performance counter extensions support . Read-only. Reset: Fixed,1. 1=Indicates support for Core::X86::Msr::PERF_CTL and Core::X86::Msr::PERF_CTR. See See 2.1.11.3 [Core Performance Monitor Counters] and 2.1.11 [Performance Monitor Counters].		
22	TopologyExtensions: topology extensions support. Read-only. Reset: Fixed,1. 1=Indicates support for		
	Core::X86::Cpuid::CachePropEax0 and Core::X86::Cpuid::ExtApicId.		
21:18			
17	· · · · · · · · · · · · · · · · · · ·		
16	FMA4: 4-operand FMA instruction support. Read-only. Reset: Fixed,0.		
15			
14	Reserved.		
13	WDT: watchdog timer support. Read-only. Reset: Fixed,1.		
12	SKINIT: SKINIT and STGI support. Read-only. Reset: Fixed,1.		
11	XOP: extended operation support. Read-only. Reset: Fixed,0.		
10	IBS: Instruction Based Sampling. Read-only. Reset: 0.		
9	OSVW: OS Visible Work-around support. Read-only. Reset: Fixed,1.		
8	ThreeDNowPrefetch: Prefetch and PrefetchW instructions. Read-only. Reset: Fixed,1.		
7	MisAlignSse: Misaligned SSE Mode. Read-only. Reset: Fixed,1.		
6	SSE4A: EXTRQ, INSERTQ, MOVNTSS, and MOVNTSD instruction support. Read-only. Reset: Fixed, 1.		
5	ABM: advanced bit manipulation. Read-only. Reset: Fixed,1. LZCNT instruction support.		
4	AltMovCr8: LOCK MOV CR0 means MOV CR8. Read-only. Reset: Fixed,1.		
3	ExtApicSpace: extended APIC register space. Read-only. Reset: Fixed,1.		
2	SVM: Secure Virtual Mode feature. Read-only. Reset: Fixed,1. Indicates support for: VMRUN, VMLOAD, VMSAVE, CLGI, VMMCALL, and INVLPGA.		
1	CmpLegacy: core multi-processing legacy mode. Read-only. Reset: Fixed,(Core::X86::Cpuid::SizeId[NC] > 0).		



	0=Single core product (Core::X86::Cpuid::SizeId[NC] == 0). 1=Multi core product		
	(Core::X86::Cpuid::SizeId[NC] !=0).		
0	LahfSahf: LAHF/SAHF instructions. Read-only. Reset: Fixed,1.		

CPUID_Fn80000001_EDX [Feature Identifiers] (Core::X86::Cpuid::FeatureExtIdEdx)

Read-on	Read-only. Reset: 2FD3 FXFFh.			
	These values can be over-written by Core::X86::Msr::CPUID ExtFeatures.			
	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000001_EDX			
	Description			
	ThreeDNow: 3DNow! TM instructions. Read-only. Reset: Fixed,0.			
	•			
	LM: long mode. Read-only. Reset: Fixed,1.			
	Reserved.			
27 R	RDTSCP: RDTSCP instruction. Read-only. Reset: Fixed,1.			
26 P	Page1GB: one GB large page support. Read-only. Reset: Fixed,1.			
25 F	FFXSR: FXSAVE and FXRSTOR instruction optimizations. Read-only. Reset: Fixed,1.			
24 F	FXSR: FXSAVE and FXRSTOR instructions. Read-only. Reset: Fixed,1.			
23 N	MMX: MMX TM instructions. Read-only. Reset: Fixed,1.			
22 N	MmxExt: AMD extensions to MMX [™] instructions. Read-only. Reset: Fixed,1.			
21 R	Reserved.			
20 N	X: no-execute page protection. Read-only. Reset: Fixed,1.			
19:18 R	Reserved.			
17 PSE36 : page-size extensions. Read-only. Reset: Fixed,1.				
16 P	PAT: page attribute table. Read-only. Reset: Fixed,1.			
15 C	CMOV: conditional move instructions, CMOV, FCOMI, FCMOV. Read-only. Reset: Fixed,1.			
14 MCA: machine check architecture, MCG_CAP. Read-only. Reset: Fixed,1.				
	PGE: page global extension, CR4.PGE. Read-only. Reset: Fixed,1.			
	MTRR: memory-type range registers. Read-only. Reset: Fixed,1.			
11 SysCallSysRet: SYSCALL and SYSRET instructions. Read-only. Reset: Fixed,1.				
	Reserved.			
1	in the way which programmable moortupe constrained (in the constrained in the constrained			
	Reset is Core::X86::Msr::APIC_BAR[ApicEn].			
	CMPXCHG8B: CMPXCHG8B instruction. Read-only. Reset: Fixed,1.			
	MCE: machine check exception, CR4.MCE. Read-only. Reset: Fixed,1.			
	PAE: physical-address extensions (PAE). Read-only. Reset: Fixed,1.			
	MSR: model-specific registers (MSRs), with RDMSR and WRMSR instructions. Read-only. Reset: Fixed, 1.			
	SC: time stamp counter, RDTSC/RDTSCP instructions, CR4.TSD. Read-only. Reset: Fixed,1.			
	PSE: page-size extensions (4 MB pages). Read-only. Reset: Fixed,1.			
	88 8 7 1 7			
	ME: virtual-mode enhancements. Read-only. Reset: Fixed,1.			
0 F	FPU: x87 floating point unit on-chip. Read-only. Reset: Fixed,1.			

CPUID_Fn80000002_EAX [Processor Name String Identifier (Bytes [3:0])]

(Core::	X86::Cp	uid::Pro	cNameSt	r0Eax)

Read-only.			
Is an alias of Core::X86::Msr::ProcNameString_n0.			
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000002_EAX			
Bits	Bits Description		
31:24	ProcNameByte3: processor name, byte3. Read-only. Reset:		
	Core::X86::Msr::ProcNameString_n0[CpuNameString3].		

23:16	ProcNameByte2: processor name, byte2. Read-only. Reset:
	Core::X86::Msr::ProcNameString_n0[CpuNameString2].
15:8	ProcNameByte1: processor name, byte1. Read-only. Reset:
	Core::X86::Msr::ProcNameString_n0[CpuNameString1].
7:0	ProcNameByte0: processor name, byte0. Read-only. Reset:
	Core::X86::Msr::ProcNameString n0[CpuNameString0].

CPUID_Fn80000002_EBX [Processor Name String Identifier (Bytes [7:4])]

(Core::X86::Cpuid::ProcNameStr0Ebx)

Read-	Read-only.	
Is an a	Is an alias of Core::X86::Msr::ProcNameString n0.	
_lthree[1	:0]_core[3:0]_thread[1:0]; CPUID_Fn80000002_EBX	
Bits	Description	
	ProcNameByte7: processor name, byte 7. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n0[CpuNameString7].	
23:16	ProcNameByte6: processor name, byte 6. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n0[CpuNameString6].	
15:8	ProcNameByte5: processor name, byte 5. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n0[CpuNameString5].	
7:0	ProcNameByte4: processor name, byte 4. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n0[CpuNameString4].	

CPUID Fn80000002 ECX [Processor Name String Identifier (Bytes [11:8])]

(Core::X86::Cpuid::ProcNameStr0Ecx)

(COIC		
Read-	Read-only.	
Is an a	llias of Core::X86::Msr::ProcNameString n1.	
_lthree[1	:0]_core[3:0]_thread[1:0]; CPUID_Fn80000002_ECX	
Bits	Description	
31:24	ProcNameByte11: processor name, byte 11. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n1[CpuNameString3].	
23:16	ProcNameByte10: processor name, byte 10. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n1[CpuNameString2].	
15:8	ProcNameByte9: processor name, byte 9. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n1[CpuNameString1].	
7:0	ProcNameByte8: processor name, byte 8. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n1[CpuNameString0].	

CPUID_Fn80000002_EDX [Processor Name String Identifier (Bytes [15:12])] (Core::X86::Cpuid::ProcNameStr0Edx)

	- F · · · · · · · · · · · · · · · · · ·	
Read-only.	Read-only.	
Is an alias of	Is an alias of Core::X86::Msr::ProcNameString n1.	
_lthree[1:0]_core[3	3:0]_thread[1:0]; CPUID_Fn80000002_EDX	
Bits Descri	ption	
31:24 ProcN	ameByte15: processor name, byte 15. Read-only. Reset:	
Core::2	X86::Msr::ProcNameString_n1[CpuNameString7].	
23:16 ProcN	ameByte14: processor name, byte 14. Read-only. Reset:	
Core::2	X86::Msr::ProcNameString_n1[CpuNameString6].	
15:8 ProcN	ameByte13: processor name, byte 13. Read-only. Reset:	
Core::2	X86::Msr::ProcNameString_n1[CpuNameString5].	
7:0 ProcN	ameByte12: processor name, byte 12. Read-only. Reset:	
Core::2	X86::Msr::ProcNameString_n1[CpuNameString4].	

CPUID_Fn80000003_EAX [Processor Name String Identifier (Bytes [19:16])] (Core::X86::Cpuid::ProcNameStr1Eax)

	1 /	
Read-	Read-only.	
Is an a	Is an alias of Core::X86::Msr::ProcNameString n2.	
_lthree[1	:0]_core[3:0]_thread[1:0]; CPUID_Fn80000003_EAX	
Bits	Description	
31:24	ProcNameByte19: processor name, byte 19. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n2[CpuNameString3].	
23:16	ProcNameByte18: processor name, byte 18. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n2[CpuNameString2].	
15:8	ProcNameByte17: processor name, byte 17. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n2[CpuNameString1].	
7:0	ProcNameByte16: processor name, byte 16. Read-only. Reset:	
	Core::X86::Msr::ProcNameString n2[CpuNameString0].	

CPUID_Fn80000003_EBX [Processor Name String Identifier (Bytes [23:20])] (Core::X86::Cpuid::ProcNameStr1Ebx)

Read-	Read-only.	
Is an a	Is an alias of Core::X86::Msr::ProcNameString n2.	
_lthree[1	:0]_core[3:0]_thread[1:0]; CPUID_Fn80000003_EBX	
Bits	Description	
31:24	ProcNameByte23: processor name, byte 23. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n2[CpuNameString7].	
23:16	ProcNameByte22: processor name, byte 22. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n2[CpuNameString6].	
15:8	ProcNameByte21: processor name, byte 21. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n2[CpuNameString5].	
7:0	ProcNameByte20: processor name, byte 20. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n2[CpuNameString4].	

CPUID_Fn80000003_ECX [Processor Name String Identifier (Bytes [27:24])] (Core::X86::Cpuid::ProcNameStr1Ecx)

	,	
Read-o	Read-only.	
Is an a	Is an alias of Core::X86::Msr::ProcNameString n3.	
_lthree[1	:0]_core[3:0]_thread[1:0]; CPUID_Fn80000003_ECX	
Bits	Description	
31:24	ProcNameByte27: processor name, byte 27. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n3[CpuNameString3].	
23:16	ProcNameByte26: processor name, byte 26. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n3[CpuNameString2].	
15:8	ProcNameByte25: processor name, byte 25. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n3[CpuNameString1].	
7:0	ProcNameByte24: processor name, byte 24. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n3[CpuNameString0].	

CPUID_Fn80000003_EDX [Processor Name String Identifier (Bytes [31:28])] (Core::X86::Cpuid::ProcNameStr1Edx)

Read-only.		
Is an alias of Core::X86::Msr::ProcNameString_n3.		
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000003_EDX		
Bits Description		
31:24 ProcNameByte31: processor name, byte 31. Read-only. Reset:		

	Core::X86::Msr::ProcNameString_n3[CpuNameString7].
23:16	ProcNameByte30: processor name, byte 30. Read-only. Reset:
	Core::X86::Msr::ProcNameString_n3[CpuNameString6].
15:8	ProcNameByte29: processor name, byte 29. Read-only. Reset:
	Core::X86::Msr::ProcNameString_n3[CpuNameString5].
7:0	ProcNameByte28: processor name, byte 28. Read-only. Reset:
	Core::X86::Msr::ProcNameString_n3[CpuNameString4].

CPUID_Fn80000004_EAX [Processor Name String Identifier (Bytes [35:32])] (Core::X86::Cpuid::ProcNameStr2Eax)

<u> </u>	
Read-only.	
Is an alias of Core::X86::Msr::ProcNameString n4.	
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000004_EAX	
Bits Description	
31:24 ProcNameByte35: processor name, byte 35. Read-only. Re	set:
Core::X86::Msr::ProcNameString_n4[CpuNameString3].	
23:16 ProcNameByte34: processor name, byte 34. Read-only. Re	set:
Core::X86::Msr::ProcNameString_n4[CpuNameString2].	
15:8 ProcNameByte33 : processor name, byte 33 . Read-only. Re	set:
Core::X86::Msr::ProcNameString_n4[CpuNameString1].	
7:0 ProcNameByte32 : processor name, byte 32 . Read-only. Re	set:
Core::X86::Msr::ProcNameString_n4[CpuNameString0].	

CPUID_Fn80000004_EBX [Processor Name String Identifier (Bytes [39:36])] (Core::X86::Cpuid::ProcNameStr2Ebx)

	1 /	
Read-	Read-only.	
Is an a	Is an alias of Core::X86::Msr::ProcNameString n4.	
_lthree[1	:0]_core[3:0]_thread[1:0]; CPUID_Fn80000004_EBX	
Bits	Description	
31:24	ProcNameByte39: processor name, byte 39. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n4[CpuNameString7].	
23:16	ProcNameByte38: processor name, byte 38. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n4[CpuNameString6].	
15:8	ProcNameByte37: processor name, byte 37. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n4[CpuNameString5].	
7:0	ProcNameByte36: processor name, byte 36. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n4[CpuNameString4].	

CPUID_Fn80000004_ECX [Processor Name String Identifier (Bytes [43:40])] (Core::X86::Cpuid::ProcNameStr2Ecx)

Core	(CorcXooepuid) Toervamesti 2Ecx)	
Read-	Read-only.	
Is an a	Is an alias of Core::X86::Msr::ProcNameString n5.	
_lthree[1	:0]_core[3:0]_thread[1:0]; CPUID_Fn80000004_ECX	
Bits	Description	
31:24	ProcNameByte43: processor name, byte 43. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n5[CpuNameString3].	
23:16	ProcNameByte42: processor name, byte 42. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n5[CpuNameString2].	
15:8	ProcNameByte41: processor name, byte 41. Read-only. Reset:	
	Core::X86::Msr::ProcNameString_n5[CpuNameString1].	
7:0	ProcNameByte40: processor name, byte 40. Read-only. Reset:	
	Core::X86::Msr::ProcNameString n5[CpuNameString0].	

CPUID_Fn80000004_EDX [Processor Name String Identifier (Bytes [47:44])] (Core::X86::Cpuid::ProcNameStr2Edx)

((• • • • • • • • • • • • • • • • • • •			
Read-	Read-only.			
Is an a	Is an alias of Core::X86::Msr::ProcNameString n5.			
_lthree[1	:0]_core[3:0]_thread[1:0]; CPUID_Fn80000004_EDX			
Bits	Description			
31:24	ProcNameByte47: processor name, byte 47. Read-only. Reset:			
	Core::X86::Msr::ProcNameString_n5[CpuNameString7].			
23:16	6 ProcNameByte46: processor name, byte 46. Read-only. Reset:			
	Core::X86::Msr::ProcNameString_n5[CpuNameString6].			
15:8	ProcNameByte45: processor name, byte 45. Read-only. Reset:			
	Core::X86::Msr::ProcNameString_n5[CpuNameString5].			
7:0	ProcNameByte44: processor name, byte 44. Read-only. Reset:			
	Core::X86::Msr::ProcNameString_n5[CpuNameString4].			

CPUID Fn80000005 EAX [L1 TLB 2M/4M Identifiers] (Core::X86::Cpuid::L1Tlb2M4M)

Read-	Read-only.			
This fi	This function provides the processor's first level cache and TLB characteristics for each core.			
_lthree[1	:0]_core[3:0]_thread[1:0]; CPUID_Fn80000005_EAX			
Bits	Description			
31:24	L1DTlb2and4MAssoc: data TLB associativity for 2 MB and 4 MB pages. Read-only. Reset: Fixed,FFh. See			
	Core::X86::Cpuid::L1DcId[L1DcAssoc].			
23:16	6 L1DTlb2and4MSize: data TLB number of entries for 2 MB and 4 MB pages. Read-only. Reset: Fixed,64.			
	The value returned is for the number of entries available for the 2 MB page size; 4 MB pages require two 2 MB			
	entries, so the number of entries available for the 4 MB page size is one-half the returned value.			
15:8	L1ITlb2and4MAssoc: instruction TLB associativity for 2 MB and 4 MB pages. Read-only. Reset: Fixed,FFh.			
	See Core::X86::Cpuid::L1DcId[L1DcAssoc].			
7:0	L1ITlb2and4MSize: instruction TLB number of entries for 2 MB and 4 MB pages. Read-only. Reset:			
	Fixed,64. The value returned is for the number of entries available for the 2 MB page size; 4 MB pages require			
	two 2 MB entries, so the number of entries available for the 4 MB page size is one-half the returned value.			

CPUID_Fn80000005_EBX [L1 TLB 4K Identifiers] (Core::X86::Cpuid::L1Tlb4K)

Read-	Read-only.			
See Co	See Core::X86::Cpuid::L1Tlb2M4M.			
_lthree[1	:0]_core[3:0]_thread[1:0]; CPUID_Fn80000005_EBX			
Bits	Description			
31:24	L1DTlb4KAssoc: data TLB associativity for 4 KB pages. Read-only. Reset: Fixed,FFh. See			
	Core::X86::Cpuid::L1DcId[L1DcAssoc].			
23:16	L1DTlb4KSize: data TLB number of entries for 4 KB pages. Read-only. Reset: Fixed,64.			
15:8	L1ITlb4KAssoc: instruction TLB associativity for 4 KB pages. Read-only. Reset: Fixed,FFh. See			
	Core::X86::Cpuid::L1DcId[L1DcAssoc].			
7:0	L1ITlb4KSize: instruction TLB number of entries for 4 KB pages. Read-only. Reset: Fixed,64.			

CPUID_Fn80000005_ECX [L1 Data Cache Identifiers] (Core::X86::Cpuid::L1DcId)

d-only.			
his function provides first level cache characteristics for each core.			
_tthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000005_ECX			
Bits Description			
31:24 L1DcSize: L1 data cache size in KB. Read-only. Reset: Fixed,32.			
L1DcAssoc: L1 data cache associativity. Read-only. Reset: Fixed,8.			
ValidValues:			

	Value	Description
	00h	Reserved
	01h	1 way (direct mapped)
	02h	2 way
	03h	3 way
	FEh-	<value> way</value>
	04h	
	FFh	Fully associative
15:8	L1DcLinesPerTag: L1 data cache lines per tag. Read-only. Reset: Fixed,01h.	
7:0	L1DcLineSize: L1 data cache line size in bytes. Read-only. Reset: Fixed.64.	

CPUID Fn80000005 EDX [L1 Instruction Cache Identifiers] (Core::X86::Cpuid::L1IcId)

CPUL	CPUID_Fn800000005_EDX [L1 Instruction Cache Identifiers] (Core::X86::Cpuid::L11c1d)		
Read-	ead-only.		
This fo	his function provides first level cache characteristics for each core.		
_lthree[1	three[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000005_EDX		
Bits	Descript	cion Company of the C	
31:24	L1IcSize	e: L1 instruction cache size KB. Read-only. Reset: Fixed,64.	
23:16	L1IcAss	oc: L1 instruction cache associativity. Read-only. Reset: Fixed,4.	
	ValidVal	lues:	
	Value	Description	
	00h	Reserved	
	01h	1 way (direct mapped)	
	02h	2 way	
	03h	3 way	
	04h	4 way	
	FEh-	<value> way</value>	
	05h		
	FFh	Fully associative	
15:8	8 L1IcLinesPerTag: L1 instruction cache lines per tag. Read-only. Reset: Fixed,01h.		
7:0			

CPUID Fn80000006 EAX [L2 TLB 2M/4M Identifiers] (Core::X86::Cpuid::L2Tlb2M4M)

CIUI	CI CID_Filouddudd_EAX [E2 IEB 2M/4M Identifiers] (CoreXooCpuidE2 I ib2M/4M)			
Read-o	-only.			
This fu	his function provides the processor's second level cache and TLB characteristics for each core.			
_lthree[1	three[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000006_EAX			
Bits	Descript	ion		
31:28	L2DTlb2and4MAssoc: L2 data TLB associativity for 2 MB and 4 MB pages. Read-only. Reset: Xh.			
	ValidVal	lues:		
	Value	Description		
	1h-0h	Reserved.		
	2h	2 ways		
	3h	3 ways		
	Fh-4h	Reserved.		
27:16	16 L2DTlb2and4MSize: L2 data TLB number of entries for 2 MB and 4 MB pages. Read-only. Reset:			
	Fixed, 1536. The value returned is for the number of entries available for the 2 MB page size; 4 MB pag			
two 2 MB entries, so the number of entries available for the 4 MB page size is one-half the returned v		B entries, so the number of entries available for the 4 MB page size is one-half the returned value.		
15:12	L2ITlb2	and4MAssoc: L2 instruction TLB associativity for 2 MB and 4 MB pages. Read-only. Reset: Fixed,6.		
	ValidValues:			
Value Description		Description		
	5h-0h	Reserved.		

	6h	8 ways
	Fh-7h	Reserved.
11:0	L2ITlb2and4MSize: L2 instruction TLB number of entries for 2 MB and 4 MB pages. Read-only. Reset:	
	Fixed,1024. The value returned is for the number of entries available for the 2 MB page size; 4 MB pages require	
	two 2 Ml	B entries, so the number of entries available for the 4 MB page size is one-half the returned value.

CPUID Fn80000006 EBX [L2 TLB 4K Identifiers] (Core::X86::Cpuid::L2Tlb4K)

CIUI	CFUID_F11800000000_EBA [L2 1LB 4K Identifiers] (Core::A80::Cpuid::L21104K)				
Read-	ead-only.				
This fi	This function provides the processor's second level cache and TLB characteristics for each core.				
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0];				
Bits	Descript	ion			
31:28	L2DTlb4KAssoc: L2 data TLB associativity for 4 KB pages. Read-only. Reset: Xh.				
	ValidVal	ues:			
	Value	Description			
	4h-0h	Reserved.			
	5h	6 ways			
	6h	8 ways			
	Fh-7h	Reserved.			
27:16	6 L2DTlb4KSize: L2 data TLB number of entries for 4 KB pages. Read-only. Reset: Fixed, 1536.				
15:12	L2ITlb4KAssoc: L2 instruction TLB associativity for 4 KB pages. Read-only. Reset: Fixed,6.				
	ValidVal	ues:			
	Value	Description			
	5h-0h	Reserved.			
	6h	8 ways			
	Fh-7h	Reserved.			
11:0	11:0 L2ITlb4KSize: L2 instruction TLB number of entries for 4 KB pages. Read-only. Reset: Fixed,1024.				

	CPUID_Fn80000006_ECX [L2 Cache Identifiers] (Core::X86::Cpuid::L2CacheId)				
	Read-only.				
	This function provides second level cache characteristics for each core.				
		_thread[1:0]; CPUID_Fn80000006_ECX			
	Descript				
31:16	L2Size: L2 cache size in KB. Read-only. Reset: Fixed,0200h.				
	ValidVal	ues:			
	Value	Description			
	00FFh-	Reserved.			
	0000h				
	0100h	256 KB			
	01FFh-	Reserved.			
	0101h				
	0200h	512 KB			
	03FFh-	Reserved.			
	0201h				
	0400h	1 MB			
	07FFh-	Reserved.			
	0401h				
	0800h	2 MB			
	FFFFh-	Reserved.			
	0801h				
15:12	15:12 L2Assoc : L2 cache associativity . Read-only. Reset: Fixed,6.				

Value	Description	
0h	Disabled.	
1h	1 way (direct mapped)	
2h	2 ways	
3h	Reserved.	
4h	4 ways	
5h	Reserved.	
6h	8 ways	
7h	Reserved.	
8h	16 ways	
9h	Reserved.	
Ah	32 ways	
Bh	48 ways	
Ch	64 ways	
Dh	96 ways	
Eh	128 ways	
Fh	Fully associative	
L2Lines	2LinesPerTag: L2 cache lines per tag. Read-only. Reset: Fixed,1h.	
L2LineS	L2LineSize : L2 cache line size in bytes . Read-only. Reset: Fixed,64.	

CPUID_Fn80000006_EDX [L3 Cache Identifiers] (Core::X86::Cpuid::L3CacheId)

	CI CID_I HOUVOUUL_EDA [Le Cuene lucimers] (Core			
	ead-only.			
	This function provides third level cache characteristics shared by all cores of a processor.			
		thread[1:0]; CPUID_Fn80000006_EDX		
	Descripti			
31:18	L3Size: I	.3 cache size . Read-only. Reset: XXXXh. The L3 cache size in 512 KB units.		
	ValidValu	ues:		
	Value	Description		
	0000h	Disabled.		
	3FFFh-	(<value> *0.5) MB</value>		
	0001h			
17:16	Reserved.			
15:12	L3Assoc:	L3 cache associativity. Read-only. Reset: Xh.		
	ValidValues:			
	Value	Description		
	7h-0h	Reserved.		
	8h	16 Ways		
	9h	Reserved.		
	Ah	32 Ways		
	Bh	48 Ways		
	Ch	64 Ways		
	Dh	96 Ways		
	Eh	128 Ways		
	Fh	Reserved.		
11:8	L3LinesI	PerTag: L3 cache lines per tag. Read-only. Reset: Fixed,1h.		
7:0	L3LineSize: L3 cache line size in bytes. Read-only. Reset: Fixed,64.			
		·		

CPUID_Fn80000007_EAX [Reserved] (Core::X86::Cpuid::ProcFeedbackCap)

Read-	Read-only. Reset: 0000_0000h.	
_lthree[1	Ithree[1:0] core[3:0] thread[1:0]; CPUID Fn80000007 EAX	
Bits	Description	
31:0	Reserved. Read-only. Reset: Fixed,0000_0000h.	

CPUID Fn80000007 EBX [RAS Capabilities] (Core::X86::Cpuid::RasCap)

	[
Read-	Read-only. Reset: 0000_000Xh.			
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000007_EBX			
Bits	Description			
31:4	Reserved.			
3	ScalableMca . Read-only. Reset: Fixed,1. 0=Scalable MCA is not supported. 1=Scalable MCA is supported. See			
	3.2 [Machine Check Architecture Extensions] and MCA_CONFIG[McaX] for the respective bank.			
2	HWA: hardware assert supported. Read-only. Reset: Fixed,0.			
1	SUCCOR: Software uncorrectable error containment and recovery capability. Read-only. Reset: X. The			
	processor supports software containment of uncorrectable errors through context synchronizing data poisoning			
	and deferred error interrupts; MSR Core::X86::Msr::McaIntrCfg, MCA_STATUS[Deferred] and			
	MCA_STATUS[Poison] exist.			
0	McaOverflowRecov: MCA overflow recovery support. Read-only. Reset: Fixed,1. 0=MCA overflow			
	conditions require software to shut down the system. 1=MCA overflow conditions (MCi_STATUS[Overflow] ==			
	1) are not fatal; software may safely ignore such conditions. See 3 [Machine Check Architecture].			

CPUID_Fn80000007_ECX [Advanced Power Management Information] (Core::X86::Cpuid::ApmInfoEcx)

Read-	Read-only. Reset: 0000_0000h.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000007_ECX		
Bits	Description		
31:0	CmpUnitPwrSampleTimeRatio. Read-only. Reset: Fixed,0000_0000h.		

CPUID_Fn80000007_EDX [Advanced Power Management Information] (Core::X86::Cpuid::ApmInfoEdx)

	Read-only. Reset: 0000_6789h.		
	This function provides advanced power management feature identifiers.		
	:0]_core[3:0]_thread[1:0]; CPUID_Fn80000007_EDX		
Bits	Description		
31:15	Reserved.		
14	RAPL: running average power limit. Read-only. Reset: Fixed,1.		
13	ConnectedStandby: Connected Standby. Read-only. Reset: Fixed,1.		
12	ApmPwrReporting: APM power reporting. Read-only. Reset: Fixed,0.		
11	ProcFeedbackInterface: processor feedback interface. Read-only. Reset: Fixed,0. 1=Indicates support for		
	processor feedback interface; Core::X86::Cpuid::ProcFeedbackCap.		
10	EffFreqRO: read-only effective frequency interface. Read-only. Reset: Fixed,1. Indicates presence of		
	Core::X86::Msr::MPerfReadOnly and Core::X86::Msr::APerfReadOnly.		
9	CPB : core performance boost . Read-only. Reset: 1. 1=Indicates presence of Core::X86::Msr::HWCR[CpbDis]		
	and support for core performance boost.		
8	TscInvariant : TSC invariant . Read-only. Reset: Fixed,1. The TSC rate is invariant.		
7	HwPstate: hardware P-state control. Read-only. Reset: Fixed,1. Core::X86::Msr::PStateCurLim,		
	Core::X86::Msr::PStateCtl and Core::X86::Msr::PStateStat exist.		
6	OneHundredMHzSteps: 100 MHz multiplier Control. Read-only. Reset: Fixed,0.		
5:4	Reserved.		
3	TTP: THERMTRIP. Read-only. Reset: Fixed,1.		
2	VID: Voltage ID control. Read-only. Reset: Fixed,0. Function replaced by HwPstate.		
1	FID: Frequency ID control. Read-only. Reset: Fixed,0. Function replaced by HwPstate.		
0	TS: Temperature sensor. Read-only. Reset: Fixed,1.		

CPUID_Fn80000008_EAX [Long Mode Address Size Identifiers] (Core::X86::Cpuid::LongModeInfo)

Read-	ead-only. Reset: 0000_3030h.		
This p	This provides information about the maximum physical and linear address width supported by the processor.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000008_EAX		
Bits	Description		
31:24	Reserved.		
23:16	GuestPhysAddrSize: maximum guest physical byte address size in bits. Read-only. Reset: Fixed,00h.		
	ValidValues:		
	Value	Description	
	00h	The maximum guest physical address size defined by PhysAddrSize.	
	FFh-	The maximum guest physical address size defined by GuestPhysAddrSize.	
	01h		
15:8	LinAddrSize: Maximum linear byte address size in bits. Read-only. Reset: Fixed,30h.		
7:0	PhysAdd	IrSize: Maximum physical byte address size in bits. Read-only. Reset: Fixed,30h.	

CPUID Fn80000008 EBX [Extended Feature Extensions ID EBX] (Core::X86::Cpuid::FeatureExtIdEbx)

	[
Read-	Read-only. Reset: 0000 0007h.		
_lthree[1	:0]_core[3:0]_thread[1:0]; CPUID_Fn80000008_EBX		
Bits	its Description		
31:3	Reserved.		
2	XSaveErPtr. Read-only. Reset: Fixed,1. 1=FXSAVE, XSAVE, FXSAVEOPT, XSAVEC, XSAVES always save		
	error pointers and FXRSTOR, XRSTOR, XRSTORS always restore error pointers is supported.		
1	IRPerf: instructions retired count support. Read-only. Reset: Fixed,1. 1=Core::X86::Msr::IRPerfCount		
	supported.		
0	CLZERO: Clear Zero Instruction. Read-only. Reset: Fixed,1. CLZERO instruction zero's out the 64 byte cache		
	line specified in RAX. Note: CLZERO instruction operations are cache-line aligned and RAX[5:0] is ignored.		

CPUID Fn80000008 ECX [Size Identifiers] (Core::X86::Cpuid::SizeId)

Read-	Read-only. Reset: 0000_X0XXh.		
This p	This provides information about the number of threads supported by the processor.		
_lthree[1	[lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000008_ECX		
Bits	s Description		
31:18	Reserved.		
17:16	16 PerfTscSize: performance time-stamp counter size. Read-only. Reset: Fixed,0h.		
15:12	ApicIdSize: APIC ID size. Read-only. Reset: Xh. The number of bits in the initial		
	Core::X86::Apic::ApicId[ApicId] value that indicate thread ID within a package.		
11:8	Reserved.		
7:0	NC: number of threads - 1. Read-only. Reset: XXh. The number of threads in the package is NC+1 (eg., if		
	NC=0, then there is one thread).		

CPUID Fn8000000A EAX [SVM Revision and Feature Identification] (Core::X86::Cpuid::SvmRevFeatIdEax)

Read-	Read-only. Reset: 0000_0001h.	
This p	This provides SVM revision. If (Core::X86::Cpuid::FeatureExtIdEcx[SVM] == 0) then	
Core::	Core::X86::Cpuid::SvmRevFeatIdEax is reserved.	
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000000A_EAX	
Bits	Description	
31:8	Reserved.	
7:0	SvmRev: SVM revision. Read-only. Reset: Fixed,01h.	

CPUID Fn8000000A EBX [SVM Revision and Feature Identification] (Core::X86::Cpuid::SvmRevFeatIdEbx)

Read-only, Volatile. Reset: 0000 8000h.

This p	his provides SVM revision and feature information. If (Core::X86::Cpuid::FeatureExtIdEcx[SVM] == 0) then	
Core::	Core::X86::Cpuid::SvmRevFeatIdEbx is reserved.	
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000000A_EBX	
Bits	Bits Description	
31:0	NASID: number of address space identifiers (ASID). Read-only, Volatile. Reset: 0000 8000h.	

CPUID_Fn8000000A_EDX [SVM Revision and Feature Identification] (Core::X86::Cpuid::SvmRevFeatIdEdx)

e
)
·

CPUID_Fn80000019_EAX [L1 TLB 1G Identifiers] (Core::X86::Cpuid::L1Tlb1G)

Read-	Read-only.		
This fo	This function provides first level TLB characteristics for 1GB pages.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000019_EAX		
Bits	Description		
31:28	L1DTlb1GAssoc: L1 data TLB associativity for 1 GB pages. Read-only. Reset: Fixed,Fh. See		
	Core::X86::Cpuid::L2CacheId[L2Assoc].		
27:16	L1DTlb1GSize: L1 data TLB number of entries for 1 GB pages. Read-only. Reset: Fixed,64.		
15:12	L1ITlb1GAssoc: L1 instruction TLB associativity for 1 GB pages. Read-only. Reset: Fixed,Fh. See		
	Core::X86::Cpuid::L2CacheId[L2Assoc].		
11:0	L1ITlb1GSize: L1 instruction TLB number of entries for 1 GB pages. Read-only. Reset: Fixed,64.		

CPUID_Fn80000019_EBX [L2 TLB 1G Identifiers] (Core::X86::Cpuid::L2Tlb1G)

Read-only. Reset: 0000_0000h.		
This provides 1 GB paging information. The associativity fields are defined by Core::X86::Cpuid::L2Tlb2M4M,		
Core::X86::Cpuid::L2Tlb4K, Core::X86::Cpuid::L2CacheId and Core::X86::Cpuid::L3CacheId.		
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000019_EBX		
Bits Description		
31:28 L2DTlb1GAssoc: L2 data TLB associativity for 1 GB pages. Read-only. Reset: Fixed,0h. See		

	Core::X86::Cpuid::L2CacheId[L2Assoc].
27:16	L2DTlb1GSize: L2 data TLB number of entries for 1 GB pages. Read-only. Reset: Fixed,000h.
15:12	L2ITlb1GAssoc: L2 instruction TLB associativity for 1 GB pages. Read-only. Reset: Fixed,0h. See
	Core::X86::Cpuid::L2CacheId[L2Assoc].
11:0	L2ITIb1GSize: L2 instruction TLB number of entries for 1 GB pages. Read-only. Reset: Fixed,000h.

CPUID_Fn8000001A_EAX [Performance Optimization Identifiers] (Core::X86::Cpuid::PerfOptId)

Read-only. Reset: 0000_0003h.		
This function returns performance related information. For more details on how to use these bits to optimize software,		
see the optimization guide.		
_lthree[1	Ithree[1:0] core[3:0] thread[1:0]; CPUID_Fn8000001A_EAX	
Bits	Description	
31:3	Reserved.	
2	FP256 . Read-only. Reset: Fixed,0.	
1	MOVU. Read-only. Reset: Fixed,1.	
0	FP128. Read-only. Reset: Fixed,1.	

CPUID_Fn8000001B_EAX [Instruction Based Sampling Identifiers] (Core::X86::Cpuid::IbsIdEax)

01 01	D_1 novovotb_Envi [instruction based sampling rachiners] (CorecoCpurabsrd.eax)	
Read-only. Reset: 0000_03FFh.		
This function returns IBS feature information.		
_lthree[1	:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001B_EAX	
Bits	Description	
31:11	Reserved.	
10	IbsOpData4: IBS op data 4 MSR supported. Read-only. Reset: Fixed,0.	
9	IbsFetchCtlExtd: IBS fetch control extended MSR supported. Read-only. Reset: Fixed,1. Indicates support for	
	Core::X86::Msr::IC_IBS_EXTD_CTL.	
8	OpBrnFuse: fused branch micro-op indication supported. Read-only. Reset: Fixed,1. Indicates support for	
	Core::X86::Msr::IBS_OP_DATA[IbsOpBrnFuse].	
7	RipInvalidChk: invalid RIP indication supported. Read-only. Reset: Fixed,1. Indicates support for	
	Core::X86::Msr::IBS_OP_DATA[IbsRipInvalid].	
6	OpCntExt: IbsOpCurCnt and IbsOpMaxCnt extend by 7 bits. Read-only. Reset: Fixed,1. Indicates support	
	for Core::X86::Msr::IBS_OP_CTL[IbsOpCurCnt[26:20],IbsOpMaxCnt[26:20]].	
5	BrnTrgt: branch target address reporting supported. Read-only. Reset: Fixed,1.	
4	OpCnt: op counting mode supported. Read-only. Reset: Fixed,1.	
3	RdWrOpCnt: read write of op counter supported. Read-only. Reset: Fixed,1.	
2	OpSam: IBS execution sampling supported. Read-only. Reset: Fixed,1.	
1	FetchSam: IBS fetch sampling supported. Read-only. Reset: Fixed,1.	
0	IBSFFV: IBS feature flags valid. Read-only. Reset: Fixed,1.	

CPUID Fn8000001D EAX x00 [Cache Properties (DC)] (Core::X86::Cpuid::CachePropEax0)

Ci Oid_Filou000001D_EAX_x00 [Cache i Toperties (DC)] (Corex00CpuldCachei Toperax0)		
Core::	re::X86::Cpuid::CachePropEax0 reports topology information for the DC.	
If (Co	If (Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions] == 0) then CPUID Fn8000001D_E[D,C,B,A]X are	
reserve	reserved.	
_lthree[1	[lthree[1:0] core[3:0]; CPUID Fn8000001D EAX x00	
Bits	Description	
31:26	Reserved.	
25:14	NumSharingCache: number of logical processors sharing cache. Read-only. Reset: XXXh. The number of	
	logical processors sharing this cache is NumSharingCache+1.	
13:10	Reserved.	
9	FullyAssociative: fully associative cache. Read-only. Reset: Fixed,0. 1=Cache is fully associative.	
8	SelfInitialization : cache is self-initializing. Read-only. Reset: Fixed,1. 1=Cache is self-initializing; cache does	

	not need software initialization.		
7:5	7:5 CacheLevel: cache level. Read-only. Reset: Fixed,1h. Identifies the cache level.		
	ValidValues:		
	Value	Description	
	0h	Reserved.	
	1h	Level 1	
	2h	Level 2	
	3h	Level 3	
	7h-4h	Reserved.	
4:0	CacheTy	pe: cache type. Read-only. Reset: Fixed,01h. Identifies the type of cache.	
	ValidValu	ues:	
	Value	Description	
	00h	Null; no more caches.	
	01h	Data cache.	
	02h	Instruction cache.	
	03h	Unified cache.	
	1Fh-04h	Reserved.	

CPUID_Fn8000001D_EAX_x01 [Cache Properties (IC)] (Core::X86::Cpuid::CachePropEax1)

CI CID_I HOUVOUID_LIM_XVI [Cache 110perues (10)] (CoreXviiCache 110perum)	
Read-only. Reset: 0XXX_X122h.	
Core::X86::Cpuid::CachePropEax1 reports topology information for the IC. See Core::X86::Cpuid::CachePropEax0.	
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EAX_x01	
Bits Description	
31:26 Reserved.	
25:14 NumSharingCache: number of logical processors sharing cache. Read-only. Reset: XXXh. See	
Core::X86::Cpuid::CachePropEax0[NumSharingCache].	
13:10 Reserved.	
9 FullyAssociative : fully associative cache . Read-only. Reset: Fixed,0. See	
Core::X86::Cpuid::CachePropEax0[FullyAssociative].	
8 SelfInitialization: cache is self-initializing. Read-only. Reset: Fixed,1. See	
Core::X86::Cpuid::CachePropEax0[SelfInitialization].	
7:5 CacheLevel : cache level . Read-only. Reset: Fixed,1h. Identifies the cache level. See	
Core::X86::Cpuid::CachePropEax0[CacheLevel].	
4:0 CacheType : cache type . Read-only. Reset: Fixed,02h. See Core::X86::Cpuid::CachePropEax0[CacheType].	

CPUID_Fn8000001D_EAX_x02 [Cache Properties (L2)] (Core::X86::Cpuid::CachePropEax2)

Read-only. Reset: 0XXX_X143h.		
Core::	Core::X86::Cpuid::CachePropEax2 reports topology information for the L2. See Core::X86::Cpuid::CachePropEax0.	
_lthree[1	:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EAX_x02	
Bits	Description	
31:26	Reserved.	
25:14	NumSharingCache: number of logical processors sharing cache. Read-only. Reset: XXXh.	
	Core::X86::Cpuid::CachePropEax0[NumSharingCache].	
13:10	Reserved.	
9	FullyAssociative: fully associative cache. Read-only. Reset: Fixed,0.	
	Core::X86::Cpuid::CachePropEax0[FullyAssociative].	
8	SelfInitialization: cache is self-initializing. Read-only. Reset: Fixed,1.	
	Core::X86::Cpuid::CachePropEax0[SelfInitialization].	
7:5	CacheLevel: cache level. Read-only. Reset: Fixed,2h. Identifies the cache level.	
	Core::X86::Cpuid::CachePropEax0[CacheLevel].	

4:0 | CacheType: cache type. Read-only. Reset: Fixed,03h. Core::X86::Cpuid::CachePropEax0[CacheType].

CPUID_Fn8000001D_EAX_x03 [Cache Properties (L3)] (Core::X86::Cpuid::CachePropEax3)

Read-only. Reset: 0XXX_X163h.		
Core::	Core::X86::Cpuid::CachePropEax3 reports topology information for the L3.	
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EAX_x03	
Bits	Description	
31:26	Reserved.	
	NumSharingCache: number of logical processors sharing cache. Read-only. Reset: XXXh. The number of	
	logical processors sharing this cache is NumSharingCache+1.	
13:10	Reserved.	
9	FullyAssociative: fully associative cache. Read-only. Reset: Fixed,0.	
	Core::X86::Cpuid::CachePropEax0[FullyAssociative].	
8	SelfInitialization: cache is self-initializing. Read-only. Reset: Fixed,1.	
	Core::X86::Cpuid::CachePropEax0[SelfInitialization].	
7:5	CacheLevel: cache level. Read-only. Reset: Fixed,3h. Identifies the cache level.	
	Core::X86::Cpuid::CachePropEax0[CacheLevel].	
4:0	CacheType: cache type. Read-only. Reset: Fixed,03h. Core::X86::Cpuid::CachePropEax0[CacheType].	

CPUID Fn8000001D EAX x04 [Cache Properties Null] (Core::X86::Cpuid::CachePropEax4)

Read-	Read-only. Reset: 0000_0000h.		
Core::X86::Cpuid::CachePropEax4 reports done/null. See Core::X86::Cpuid::CachePropEax0.			
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EAX_x04			
Bits	Description		
31:5	Reserved.		
4:0	CacheType: cache type. Read-only. Reset: Fixed,00h. Core::X86::Cpuid::CachePropEax0[CacheType].		

CPUID Fn8000001D EBX x00 [Cache Properties (DC)] (Core::X86::Cpuid::CachePropEbx0)

Read-only. Reset: 01C0 003Fh.		
Core	Core::X86::Cpuid::CachePropEbx0 reports topology information for the DC. See Core::X86::Cpuid::CachePropEax0.	
_lthree[1	_tthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EBX_x00	
Bits	Description	
31:22	CacheNumWays: cache number of ways. Read-only. Reset: Fixed,007h. Cache number of ways is	
	CacheNumWays + 1.	
21:12	CachePhysPartitions: cache physical line partitions. Read-only. Reset: Fixed,000h. Cache partitions is	
	CachePhysPartitions + 1.	
11:0	CacheLineSize: cache line size in bytes. Read-only. Reset: Fixed,03Fh. Cache line size in bytes is	
	CacheLineSize + 1.	

CPUID_Fn8000001D_EBX_x01 [Cache Properties (IC)] (Core::X86::Cpuid::CachePropEbx1)

Read-only. Reset: 00C0_003Fh.		
Core::X86::Cpuid::CachePropEbx1 reports topology information for the IC. See Core::X86::Cpuid::CachePropEax0.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EBX_x01	
Bits	s Description	
31:22	CacheNumWays: cache number of ways. Read-only. Reset: Fixed,003h.	
	Core::X86::Cpuid::CachePropEbx0[CacheNumWays].	
21:12	CachePhysPartitions: cache physical line partitions. Read-only. Reset: Fixed,000h.	
	Core::X86::Cpuid::CachePropEbx0[CachePhysPartitions].	
11:0	CacheLineSize: cache line size in bytes. Read-only. Reset: Fixed,03Fh.	
	Core::X86::Cpuid::CachePropEbx0[CacheLineSize].	

CPUID_Fn8000001D_EBX_x02 [Cache Properties (L2)] (Core::X86::Cpuid::CachePropEbx2)

Read-only. Reset: 01C0_003Fh.	
Core::X86::Cpuid::CachePropEbx2 reports topology information for the L2. See Core::X86::Cpuid::CachePropEaxCore).
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EBX_x02	
Bits Description	
1:22 CacheNumWays: cache number of ways. Read-only. Reset: Fixed,007h. See	
Core::X86::Cpuid::CachePropEbx0[CacheNumWays].	
21:12 CachePhysPartitions: cache physical line partitions. Read-only. Reset: Fixed,000h. See	
Core::X86::Cpuid::CachePropEbx0[CachePhysPartitions].	
11:0 CacheLineSize: cache line size in bytes. Read-only. Reset: Fixed,03Fh. See	
Core::X86::Cpuid::CachePropEbx0[CacheLineSize].	

CPUID_Fn8000001D_EBX_x03 [Cache Properties (L3)] (Core::X86::Cpuid::CachePropEbx3)

Read-only. Reset: 03C0_003Fh.	
Core::X86::Cpuid::CachePropEbx3 reports topology information for the L3. See Core::X86::Cpuid::CachePropEax0.	
lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EBX_x03	
Bits Description	
1:22 CacheNumWays: cache number of ways. Read-only. Reset: Fixed,00Fh. See	
Core::X86::Cpuid::CachePropEbx0[CacheNumWays].	
1:12 CachePhysPartitions: cache physical line partitions. Read-only. Reset: Fixed,000h. See	
Core::X86::Cpuid::CachePropEbx0[CachePhysPartitions].	
11:0 CacheLineSize: cache line size in bytes. Read-only. Reset: Fixed,03Fh. See	
Core::X86::Cpuid::CachePropEbx0[CacheLineSize].	

CPUID_Fn8000001D_EBX_x04 [Cache Properties Null] (Core::X86::Cpuid::CachePropEbx4)

Read-only. Reset: 0000_0000h.			
Core::X86::Cpuid::CachePropEax4 reports done/null. See Core::X86::Cpuid::CachePropEax0.			
_lthree[1	_tthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EBX_x04		
Bits Description			
31:0	Reserved. Read-only. Reset: Fixed,0000 0000h.		

CPUID_Fn8000001D_ECX_x00 [Cache Properties (DC)] (Core::X86::Cpuid::CachePropEcx0)

Read-only. Reset: 0000_003Fh.			
Core::X86::Cpuid::CachePropEcx0 reports topology information for the DC. See Core::X86::Cpuid::Cachel			
_lthree[_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_ECX_x00		
Bits	Bits Description		
31:0	CacheNumSets: cache number of sets. Read-only. Reset: Fixed,0000 003Fh. Cache number of sets is		
	CacheNumSets+1.		

CPUID_Fn8000001D_ECX_x01 [Cache Properties (IC)] (Core::X86::Cpuid::CachePropEcx1)

Read-	only. Reset: 0000_00FFh.
Core::	X86::Cpuid::CachePropEcx1 reports topology information for the IC. See Core::X86::Cpuid::CachePropEax0.
_lthree[1	:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_ECX_x01
Bits	Description
31:0	CacheNumSets: cache number of sets. Read-only. Reset: Fixed,0000_00FFh. See
	Core::X86::Cpuid::CachePropEcx0[CacheNumSets].

CPUID_Fn8000001D_ECX_x02 [Cache Properties (L2)] (Core::X86::Cpuid::CachePropEcx2)

Read-only. Reset: 0000_03FFh.	
Core::X86::Cpuid::CachePropEcx2 reports topology information for the L2. See Core::X86::Cpuid::CachePropEax0.	
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_ECX_x02	
Bits Description	
31:0 CacheNumSets: cache number of sets. Read-only. Reset: Fixed,0000_03FFh. See	



Core::X86::Cpuid::CachePropEcx0[CacheNumSets].

CPUID_Fn8000001D_ECX_x03 [Cache Properties (L3)] (Core::X86::Cpuid::CachePropEcx3)

CICI	D_1 110000	1001D_EEA_305 [Cache 110perfics (E5)] (CoreA00epundeacher10pEc35)
Read-	only. Rese	t: 0000_XXXXh.
		id::CachePropEcx3 reports topology information for the L3.
_lthree[1	:0]_core[3:0]_	_thread[1:0]; CPUID_Fn8000001D_ECX_x03
Bits	Descripti	ion
31:0	CacheNu	mSets: cache number of sets. Read-only. Reset: 0000_XXXXh. See
	Core::X8	6::Cpuid::CachePropEcx0[CacheNumSets].
	ValidValu	ues:
	Value	Description
	0000_0	Reserved.
	FFEh-	
	0000_0	
	000h	
	0000_0	4096 L3 Cache Sets.
	FFFh	
	0000_1	Reserved.
	FFEh-	
	0000_1	
	000h	
	0000_1	8192 L3 Cache Sets.
	FFFh	
	FFFF_F	Reserved.
	FFFh-	
	0000_2	
	000h	

CPUID_Fn8000001D_ECX_x04 [Cache Properties Null] (Core::X86::Cpuid::CachePropEcx4)

Read	only. Reset: 0000 0000h.
_	, _
Core:	:X86::Cpuid::CachePropEax3 reports done/null. See Core::X86::Cpuid::CachePropEax0.
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_ECX_x04	
Bits	Description
31:0	CacheNumSets: cache number of sets. Read-only. Reset: Fixed,0000_0000h.

CPUID Fn8000001D EDX x00 [Cache Properties (DC)] (Core::X86::Cpuid::CachePropEdx0)

Read-	Read-only. Reset: 0000_0000h.	
Core::X86::Cpuid::CachePropEdx0 reports topology information for the DC. See Core::X86::Cpuid::CachePropEax0.		
Ithree[1:0] core[3:0] thread[1:0]; CPUID Fn8000001D EDX x00		
Bits	Description	
31:2	Reserved.	
1	CacheInclusive: cache inclusive. Read-only. Reset: Fixed,0. 0=Cache is not inclusive of lower cache levels.	
	1=Cache is inclusive of lower cache levels.	
0	WBINVD: Write-Back Invalidate/Invalidate. Read-only. Reset: Fixed, 0. 0=WBINVD/INVD invalidates all	
	lower level caches of non-originating cores sharing this cache. 1=WBINVD/INVD not ensured to invalidate all	
	lower level caches of non-originating cores sharing this cache.	

CPUID Fn8000001D EDX x01 [Cache Properties (IC)] (Core::X86::Cpuid::CachePropEdx1)

======================================
Read-only. Reset: 0000_0000h.
Core::X86::Cpuid::CachePropEdx1 reports topology information for the IC. See Core::X86::Cpuid::CachePropEax0.
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EDX_x01
Bits Description

31:2	Reserved.
1	CacheInclusive: cache inclusive. Read-only. Reset: Fixed,0. See
	Core::X86::Cpuid::CachePropEdx0[CacheInclusive].
0	WBINVD: Write-Back Invalidate/Invalidate. Read-only. Reset: Fixed,0. 0=WBINVD/INVD invalidates all
	lower level caches of non-originating cores sharing this cache. 1=WBINVD/INVD not guaranteed to invalidate
	all lower level caches of non-originating cores sharing this cache. See
	Core::X86::Cpuid::CachePropEdx0[WBINVD].

CPUID Fn8000001D EDX x02 [Cache Properties (L2)] (Core::X86::Cpuid::CachePropEdx2)

Read-	Read-only. Reset: 0000_0002h.		
Core::X86::Cpuid::CachePropEdx2 reports topology information for the L2. See Core::X86::Cpuid::CachePropEax0.			
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EDX_x02		
Bits	Description		
31:2	Reserved.		
1	CacheInclusive: cache inclusive. Read-only. Reset: Fixed,1. See		
	Core::X86::Cpuid::CachePropEdx0[CacheInclusive].		
0	WBINVD: Write-Back Invalidate/Invalidate. Read-only. Reset: Fixed,0. 0=WBINVD/INVD invalidates all		
	lower level caches of non-originating cores sharing this cache. 1=WBINVD/INVD not guaranteed to invalidate		
	all lower level caches of non-originating cores sharing this cache.		

CPUID Fn8000001D EDX x03 [Cache Properties (L3)] (Core::X86::Cpuid::CachePropEdx3)

Read-	ead-only. Reset: 0000_0001h.		
Core::	ore::X86::Cpuid::CachePropEdx3 reports reports topology information for the L3. See		
Core::	ore::X86::Cpuid::CachePropEax0.		
_lthree[]	e[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EDX_x03		
Bits	Description		
31:2	Reserved.		
1	CacheInclusive: cache inclusive. Read-only. Reset: Fixed,0. See		
	Core::X86::Cpuid::CachePropEdx0[CacheInclusive].		
0	0 WBINVD: Write-Back Invalidate/Invalidate. Read-only. Reset: Fixed, 1. 0=WBINVD/INVD invalidates all		
	lower level caches of non-originating cores sharing this cache. 1=WBINVD/INVD not guaranteed to invalidate		
	all lower level caches of non-originating cores sharing this cache.		

CPUID Fn8000001D EDX x04 [Cache Properties Null] (Core::X86::Cpuid::CachePropEdx4)

Read-	Read-only. Reset: 0000_0000h.		
Core::	Core::X86::Cpuid::CachePropEax3 reports done/null. See Core::X86::Cpuid::CachePropEax0.		
_lthree[]	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EDX_x04		
Bits	ts Description		
31:0	Reserved. Read-only. Reset: Fixed,0000_0000h.		

CPUID_Fn8000001E_EAX [Extended APIC ID] (Core::X86::Cpuid::ExtApicId)

Read-	Read-only.		
If Cor	f Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions] == 0 then CPUID Fn8000001E_E[D,C,B,A]X are reserved.		
If (Co	If (Core::X86::Msr::APIC BAR[ApicEn] == 0) then Core::X86::Cpuid::ExtApicId[ExtendedApicId] is reserved.		
_lthree[1	hthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001E_EAX		
Bits	Bits Description		
31:0	ExtendedApicId: extended APIC ID. Read-only. See 2.1.8.2.1.3 [ApicId Enumeration Requirements].		
	Reset: Core::X86::Msr::APIC_BAR[ApicEn] ? Fixed, {00_0000h, Core::X86::Apic::ApicId[ApicId]} :		
	Fixed,0000_0000h.		

CPUID Fn8000001E EBX [Core Identifiers] (Core::X86::Cpuid::CoreId)

D - 1 - 1 - D 4 0000 XXXXI	
Read-only Reset: 0000 XXXXh	

See Core::X86::Cpuid::ExtApicId.		
_lthree[1	hree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001E_EBX	
Bits	S Description	
31:16	Reserved.	
15:8	5:8 ThreadsPerCore : threads per core . Read-only. Reset: XXh. The number of threads per core is	
	ThreadsPerCore+1.	
7:0	CoreId: core ID. Read-only. Reset: Fixed,XXh.	
	Description : For Family 17, Model 1, Revision 1 and later:	
	CoreId = ({2'b0, DieId[1:0], LogicalComplexId[0], LogicalThreadId[2:0]} >> SMT).	

CPUID_Fn8000001E_ECX [Node Identifiers] (Core::X86::Cpuid::NodeId)

Read-	Read-only. Reset: 0000 0XXXh.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001E_ECX		
Bits	Description		
31:11	1 Reserved.		
10:8	NodesPerProcessor: Node per processor. Read-only. Reset: XXXb.		
	ValidValues:		
	Value	Description	
	0h	1 node per processor.	
	1h	2 nodes per processor.	
	2h	Reserved.	
	3h	4 nodes per processor.	
	7h-4h	Reserved.	
7:0	:0 NodeId: Node ID. Read-only. Reset: Fixed,XXh.		

CPUID_Fn8000001F_EAX [AMD Secure Encryption EAX] (Core::X86::Cpuid::SecureEncryptionEax)

Ci Cid_i novovoti _Errx [rivid Secure Energytion Errx] (CorexvoepuidSecureEnergytionEax)		
Read-only. Reset: 0000 000Fh.		
_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001F_EAX		
s Description		
Reserved.		
SevEs. Read-only. Reset: Fixed,1.		
VmPgFlush: VM Page Flush MSR is supported. Read-only. Reset: Fixed,1. See		
Core::X86::Msr::VMPAGE_FLUSH.		
SEV: Secure Encrypted Virtualization supported. Read-only. Reset: Fixed,1.		
SME: Secure Memory Encryption supported. Read-only. Reset: Fixed,1.		

CPUID Fn8000001F EBX [AMD Secure Encryption EBX] (Core::X86::Cpuid::SecureEncryptionEbx)

01 01	er erb_rhouvour_Ebx [Awrb Secure Energytion Ebx] (CorexooepuidSecureEnergytionEbx)		
Read-	Read-only. Reset: 0000_016Fh.		
_lthree[1	lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001F_EBX		
Bits	Description		
31:12	2 Reserved.		
11:6	MemEncryptPhysAddWidth. Read-only. Reset: 05h. Reduction of physical address space in bits when memory		
	encryption is enabled (0 indicates no reduction).		
	ValidValues:		
	Value	Description	
	00h	Physical Address width is not reduced.	
	01h	Physical Address width is reduced by one.	
	02h	Physical Address width is reduced by two.	
	03h	Physical Address width is reduced by three.	
	04h	Physical Address width is reduced by four.	
	05h	Physical Address width is reduced by five.	

		3Fh-06h Reserved.	
5	6:0	CBit. Read-only. Reset: 2Fh. Page table bit number used to enable memory encryption.	

CPUID_Fn8000001F_ECX [AMD Secure Encryption ECX] (Core::X86::Cpuid::SecureEncryptionEcx)

Read-only. Reset: 0000_000Fh.		
_lthree[1	lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001F_ECX	
Bits	Description	
31:0	NumEncryptedGuests. Read-only. Reset: 0000_000Fh. Number of encrypted guests supported simultaneously.	

CPUID Fn8000001F EDX [Minimum ASID] (Core::X86::Cpuid::SecureEncryptionEdx)

Read-only. Reset: 0000 000Xh.			
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001F_EDX		
Bits	Description		
31:0	MinimumSEVASID: Minimum SEV enabled, SEV-ES disabled ASID. Read-only. Reset: 0000_000Xh.		
	Indicates the minimum ASID value that must be used for an SEV-enabled, SEV-ES-disabled guest.		

2.1.10 MSR Registers

2.1.10.1 MSRs - MSR0000_xxxx

See 1.3.3 [Register Mnemonics] for a description of the register naming convention. MSRs are accessed through x86 WRMSR and RDMSR instructions.

MSR0000_0010 [Time Stamp Counter] (Core::X86::Msr::TSC)

Read-	Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
	The TSC uses a common reference for all sockets, cores and threads.		
_lthree[1	[1:0]_core[3:0]_thread[1:0]; MSR00000010		
Bits	Description		
63:0	TSC : time stamp counter. Read-write, Volatile. Reset: 0000 0000 0000 0000h. The TSC increments at the P0		
	frequency. The TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest		
	mode is affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based		
	value (as if TSCRatio == 1.0) when (TSCRatio != 1.0).		

MSR0000 001B [APIC Base Address] (Core::X86::Msr::APIC BAR)

MSRU	MSR0000_001B [APIC Base Address] (Core::A80::Msr::APIC_BAR)	
Reset:	Reset: 0000 0000 FEE0 0X00h.	
_lthree[1	:0]_core[3:0]_thread[1:0]; MSR0000001B	
Bits	Description	
63:48	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0000h.	
47:12	ApicBar[47:12]: APIC base address register. Read-write. Reset: 0_000F_EE00h. Specifies the base address,	
	physical address [47:12], for the APICXX register set in xAPIC mode. See 2.1.8.2.1.2 [APIC Register Space].	
11	ApicEn: APIC enable. Read-write. Reset: 0. 0=Disable Local Apic. 1=Local APIC is enabled in xAPIC mode.	
	See 2.1.8.2.1.2 [APIC Register Space].	
10	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0.	
9	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0.	
8	BSC : boot strap core. Read-write, Volatile. Reset: X. 0=The core is not the boot core of the BSP. 1=The core is	
	the boot core of the BSP.	
7:0	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 00h.	

MSR0000_002A [Cluster ID] (Core::X86::Msr::EBL_CR_POWERON)

Reset: 0000 0000 0000 0000h.	
Reset. 0000 0000 0000 00001.	

Writes	Writes to this register result in a GP fault with error code 0.	
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSR0000002A	
Bits	Description	
63:18	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0000_0000h.	
17:16	ClusterID. Read, Error-on-write. Reset: 0h. The field does not affect hardware.	
15:0	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0000h.	

MSR0000_008B [Patch Level] (Core::X86::Msr::PATCH_LEVEL)

Read,I	Read, Error-on-write, Volatile. Reset: 0000_0000_0000_0000h.	
_lthree[1	_lthree[1:0]_core[3:0]; MSR0000008B	
Bits	Description	
63:32	Reserved.	
31:0	PatchLevel. Read, Error-on-write, Volatile. Reset: 0000_0000h. This returns an identification number for the	
	microcode patch that has been loaded. If no patch has been loaded, this returns 0.	

MSR0000_00E7 [Max Performance Frequency Clock Count] (Core::X86::Msr::MPERF)

Read-write, Volatile. Reset: 0000 0000 0000 0000h.		
_lthree	lthree[1:0] core[3:0] thread[1:0]; MSR000000E7	
Bits	Bits Description	
63:0	MPERF: maximum core clocks counter. Read-write, Volatile. Reset: 0000_0000_0000_0000h. Incremented by	
	hardware at the P0 frequency while the core is in C0. This register does not increment when the core is in the	
	stop-grant state. In combination with Core::X86::Msr::APERF, this is used to determine the effective frequency	
	of the core. A read of this MSR in guest mode is affected by Core::X86::Msr::TscRateMsr. This field uses	
	software P-state numbering. See Core::X86::Msr::HWCR[EffFreqCntMwait], 2.1.2 [Effective Frequency]	

MSR0000_00E8 [Actual Performance Frequency Clock Count] (Core::X86::Msr::APERF)

	<u> </u>
Read-	write, Volatile. Reset: 0000_0000_0000_0000h.
_lthree[1	:0]_core[3:0]_thread[1:0]; MSR000000E8
Bits	Description
63:0	APERF: actual core clocks counter. Read-write, Volatile. Reset: 0000_0000_0000_0000h. This register
	increments in proportion to the actual number of core clocks cycles while the core is in C0. The register does not
	increment when the core is in the stop-grant state. See Core::X86::Msr::MPERF.

MSR0000_00FE [MTRR Capabilities] (Core::X86::Msr::MTRRcap)

Read, Error-on-write. Reset: 0000_0000_0000_0508h.		
_lthree[1	_lthree[1:0]_core[3:0]; MSR000000FE	
Bits	Description	
63:11	Reserved.	
10	MtrrCapWc: write-combining memory type. Read, Error-on-write. Reset: 1. 1=The write combining memory	
	type is supported.	
9	Reserved.	
8	MtrrCapFix: fixed range register. Read, Error-on-write. Reset: 1. 1=Fixed MTRRs are supported.	
7:0	MtrrCapVCnt: variable range registers count. Read, Error-on-write. Reset: 08h. Specifies the number of	
	variable MTRRs supported.	

MSR0000_0174 [SYSENTER CS] (Core::X86::Msr::SYSENTER_CS)

Read-	Read-write. Reset: 0000_0000_0000_0000h.	
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSR00000174	
Bits	Description	
63:16	Reserved.	
15:0	SysEnterCS: SYSENTER target CS. Read-write. Reset: 0000h. Holds the called procedure code segment.	

MSR0000_0175 [SYSENTER ESP] (Core::X86::Msr::SYSENTER_ESP)

Read-write. Reset: 0000_0000_0000_0000h.		
_lthree[1	[lthree[1:0] core[3:0] thread[1:0]; MSR00000175	
Bits	Description	
63:32	Reserved.	
31:0	SysEnterESP: SYSENTER target SP. Read-write. Reset: 0000_0000h. Holds the called procedure stack	
	pointer.	

MSR0000_0176 [SYSENTER EIP] (Core::X86::Msr::SYSENTER_EIP)

Read-v	Read-write. Reset: 0000_0000_0000_0000h.	
_lthree[1	1:0]_core[3:0]_thread[1:0]; MSR00000176	
Bits	Description	
63:32	Reserved.	
31:0	SysEnterEIP: SYSENTER target IP. Read-write. Reset: 0000_0000h. Holds the called procedure instruction	
	pointer.	

MSR0000_0179 [Global Machine Check Capabilities] (Core::X86::Msr::MCG_CAP)

Reset:	Reset: 0000 0000 0000 01XXh.		
_lthree[_lthree[1:0]_core[3:0]_thread[1:0]; MSR00000179		
Bits	Description		
63:9	Reserved.		
8	McgCtlP: MCG_CTL register present. Read-only, Error-on-write. Reset: Fixed, 1. 1=The machine check control		
	registers (MCi_CTL) are present. See 3 [Machine Check Architecture].		
7:0	Count . Read-only, Error-on-write, Volatile. Reset: XXh. Indicates the number of error reporting banks visible to		
	each core.		

MSR0000_017A [Global Machine Check Status] (Core::X86::Msr::MCG_STAT)

MIDITO	Misitovo _ 01711 [Global Machine Check Status] (Colembournist	
Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
See 3	See 3 [Machine Check Architecture].	
_lthree[1	:0]_core[3:0]_thread[1:0]; MSR0000017A	
Bits	Bits Description	
63:3	Reserved.	
2	MCIP: machine check in progress. Read-write, Volatile. Reset: 0. 1=A machine check is in progress. Machine	
	check progress.	
1	EIPV : error instruction pointer valid . Read-write, Volatile. Reset: 0. 1=The instruction pointer that was pushed	
	onto the stack by the machine check mechanism references the instruction that caused the machine check error.	
0	RIPV: restart instruction pointer valid. Read-write, Volatile. Reset: 0. 0=The interrupt was not precise and/or	
	the process (task) context may be corrupt; continued operation of this process may not be possible without	
	intervention, however system processing or other processes may be able to continue with appropriate software	
	clean up. 1=Program execution can be reliably restarted at the EIP address on the stack.	

MSR0000_017B [Global Machine Check Exception Reporting Control] (Core::X86::Msr::MCG_CTL)

Read-write. Reset: 0000_0000_0000_0000h.			
This register controls enablement of the individual error reporting banks; see 3 [Machine Check Architecture]. When a			
machine check register bank is not enabled in MCG CTL, errors for that bank are not logged or reported, and actions			
enabled through the MCA are not taken; each MCi CTL register identifies which errors are still corrected when			
MCG_CTL[i] is disabled.			
_tthree[1:0]_core[3:0]_thread[1:0]; MSR0000017B			
Bits Description			
63:23 Reserved.			
22:0 MCnEn. Read-write. Reset: 00_0000h. 1=The MC0 machine check register bank is enabled.			

MSR0000_01D9 [Debug Control] (Core::X86::Msr::DBG_CTL_MSR)

Reset: 0000_0000_0000_0000h.			
_lthree[1:0]_core[3:0]_thread[1:0]; MSR000001D9			
Bits	Description		
63:7 Reserved.			
6	6 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.		
5:2	2 PB : performance monitor pin control . Read-write. Reset: 0h. This field does not control any hardware.		
1	BTF. Read-write. Reset: 0. 1=Enable branch single step.		
0	LBR. Read-write. Reset: 0. 1=Enable last branch record.		

MSR0000_01DB [Last Branch From IP] (Core::X86::Msr::BR_FROM)

Read,	Read, Error-on-write, Volatile. Reset: 0000 0000 0000h.		
_lthree[Ithree[1:0] core[3:0] thread[1:0]; MSR000001DB		
Bits	Description		
63:0	LastBranchFromIP . Read, Error-on-write, Volatile. Reset: 0000_0000_0000_0000h. Loaded with the segment		
	offset of the branch instruction.		

MSR0000 01DC [Last Branch To IP] (Core::X86::Msr::BR TO)

ſ	Read, Error-on-write, Volatile. Reset: 0000 0000 0000 0000h.		
	_lthree[1:0]_core[3:0]_thread[1:0]; MSR000001DC		
	Bits	Description	
	63:0	LastBranchToIP . Read, Error-on-write, Volatile. Reset: 0000_0000_0000_0000h. Holds the target RIP of the last	
		branch that occurred before an exception or interrupt.	

MSR0000_01DD [Last Exception From IP] (Core::X86::Msr::LastExcpFromIp)

Read, Error-on-write, Volatile. Reset: 0000 0000 0000h.			
_lthree[_lthree[1:0]_core[3:0]_thread[1:0]; MSR000001DD		
Bits	Description		
63:0	LastIntFromIP . Read,Error-on-write,Volatile. Reset: 0000_0000_0000_0000h. Holds the source RIP of the last		
	branch that occurred before the exception or interrupt.		

MSR0000 01DE [Last Exception To IP] (Core::X86::Msr::LastExcpToIp)

Read,l	Read, Error-on-write, Volatile. Reset: 0000 0000 0000 0000h.		
_lthree[1	Ithree[1:0]_core[3:0]_thread[1:0]; MSR000001DE		
Bits	Description		
63:0	LastIntToIP . Read, Error-on-write, Volatile. Reset: 0000_0000_0000. Holds the target RIP of the last		
	branch that occurred before the exception or interrupt.		

MSR0000_020[0...E] [Variable-Size MTRRs Base] (Core::X86::Msr::MtrrVarBase)

Reset: 0000 XXXX XXXX X00Xh.

Each MTRR (Core::X86::Msr::MtrrVarBase, Core::X86::Msr::MtrrFix_64K through Core::X86::Msr::MtrrFix_4K_7, or Core::X86::Msr::MTRRdefType) specifies a physical address range and a corresponding memory type (MemType) associated with that range. Setting the memory type to an unsupported value results in a #GP.

The variable-size MTRRs come in pairs of base and mask registers (MSR0000_0200 and MSR0000_0201 are the first pair, etc.). Variables MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeEn]. A core access--with address CPUAddr--is determined to be within the address range of a variable-size MTRR if the following equation is true:

CPUAddr[47:12] & PhyMask[47:12] == PhyBase[47:12] & PhyMask[47:12].

For example, if the variable MTRR spans 256 KB and starts at the 1 MB address the PhyBase would be set to 0_0010_0000h and the PhyMask to F_FFFC_0000h (with zeros filling in for bits[11:0]). This results in a range from 0_0010_0000h to 0_0013_FFFFh.

lthree[1:0]_core[3:0]_n[7:0]; MSR0000_020[E,C,A,8,6,4,2,0]

Bits	Descript	Description		
63:48	Reserved	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0000h.		
47:12	PhyBase	PhyBase: base address. Read-write. Reset: X_XXXX_XXXXh.		
11:3	Reserved	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 000h.		
2:0	MemType: memory type. Read-write. Reset: XXXb. Address range from 00000h to 0FFFFh.			
	ValidVal	ValidValues:		
Value Description		Description		
0h UC or uncacheable.				
1h WC or write combining.		WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
5h WP or write protect. 6h WB or write back. 7h Reserved.		WP or write protect.		
		WB or write back.		
		Reserved.		

MSR0000_020[1...F] [Variable-Size MTRRs Mask] (Core::X86::Msr::MtrrVarMask)

Reset:	Reset: 0000_XXXX_XXXX_XX00h.		
_lthree[1	_lthree[1:0]_core[3:0]_n[7:0]; MSR0000_020[F,D,B,9,7,5,3,1]		
Bits	Bits Description		
63:48	3:48 Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0000h.		
47:12	7:12 PhyMask: address mask. Read-write. Reset: X_XXXX_XXXXh.		
11	Valid: valid. Read-write. Reset: X. 1=The variable-size MTRR pair is enabled.		
10:0	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 000h.		

MSR0000_0250 [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix_64K)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing reserved MemType values causes an error-on-write.

lthree[1:0]	core[3:0]	nSIZE64K; MSR00000250)

	Bits	Description		
(63:61	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0h.		
	60	RdDram_64K_70000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
		range are marked as destined for DRAM.		
		AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		

WrDram_64K_70000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.

58:56 MemType_64K_70000: memory type. Read-write. Reset: XXXb.

ValidValues:

valid values.		
Value	Description	
0h UC or uncacheable.		
1h	WC or write combining.	
3h-2h	Reserved.	
4h	WT or write through.	
5h	WP or write protect.	
6h	WB or write back.	
7h	Reserved.	

	Reserved. Read-only, Error-on-write-1. Reset: Fixed,0h.			
52	RdDram_64K_60000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Rese Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
:		64K 60000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		are marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		5::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.		
50:48	MemTyp	e 64K 60000: memory type. Read-write. Reset: XXXb.		
	ValidValu	les:		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
47:45				
44	Reserved. Read-only, Error-on-write-1. Reset: Fixed,0h. RdDram 64K 50000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the			
44		marked as destined for DRAM.		
	<u>_</u>	pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X80	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
43 WrDram_64K_50000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write				
		are marked as destined for DRAM.		
AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Re				
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
42:40	MemType_64K_50000: memory type. Read-write. Reset: XXXb.			
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
39:37				
36				
	range are	marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Re			
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
35	WrDram	64K40000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
	the range	are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
34:32	MemType_64K_40000: memory type. Read-write. Reset: XXXb.			
	ValidValues:			

	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
		Read-only,Error-on-write-1. Reset: Fixed,0h.
28		_64K_30000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
27		_64K_30000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
26.24		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
26:24		e_64K_30000: memory type. Read-write. Reset: XXXb.
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
23:21	Reserved.	Read-only,Error-on-write-1. Reset: Fixed,0h.
20	RdDram	64K_20000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
	range are	marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X80	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
19		_64K_20000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
18:16		e_64K_20000: memory type. Read-write. Reset: XXXb.
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
15:13	Reserved.	Read-only,Error-on-write-1. Reset: Fixed,0h.
12		_64K_10000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM.
. '	-	

		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
11	WrDram	64K_10000 : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
	AccessTy	rpe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
10:8		e_64K_10000: memory type. Read-write. Reset: XXXb.
	ValidVal	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
7:5	Reserved	. Read-only,Error-on-write-1. Reset: Fixed,0h.
4		_64K_00000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM. Address range from 00000h to 0FFFFh.
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
3		_64K_00000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM. Address range from 00000h to 0FFFFh.
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
2:0		e_64K_00000: memory type. Read-write. Reset: XXXb. Address range from 00000h to 0FFFFh.
2.0	ValidVal	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
1	/ 11	10001700.

MSR0000_0258 [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix_16K_0)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through
Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed
MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that
determine the destination based on the access type. Writing reserved MemType values causes an error-on-write.

_tthree[1:0]_core[3:0]_nSIZE16K0; MSR00000258

Bits Description

63:61 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h.

60 RdDram_16K_9C000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.

59		_16K_9C000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
58:56	MemTyp	e_16K_9C000: memory type. Read-write. Reset: XXXb.
	ValidValı	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
55:53		Read-only, Error-on-write-1. Reset: Fixed,0h.
52		16K 98000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM.
		pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
51	WrDram	16K_98000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
50:48		e_16K_98000: memory type. Read-write. Reset: XXXb.
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
		Read-only, Error-on-write-1. Reset: Fixed, 0h.
44		_16K_94000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM.
	-	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
12		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
43		_16K_94000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.
-		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.
42:40		e 16K 94000: memory type. Read-write. Reset: XXXb.
12.10	ValidValı	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
1 1	1 '**	or unough.

	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
		Read-only, Error-on-write-1. Reset: Fixed,0h.
36		_16K_90000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.
		pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
35	the range	_16K_90000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
34:32		e 16K 90000: memory type. Read-write. Reset: XXXb.
	ValidValı	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
21.20		
		Read-only, Error-on-write-1. Reset: Fixed,0h.
28	the range	_16K_8C000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
27	WrDram	16K 8C000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
26:24	MemTyp	e_16K_8C000: memory type. Read-write. Reset: XXXb.
	ValidValı	ies:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
23:21		Read-only,Error-on-write-1. Reset: Fixed,0h.
20		16K 88000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
20		marked as destined for DRAM.
		pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.
19		16K 88000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
	the range	are marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:

ı	CoravVQ	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
10.16		te 16K 88000: memory type. Read-write. Reset: XXXb.
16.10	ValidVal	
	Value	
		Description LIG array and the last the
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
		. Read-only,Error-on-write-1. Reset: Fixed,0h.
12		_16K_84000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
11		_16K_84000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
	the range	are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
10:8		e_16K_84000: memory type. Read-write. Reset: XXXb.
	ValidVal	ues:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
7:5		. Read-only,Error-on-write-1. Reset: Fixed,0h.
4		_16K_80000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
7		marked as destined for DRAM. Address range from 80000h to 83FFFh.
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
		pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.
3		16K_80000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
5		are marked as destined for DRAM. Address range from 80000h to 83FFFh.
		6::Msr::SYS CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
		rpe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.
2:0		e_16K_80000: memory type. Read-write. Reset: XXXb. Address range from 80000h to 83FFFh.
	ValidVal	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	
	JII	WP or write protect.

6h	WB or write back.	
7h	Reserved.	

MSR0000 0259 [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix 16K 1)

MSR	000_0259	[Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix_16K_1)
See Co	ore::X86::1	Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through
Core::	X86::Msr:	:MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed
MTRF	Rs override	the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that
determ	nine the de	stination based on the access type. Writing reserved MemType values causes an error-on-write.
		nSIZE16K1; MSR00000259
	Descripti	
		. Read-only,Error-on-write-1. Reset: Fixed,0h.
60		_16K_BC000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
59		_16K_BC000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
-0 - 6		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
58:56		e_16K_BC000: memory type. Read-write. Reset: XXXb.
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
55:53		. Read-only,Error-on-write-1. Reset: Fixed,0h.
52		_16K_B8000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
51		_16K_B8000 : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
50.40		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
50:48		e_16K_B8000: memory type. Read-write. Reset: XXXb.
	ValidVal	
	Value 0h	UC or uncacheable.
	1h	
		WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
47:45		Read-only,Error-on-write-1. Reset: Fixed,0h.
44	RdDram	_16K_B4000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to

		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
43		_16K_B4000 : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
42:40		e 16K B4000: memory type. Read-write. Reset: XXXb.
	ValidValı	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	
		WP or write protect. WB or write back.
	6h	
	7h	Reserved.
		Read-only, Error-on-write-1. Reset: Fixed, 0h.
36	the range	_16K_B0000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
35	the range	_16K_B0000 : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
34:32	MemTyp	e_16K_B0000: memory type. Read-write. Reset: XXXb.
	ValidValu	ues:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
31:29		Read-only, Error-on-write-1. Reset: Fixed, 0h.
28		16K AC000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.
27	WrDram	_16K_AC000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
26:24		e_16K_AC000: memory type. Read-write. Reset: XXXb.
	ValidValı	ues:
	Value	Description
	0h	UC or uncacheable.

	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
23:21	Reserved	Read-only, Error-on-write-1. Reset: Fixed, 0h.
20		16K_A8000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.
19		16K A8000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.
18:16	MemTyp	e 16K A8000: memory type. Read-write. Reset: XXXb.
	ValidValı	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
15:13		Read-only,Error-on-write-1. Reset: Fixed,0h.
12		16K A4000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to
12		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.
11		16K A4000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
10:8	MemTyp	e_16K_A4000: memory type. Read-write. Reset: XXXb.
	ValidValı	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
7:5	Reserved	Read-only, Error-on-write-1. Reset: Fixed, 0h.
4		16K A0000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to
'		are marked as destined for DRAM. Address range from A0000h to A3FFFh.
		6::Msr::SYS CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
		pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
' '	,	•

	Core::X8	36::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
3	WrDran	n_16K_A0000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		e are marked as destined for DRAM. Address range from A0000h to A3FFFh.
	Core::X8	36::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
		ype: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	36::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
2:0	MemTy	pe_16K_A0000: memory type. Read-write. Reset: XXXb. Address range from A0000h to A3FFFh.
	ValidVal	lues:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.

MSR	000_0268	3 [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix_4K_0)
See Co	ore::X86::	Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through
Core::	X86::Msr	::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed
MTRE	Rs overrid	e the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that
		estination based on the access type. Writing reserved MemType values causes an error-on-write.
		_nSIZE4K0; MSR00000268
	Descript	
63:61		. Read-only, Error-on-write-1. Reset: Fixed, 0h.
60	RdDram	_4K_C7000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
	range are	marked as destined for DRAM.
	AccessTy	/pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
59	WrDran	1_4K_C7000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
	the range	are marked as destined for DRAM.
	AccessTy	/pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
58:56	MemTyp	oe_4K_C7000: memory type. Read-write. Reset: XXXb.
	ValidVal	ues:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
55:53	Reserved	. Read-only,Error-on-write-1. Reset: Fixed,0h.
52	RdDram	4K_C6000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
	range are	marked as destined for DRAM.
	AccessTy	/pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
51	WrDran	4K C6000 : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
1	at .	

the range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
50:48 MemType_4K_C6000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description 0h UC or uncacheable. 1h WC or write combining. 3h-2h Reserved. 4h WT or write through. 5h WP or write protect. 6h WB or write back. 7h Reserved. 47:45 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. 44 RdDram_4K_C5000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
Valid Values: Value Description 0h UC or uncacheable. 1h WC or write combining. 3h-2h Reserved. 4h WT or write through. 5h WP or write protect. 6h WB or write back. 7h Reserved. Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. 47:45 RedDram_4K_C5000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
Value Description Oh UC or uncacheable. 1h WC or write combining. 3h-2h Reserved. 4h WT or write through. 5h WP or write protect. 6h WB or write back. 7h Reserved. 47:45 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. 44 RdDram_4K_C5000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
0h UC or uncacheable. 1h WC or write combining. 3h-2h Reserved. 4h WT or write through. 5h WP or write protect. 6h WB or write back. 7h Reserved. 47:45 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. 44 RdDram_4K_C5000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
1h WC or write combining. 3h-2h Reserved. 4h WT or write through. 5h WP or write protect. 6h WB or write back. 7h Reserved. 47:45 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. 44 RdDram_4K_C5000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
3h-2h Reserved. 4h WT or write through. 5h WP or write protect. 6h WB or write back. 7h Reserved. 47:45 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. 44 RdDram_4K_C5000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
4h WT or write through. 5h WP or write protect. 6h WB or write back. 7h Reserved. 47:45 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. 44 RdDram_4K_C5000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
5h WP or write protect. 6h WB or write back. 7h Reserved. 47:45 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. 44 RdDram_4K_C5000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
6h WB or write back. 7h Reserved. 47:45 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. 44 RdDram_4K_C5000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
7h Reserved. 47:45 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. 44 RdDram_4K_C5000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
47:45 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. 44 RdDram_4K_C5000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
44 RdDram_4K_C5000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
range are marked as destined for DRAM
AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
43 WrDram_4K_C5000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
the range are marked as destined for DRAM.
AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
42:40 MemType_4K_C5000: memory type. Read-write. Reset: XXXb.
ValidValues:
Value Description
0h UC or uncacheable.
1h WC or write combining.
3h-2h Reserved.
4h WT or write through.
5h WP or write protect.
6h WB or write back.
7h Reserved.
39:37 Reserved. Read-only, Error-on-write-1. Reset: Fixed,0h.
36 RdDram_4K_C4000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
range are marked as destined for DRAM.
AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
35 WrDram_4K_C4000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
the range are marked as destined for DRAM.
AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
34:32 MemType_4K_C4000: memory type. Read-write. Reset: XXXb.
ValidValues:
Value Description
Oh UC or uncacheable.
1h WC or write combining.
3h-2h Reserved.
4h WT or write through.
5h WP or write protect.
6h WB or write back.

	7h	Reserved.	
31:29	Reserved	. Read-only,Error-on-write-1. Reset: Fixed,0h.	
28	28 RdDram_4K_C3000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read access range are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
27		4K C3000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
26:24	MemTyp	e_4K_C3000: memory type. Read-write. Reset: XXXb.	
	ValidValu	ues:	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
23:21	Reserved	. Read-only,Error-on-write-1. Reset: Fixed,0h.	
20		_4K_C2000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
	range are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
19	WrDram_4K_C2000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses the range are marked as destined for DRAM.		
	Core::X8	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
18:16	MemTyp	e_4K_C2000: memory type. Read-write. Reset: XXXb.	
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
15:13	3 Reserved. Read-only, Error-on-write-1. Reset: Fixed,0h.		
12		_4K_C1000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
11		_4K_C1000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
10:8	MemTyp	e_4K_C1000: memory type. Read-write. Reset: XXXb.	

	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
7:5		. Read-only,Error-on-write-1. Reset: Fixed,0h.	
4		_4K_C0000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
		marked as destined for DRAM. Address range from C0000h to C0FFFh.	
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
		4K C0000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	the range are marked as destined for DRAM. Address range from C0000h to C0FFFh.		
	Core::X86::Msr::SYS CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.		
	AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
2:0	MemType_4K_C0000: memory type. Read-write. Reset: XXXb. Address range from C0000h to C0FFFh.		
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	

MSR0000_0269 [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix_4K_1)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing reserved MemType values causes an error-on-write. _lthree[1:0]_core[3:0]_nSIZE4K1; MSR00000269 **Bits** Description 63:61 Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0h. RdDram 4K CF000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0. WrDram 4K CF000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to 59 the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0. 58:56 MemType 4K CF000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description

	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
55:53		Read-only, Error-on-write-1. Reset: Fixed, 0h.		
52		4K CE000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
32	range are	marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
51	WrDram	4K_CE000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
	the range	are marked as destined for DRAM.		
	-	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
50:48		e 4K CE000: memory type. Read-write. Reset: XXXb.		
2 3	ValidValı			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
		<u> </u>		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
		. Read-only,Error-on-write-1. Reset: Fixed,0h.		
44		_4K_CD000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
43	WrDram 4K CD000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to			
		are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.		
42:40		e 4K CD000: memory type. Read-write. Reset: XXXb.		
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	Ç		
		WP or write protect. WB or write back.		
	6h			
25.	7h	Reserved.		
-		Read-only, Error-on-write-1. Reset: Fixed, 0h.		
36		_4K_CC000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
1 1	- 3			

	Core::X80	5::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.
35	WrDram	4K_CC000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
	the range	are marked as destined for DRAM.
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X80	5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
34:32	MemTyp	e_4K_CC000: memory type. Read-write. Reset: XXXb.
	ValidValu	ies:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
31:29	Reserved.	Read-only, Error-on-write-1. Reset: Fixed, 0h.
28		_4K_CB000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
27		_4K_CB000 : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
26.24		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
26:24	24 MemType_4K_CB000: memory type. Read-write. Reset: XXXb. ValidValues:	
	Value 0h	Description UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	3n-2n 4h	
	5h	WT or write through. WP or write protect.
	6h	WB or write back.
	7h	Reserved.
22.21		
23:21		Read-only, Error-on-write-1. Reset: Fixed,0h.
20		_4K_CA000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM
	range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
19	WrDram 4K CA000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.
18:16		e 4K CA000: memory type. Read-write. Reset: XXXb.
	ValidValı	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
. '	•	"

1	41.	WT on white through
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
15:13		. Read-only,Error-on-write-1. Reset: Fixed,0h.
12		_4K_C9000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM.
	-	rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
11		1_4K_C9000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
10:8		e_4K_C9000: memory type. Read-write. Reset: XXXb.
	ValidVal	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
7:5	Reserved	. Read-only,Error-on-write-1. Reset: Fixed,0h.
4	RdDram	4K_C8000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM. Address range from C8000 to C8FFF.
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
	AccessTy	rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
3		_4K_C8000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
	_	are marked as destined for DRAM. Address range from C8000 to C8FFF.
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
2:0		be_4K_C8000: memory type. Read-write. Reset: XXXb. Address range from C8000 to C8FFF.
	ValidVal	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
		1

MSR0000_026A [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix_4K_2)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing reserved MemType values causes an error-on-write.

1/1 [1	10. [2.0]	C17F4V2 MCD000002/4		
	[1:0]_core[3:0]_nSIZE4K2; MSR0000026A Description			
	A .			
63:61		1_4K_D7000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
00		e marked as destined for DRAM.		
		ype: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		66::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.		
59		a 4K D7000: write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
3)		e are marked as destined for DRAM.		
		ype: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.			
58:56		De_4K_D7000: memory type. Read-write. Reset: XXXb.		
	ValidVal	· 		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
55:53	Reserved	l. Read-only,Error-on-write-1. Reset: Fixed,0h.		
52	RdDram 4K D6000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the			
-		e marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
51		WrDram_4K_D6000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
the range are marked as destined for DRAM.		e are marked as destined for DRAM.		
		ype: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
50:48	MemType_4K_D6000: memory type. Read-write. Reset: XXXb.			
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
47:45	Reserved	I. Read-only, Error-on-write-1. Reset: Fixed, 0h.		
44	RdDram_4K_D5000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the			
		range are marked as destined for DRAM.		
		AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		36::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
43		n_4K_D5000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		e are marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
40.10	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
42:40	MemTy	oe_4K_D5000: memory type. Read-write. Reset: XXXb.		

[ValidVal	ues:		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
9:37		. Read-only,Error-on-write-1. Reset: Fixed,0h.		
36		_4K_D4000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
	range are	marked as destined for DRAM.		
		/pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.		
35		A 4K D4000: write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		are marked as destined for DRAM.		
ţ		pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.		
1:32		be 4K D4000: memory type. Read-write. Reset: XXXb.		
	ValidVal			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
1:29				
		. Read-only,Error-on-write-1. Reset: Fixed,0h.		
28	RdDram_4K_D3000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
27	WrDran	4K D3000 : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
	the range	the range are marked as destined for DRAM.		
	AccessTy	rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
5:24	MemType_4K_D3000: memory type. Read-write. Reset: XXXb.			
Ţ	ValidVal			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
3:21				
1 / 1	IVERGI AGO	. Read-only, Error-on-write-1. Reset: Fixed, 0h.		

	range are marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
19		_4K_D2000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
18:16	MemTvn	e_4K_D2000: memory type. Read-write. Reset: XXXb.	
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
15:13	Reserved.	Read-only, Error-on-write-1. Reset: Fixed, 0h.	
12		4K D1000: read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
		marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
11	WrDram_4K_D1000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
10:8	MemTyp	e_4K_D1000: memory type. Read-write. Reset: XXXb.	
	ValidValu	ies:	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
7:5		Read-only, Error-on-write-1. Reset: Fixed, 0h.	
4		_4K_D0000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
		marked as destined for DRAM. Address range from D0000h to D0FFFh.	
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
2		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 4K D0000 : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
3		are marked as destined for DRAM. Address range from D0000h to D0FFFh.	
		6::Msr::SYS CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.	
		pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.	
2:0		e 4K D0000 : memory type. Read-write. Reset: XXXb. Address range from D0000h to D0FFFh.	
'-	ValidValı		
	, 6411		

3h-2h

Reserved.

V	Value	Description
0)h	UC or uncacheable.
1	lh	WC or write combining.
3	3h-2h	Reserved.
4	4h	WT or write through.
5	5h	WP or write protect.
6	5h	WB or write back.
7	7h	Reserved.

MSR0000 026B [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix 4K 3) See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing reserved MemType values causes an error-on-write. lthree[1:0]_core[3:0]_nSIZE4K3; MSR0000026B **Bits** Description 63:61 Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0h. RdDram 4K DF000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0. WrDram 4K DF000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to 59 the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0. 58:56 MemType 4K DF000: memory type. Read-write. Reset: XXXb. ValidValues: Value **Description** UC or uncacheable. 0h1h WC or write combining. 3h-2h Reserved. 4h WT or write through. WP or write protect. 5h 6h WB or write back. 7h Reserved. 55:53 Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0h. RdDram 4K DE000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0. WrDram 4K DE000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to 51 the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0. 50:48 MemType 4K DE000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description 0hUC or uncacheable. 1h WC or write combining.

4h WT or write through.
6h
Th
Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h.
RdDram_4K_DD000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses range are marked as destined for DRAM.
RdDram_4K_DD000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses range are marked as destined for DRAM.
range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 43 WrDram_4K_DD000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 42:40 MemType_4K_DD000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description Oh UC or uncacheable. 1h WC or write combining. 3h-2h Reserved. 4h WT or write through. 5h WP or write protect. 6h WB or write back. 7h Reserved. 39:37 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. 39:37 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 35 WrDram_4K_DC000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86
AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 43 WrDram_4K_DD000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 42:40 MemType_4K_DD000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description Oh
Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 42:40
the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 42:40
Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 42:40
42:40 MemType_4K_DD000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description 0h UC or uncacheable. 1h WC or write combining. 3h-2h Reserved. 4h WT or write through. 5h WP or write protect. 6h WB or write protect. 6h WB or write back. 7h Reserved. 39:37 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. 36 RdDram_4K_DC000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 35 WrDram_4K_DC000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 34:32 MemType_4K_DC000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description
Valid Values: Value Description 0h UC or uncacheable. 1h WC or write combining. 3h-2h Reserved. 4h WT or write through. 5h WP or write protect. 6h WB or write back. 7h Reserved. 39:37 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. 36 RdDram_4K_DC000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 35 WrDram_4K_DC000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 36 WrDram_4K_DC000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 37 MemType_4K_DC000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description
Value Description Oh UC or uncacheable. Ih WC or write combining. 3h-2h Reserved. 4h WT or write through. 5h WP or write back. 7h Reserved. 6h WB or write back. 7h Reserved. 39:37 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. 36 RdDram_4K_DC000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 35 WrDram_4K_DC000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 34:32 MemType_4K_DC000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description
Oh UC or uncacheable. Ih WC or write combining. 3h-2h Reserved. 4h WT or write through. 5h WP or write protect. 6h WB or write back. 7h Reserved. 39:37 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. 36 RdDram_4K_DC000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 35 WrDram_4K_DC000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 34:32 MemType_4K_DC000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description
1h
3h-2h Reserved. 4h WT or write through. 5h WP or write protect. 6h WB or write back. 7h Reserved. 39:37 Reserved.
3h-2h Reserved. 4h WT or write through. 5h WP or write protect. 6h WB or write back. 7h Reserved. 39:37 Reserved.
Sh
Sh
Seserved
7h
39:37 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h. 36 RdDram_4K_DC000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 35 WrDram_4K_DC000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 34:32 MemType_4K_DC000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description
RdDram_4K_DC000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 35
range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 35 WrDram_4K_DC000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 34:32 MemType_4K_DC000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description
AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 35 WrDram_4K_DC000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 34:32 MemType_4K_DC000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description
Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 35 WrDram_4K_DC000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 34:32 MemType_4K_DC000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description
WrDram_4K_DC000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 34:32 MemType_4K_DC000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description
the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 34:32 MemType_4K_DC000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description
AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0. 34:32
34:32 MemType_4K_DC000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description
ValidValues: Value Description
Value Description
Oh LIC or uncacheable
on oc or uncacheable.
1h WC or write combining.
3h-2h Reserved.
4h WT or write through.
5h WP or write protect.
6h WB or write back.
7h Reserved.
31:29 Reserved. Read-only,Error-on-write-1. Reset: Fixed,0h.
28 RdDram 4K DB000: read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses
range are marked as destined for DRAM.
AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset
Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.
27 WrDram 4K DB000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses
the range are marked as destined for DRAM.

[AccessTv	pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.	
	MemType 4K DB000: memory type. Read-write. Reset: XXXb.		
- 0	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
23:21		Read-only, Error-on-write-1. Reset: Fixed, 0h.	
20		4K_DA000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
1		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.	
19		4K DA000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
I I		are marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
18:16	6 MemType_4K_DA000: memory type. Read-write. Reset: XXXb.		
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
15:13	Reserved.	Read-only, Error-on-write-1. Reset: Fixed, 0h.	
		_4K_D9000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
11		_4K_D9000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
10:8	MemType_4K_D9000: memory type. Read-write. Reset: XXXb. ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write heal.	
	6h	WB or write back.	

	7h	Reserved.	
7:5	Reserved	. Read-only,Error-on-write-1. Reset: Fixed,0h.	
4		_4K_D8000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
		marked as destined for DRAM. Address range from D8000h to D8FFFh.	
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.	
		/pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
3		n_4K_D8000 : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM. Address range from D8000h to D8FFFh.	
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.	
		/pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
2:0	MemType_4K_D8000: memory type. Read-write. Reset: XXXb. Address range from D8000h to D8FFFh.		
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	

MSR0000_026C [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix_4K_4)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through

58:56 MemType 4K E7000: memory type. Read-write. Reset: XXXb.

Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.

ValidValues:

Value	Description		
0h	UC or uncacheable.		
1h	WC or write combining.		
3h-2h	Reserved.		
4h	WT or write through.		
5h	WP or write protect.		
6h	WB or write back.		
7h	Reserved.		

55:53 Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0h.

52	RdDram_4K_E6000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.				
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.				
51	WrDram	_4K_E6000 : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to			
	the range	are marked as destined for DRAM.			
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
50:48		e 4K E6000: memory type. Read-write. Reset: XXXb.			
30.40	ValidValues:				
	Value	Description			
	0h	UC or uncacheable.			
	1h	WC or write combining.			
	3h-2h	Reserved.			
	4h	WT or write through.			
	5h	WP or write protect.			
	6h	WB or write back.			
	7h	Reserved.			
17.15					
		. Read-only,Error-on-write-1. Reset: Fixed,0h.			
44		_4K_E5000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the			
		marked as destined for DRAM.			
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
12		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
43	the range	_4K_E5000 : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.			
	Core::X8	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
42:40	MemType_4K_E5000: memory type. Read-write. Reset: XXXb.				
	ValidVal				
	Value	Description			
	0h	UC or uncacheable.			
	1h	WC or write combining.			
	3h-2h	Reserved.			
	4h	WT or write through.			
	5h	WP or write protect.			
	6h	WB or write back.			
	7h	Reserved.			
39:37	Reserved	. Read-only,Error-on-write-1. Reset: Fixed,0h.			
36		4K E4000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the			
		marked as destined for DRAM.			
	AccessTy	rpe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
	Core::X8	6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.			
35		4K_E4000 : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to			
		are marked as destined for DRAM.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:				
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
34:32		e_4K_E4000: memory type. Read-write. Reset: XXXb.			
	ValidVal	ues:			
	Value Description				
1 1	•	· '			

. г			
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
31:29	Reserved	Read-only, Error-on-write-1. Reset: Fixed, 0h.	
	RdDram 4K E3000: read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
		marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.	
27	WrDram	4K E3000 : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	the range	are marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
26:24	MemTyp	e_4K_E3000: memory type. Read-write. Reset: XXXb.	
	ValidValı	ues:	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
23:21	Reserved	Read-only, Error-on-write-1. Reset: Fixed, 0h.	
20		4K E2000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.	
19	WrDram	4K E2000 : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	the range	are marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
18:16	MemTyp	e_4K_E2000: memory type. Read-write. Reset: XXXb.	
	ValidVal		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
15:13	Reserved	Read-only,Error-on-write-1. Reset: Fixed,0h.	
12		4K_E1000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
1	range are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
. '	-		

	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
11		_4K_E1000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		are marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
10:8	MemType_4K_E1000: memory type. Read-write. Reset: XXXb.			
	ValidVal			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
7:5	Reserved	. Read-only,Error-on-write-1. Reset: Fixed,0h.		
4		_4K_E0000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
		marked as destined for DRAM. Address range from E0000h to E0FFFh.		
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
3		_4K_E0000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		are marked as destined for DRAM. Address range from E0000h to E0FFFh.		
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
•		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
		e_4K_E0000 : memory type . Read-write. Reset: XXXb. Address range from E0000h to E0FFFh.		
	ValidVal			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		

MSR0000_026D [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix_4K_5)

11.51.0000_0200 [1.11.00		
See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through		
Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed		
MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that		
determine the destination based on the access type. Writing reserved MemType values causes an error-on-write.		
_lthree[1:0]_core[3:0]_nSIZE4K5; MSR0000026D		
Bits Description		
63:61 Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0h.		
60 RdDram_4K_EF000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
range are marked as destined for DRAM.		
AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
59 WrDram_4K_EF000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		

	the renee	are marked as destined for DDAM				
	the range are marked as destined for DRAM.					
AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1 Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.						
58:56	MemType_4K_EF000: memory type. Read-write. Reset: XXXb.					
	ValidValues:					
	Value	Description				
	0h	UC or uncacheable.				
	1h	WC or write combining.				
	3h-2h	Reserved.				
	4h	WT or write through.				
	5h	WP or write protect.				
	6h	WB or write back.				
	7h	Reserved.				
55:53	Reserved.	Read-only, Error-on-write-1. Reset: Fixed, 0h.				
52		4K_EE000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the				
		marked as destined for DRAM.				
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.				
51		4K_EE000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to				
		are marked as destined for DRAM.				
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:				
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.				
50:48	MemTyp	e_4K_EE000: memory type. Read-write. Reset: XXXb.				
	ValidValı	ues:				
	Value	Description				
	0h	UC or uncacheable.				
	1h	WC or write combining.				
	3h-2h	Reserved.				
	4h	WT or write through.				
	5h	WP or write protect.				
	6h	WB or write back.				
	7h	Reserved.				
47:45	Reserved.	Read-only, Error-on-write-1. Reset: Fixed, 0h.				
44	RdDram	4K_ED000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the				
	range are	marked as destined for DRAM.				
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:				
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.				
43		_4K_ED000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to				
		are marked as destined for DRAM.				
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:				
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.				
42:40		e_4K_ED000: memory type. Read-write. Reset: XXXb.				
	ValidValu					
	Value	Description				
	0h	UC or uncacheable.				
	1h	WC or write combining.				
	3h-2h	Reserved.				
	4h	WT or write through.				
	5h	WP or write protect.				

1	(1	WD 2.1.1		
	6h	WB or write back.		
• • • •	7h	Reserved.		
		Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0h.		
36	RdDram_4K_EC000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.			
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
35		_4K_EC000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.		
	AccessTy	rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
34:32	MemType 4K EC000: memory type. Read-write. Reset: XXXb.			
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
31:29	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0h.			
28	RdDram_4K_EB000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the			
	range are marked as destined for DRAM.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
27	WrDram_4K_EB000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to			
		are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
26:24	MemType_4K_EB000: memory type. Read-write. Reset: XXXb.			
	ValidVal	ues:		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
23:21		. Read-only,Error-on-write-1. Reset: Fixed,0h.		
20		4K EA000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
		marked as destined for DRAM.		
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
10	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
19	the range	_4K_EA000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.		
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		

10.16	MaraTrus	a ALV E A 000, many and true a Dood write Deset. VVVI
18:16 MemType_4K_EA000: memory type. Read-write. Reset: XXXb. ValidValues:		
	Value	
	0h	UC or uncacheable.
	1h	
		WC or write combining. Reserved.
	3h-2h	
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
		. Read-only,Error-on-write-1. Reset: Fixed,0h.
12		_4K_E9000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM.
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
11		_4K_E9000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
10.0		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
10:8		e_4K_E9000: memory type. Read-write. Reset: XXXb.
	ValidVal	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
7:5		. Read-only,Error-on-write-1. Reset: Fixed,0h.
4		_4K_E8000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
	_	marked as destined for DRAM. Address range from E8000h to E8FFFh.
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
3		_4K_E8000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM. Address range from E8000h to E8FFFh.
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
2.0	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
2:0	MemType_4K_E8000: memory type. Read-write. Reset: XXXb. Address range from E8000h to E8FFFh.	
	ValidVal	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.

	7h	Reserved.	brack
--	----	-----------	-------

MSR0000 026E [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix 4K 6)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing reserved MemType values causes an error-on-write.

lthree[1:0]_core[3:0]_nSIZE4K6; MSR0000026E

Bits	Description
	Description

- 63:61 Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0h.
- RdDram 4K F7000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the 60 range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.

WrDram 4K F7000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to 59 the range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.

58:56 MemType 4K F7000: memory type. Read-write. Reset: XXXb.

ValidValues:

Value	Description
0h	UC or uncacheable.
1h	WC or write combining.
3h-2h	Reserved.
4h	WT or write through.
5h	WP or write protect.
6h	WB or write back.
7h	Reserved.

- 55:53 Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0h.
 - RdDram 4K F6000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the 52 range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.

WrDram 4K F6000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to 51 the range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS CFG[MtrrFixDramModEn]? X : Fixed,0.

50:48 MemType 4K F6000: memory type. Read-write. Reset: XXXb.

ValidValues:

Value	Description	
0h	UC or uncacheable.	
1h	WC or write combining.	
3h-2h	Reserved.	
4h	WT or write through.	
5h	WP or write protect.	
6h	WB or write back.	
7h	Reserved.	

47:45 Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0h.

RdDram 4K F5000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.

	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
43 WrDra		_4K_F5000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
42:40		e_4K_F5000: memory type. Read-write. Reset: XXXb.
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h 7h	WB or write back.
20.25		Reserved.
_		Read-only,Error-on-write-1. Reset: Fixed,0h.
36		_4K_F4000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.
		pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.
35		4K F4000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.
34:32	MemType_4K_F4000: memory type. Read-write. Reset: XXXb.	
	ValidValues:	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
	Reserved. Read-only, Error-on-write-1. Reset: Fixed,0h.	
28		_4K_F3000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
27	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
27	WrDram_4K_F3000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X86::Msr::SYS_CFG[MttrFixDramModEn] ? X : Fixed,0.	
26:24	MemType 4K F3000: memory type. Read-write. Reset: XXXb.	
	ValidValues:	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
. '		•

[3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
22.21		
		. Read-only,Error-on-write-1. Reset: Fixed,0h.
20	range are	_4K_F2000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
19		_4K_F2000 : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.
	AccessTy	rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
18:16		e 4K F2000: memory type. Read-write. Reset: XXXb.
10.10	ValidVal	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
		Reserved.
15.10	7h	
		. Read-only,Error-on-write-1. Reset: Fixed,0h.
12	range are	_4K_F1000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
11	WrDram	4K_F1000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
	the range	are marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
10:8	MemTyp	e_4K_F1000: memory type. Read-write. Reset: XXXb.
	ValidVal	ues:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
7:5		. Read-only,Error-on-write-1. Reset: Fixed,0h.
4		4K F0000: read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
4	range are	marked as destined for DRAM. Address range from F0000h to F0FFF. 6::Msr::SYS CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
	AccessTy	rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.

3	WrDran	WrDram_4K_F0000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
	the range	e are marked as destined for DRAM. Address range from F0000h to F0FFF.		
	Core::X8	86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.		
	AccessT	ype: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X8	Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.		
2:0	MemType_4K_F0000: memory type. Read-write. Reset: XXXb. Address range from F0000h to F0FFFh.			
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		

MSR0000 026F [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix 4K 7)

the range are marked as destined for DRAM.

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing reserved MemType values causes an error-on-write. lthree[1:0] core[3:0] nSIZE4K7; MSR0000026F **Bits** | **Description** 63:61 Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0h. RdDram 4K FF000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the 60 range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0. WrDram 4K FF000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to 59 the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0. 58:56 MemType 4K FF000: memory type. Read-write. Reset: XXXb. ValidValues: Value Description UC or uncacheable. 0hWC or write combining. 1h 3h-2h Reserved. WT or write through. 4h WP or write protect. 5h WB or write back. 6h 7h Reserved. 55:53 Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0h. RdDram 4K FE000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the 52 range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS CFG[MtrrFixDramModEn]? X: Fixed,0. WrDram 4K FE000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to 51

AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:

	CoreX8	6::Msr::SYS CFG[MtrrFixDramModEn] ? X : Fixed,0.		
50:48		e 4K FE000: memory type. Read-write. Reset: XXXb.		
ļ	ValidVal			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
47:45		. Read-only,Error-on-write-1. Reset: Fixed,0h.		
44		_4K_FD000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
77	range are	marked as destined for DRAM.		
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
- 12		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
43		1_4K_FD000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.		
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
42:40		e 4K FD000: memory type. Read-write. Reset: XXXb.		
,.,	ValidVal			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
20.27		Read-only,Error-on-write-1. Reset: Fixed,0h.		
39.37				
30	RdDram_4K_FC000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.			
		rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
35		1_4K_FC000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		are marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
34:32	MemType 4K FC000: memory type. Read-write. Reset: XXXb.			
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		

31:29	Reserved	l. Read-only, Error-on-write-1. Reset: Fixed,0h.		
28		4K FB000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
		e marked as destined for DRAM.		
		ype: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X8	36::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
27		n_4K_FB000 : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		e are marked as destined for DRAM.		
		ype: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		36::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
26:24	MemType_4K_FB000: memory type. Read-write. Reset: XXXb.			
	ValidVal			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
23:21	Reserved	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0h.		
20		1_4K_FA000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
		e marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
		36::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
19	WrDram_4K_FA000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to			
	•	e are marked as destined for DRAM.		
		ype: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
10.16		Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
18:16	MemType_4K_FA000: memory type. Read-write. Reset: XXXb. ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
		l. Read-only,Error-on-write-1. Reset: Fixed,0h.		
12		RdDram_4K_F9000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
	•	e marked as destined for DRAM.		
AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Re				
11		36::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
11		n_4K_F9000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		e are marked as destined for DRAM.		
		ype: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
10.0		36::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
10:8		be_4K_F9000: memory type. Read-write. Reset: XXXb.		
ValidValues:		lues:		

	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
7:5		. Read-only,Error-on-write-1. Reset: Fixed,0h.
4		_4K_F8000 : read DRAM . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM. Address range from F8000h to F8FFFh.
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
3		1_4K_F8000 : write DRAM . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM. Address range from F8000h to F8FFFh.
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
	AccessTy	/pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
2:0		e_4K_F8000 : memory type . Read-write. Reset: XXXb. Address range from F8000h to F8FFFh.
	ValidVal	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.

MSR	MSR0000_0277 [Page Attribute Table] (Core::X86::Msr::PAT)		
Reset:	Reset: 0007_0406_0007_0406h.		
This r	This register specifies the memory type based on the PAT, PCD, and PWT bits in the virtual address page tables.		
_lthree[1	:0]_core[3:0]	_thread[1:0]; MSR00000277	
Bits	Descripti	ion	
63:59	Reserved	. Read-only,Error-on-write-1. Reset: Fixed,00h.	
58:56	56 PA7MemType . Read-write. Reset: 0h. Default UC. MemType for {PAT, PCD, PWT} = 7h.		
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
55:51	Reserved	. Read-only,Error-on-write-1. Reset: Fixed,00h.	
50:48	PA6Mem	Type. Read-write. Reset: 7h. Default UC. MemType for {PAT, PCD, PWT} = 6h.	
	ValidVal	ues:	

	Value	Description		
	0h	UC or uncacheable.		
	1h			
	3h-2h	WC or write combining. Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
		. Read-only,Error-on-write-1. Reset: Fixed,00h.		
42:40		Type. Read-write. Reset: 4h. Default WT. MemType for {PAT, PCD, PWT} = 5h.		
	ValidVal			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
39:35	Reserved	. Read-only,Error-on-write-1. Reset: Fixed,00h.		
34:32	PA4MemType . Read-write. Reset: 6h. Default WB. MemType for {PAT, PCD, PWT} = 4h.			
	ValidVal	ues:		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
31:27	Reserved	. Read-only,Error-on-write-1. Reset: Fixed,00h.		
		Type. Read-write. Reset: 0h. Default UC. MemType for {PAT, PCD, PWT} = 3h.		
	ValidVal			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
23:19		. Read-only,Error-on-write-1. Reset: Fixed,00h.		
		Type. Read-write. Reset: 7h. Default UC. MemType for {PAT, PCD, PWT} = 2h.		
13.10	ValidVal	T 2 /		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
1	211-211	reserved.		

	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
15:11	Reserved	. Read-only,Error-on-write-1. Reset: Fixed,00h.
10:8	PA1Mem	Type . Read-write. Reset: 4h. Default WT. MemType for {PAT, PCD, PWT} = 1h.
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
7:3		. Read-only,Error-on-write-1. Reset: Fixed,00h.
2:0	PA0Mem	Type . Read-write. Reset: 6h. MemType for {PAT, PCD, PWT} = 0h.
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.

MSR0000 02FF [MTRR Default Memory Type] (Core::X86::Msr::MTRRdefType)

MSK	0000_02FF [MTRK Default Memory Type] (Core::x80::Msr::MTRKdefType)		
Reset:	Reset: 0000_0000_0000_0000h.		
See C	See Core::X86::Msr::MtrrVarBase for general MTRR information.		
_lthree[:0]_core[3:0]; MSR000002FF		
Bits	Description		
63:12	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0_0000_0000h.		
11	MtrrDefTypeEn: variable and fixed MTRR enable. Read-write. Reset: 0. 0=Fixed and variable MTRRs are not		
	enabled. 1=Core::X86::Msr::MtrrVarBase, and Core::X86::Msr::MtrrFix_64K through		
	Core::X86::Msr::MtrrFix_4K_7 are enabled.		
10	MtrrDefTypeFixEn: fixed MTRR enable. Read-write. Reset: 0. 0=Core::X86::Msr::MtrrFix_64K through		
	Core::X86::Msr::MtrrFix_4K_7 are not enabled. 1=Core::X86::Msr::MtrrFix_64K through		
	Core::X86::Msr::MtrrFix_4K_7 are enabled. This field is ignored (and the fixed MTRRs are not enabled) if		
	Core::X86::Msr::MTRRdefType[MtrrDefTypeEn] == 0.		
9:8	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0h.		
7:0	MemType: memory type. Read-write. Reset: 00h.		
	Description : If MtrrDefTypeEn == 1 then MemType specifies the memory type for memory space that is not		
	specified by either the fixed or variable range MTRRs. If MtrrDefTypeEn == 0 then the default memory type for		
	all of memory is UC.		
	Valid encodings are {00000b, Core::X86::Msr::MtrrFix_64K through Core::X86::Msr::MtrrFix_4K_7[2:0]}.		
	Other write values cause a GP(0).		

2.1.10.2 MSRs - MSRC000_0xxx

See 1.3.3 [Register Mnemonics] for a description of the register naming convention. MSRs are accessed through x86 WRMSR and RDMSR instructions.

MSRC000 0080 [Extended Feature Enable] (Core::X86::Msr::EFER)

Reset:	Reset: 0000 0000 0000 0000h.		
SKINIT Execution: 0000 0000 0000 0000h.			
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0000080		
Bits	Description		
63:16	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0000_0000h.		
15	Reserved.		
14	FFXSE: fast FXSAVE/FRSTOR enable. Read-write. Reset: 0. 1=Enables the fast FXSAVE/FRSTOR		
	mechanism. A 64-bit operating system may enable the fast FXSAVE/FRSTOR mechanism if		
	(Core::X86::Cpuid::FeatureExtIdEdx[FFXSR] == 1). This bit is set once by the operating system and its value is		
	not changed afterwards.		
13	LMSLE : long mode segment limit enable . Read-write. Reset: 0. 1=Enables the long mode segment limit check		
	mechanism.		
12	SVME : secure virtual machine (SVM) enable . Reset: Fixed,0. 1=SVM features are enabled.		
	AccessType: Core::X86::Msr::VM_CR[SvmeDisable] ? Read-only,Error-on-write-1 : Read-write.		
11	NXE : no-execute page enable . Read-write. Reset: 0. 1=The no-execute page protection feature is enabled.		
10	LMA: long mode active. Read-only. Reset: 0. 1=Indicates that long mode is active.		
9	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0.		
8	LME: long mode enable. Read-write. Reset: 0. 1=Long mode is enabled.		
7:1	Reserved. Read-only. Reset: Fixed,00h.		
0	SYSCALL: system call extension enable. Read-write. Reset: 0. 1=SYSCALL and SYSRET instructions are		
	enabled. This adds the SYSCALL and SYSRET instructions which can be used in flat addressed operating		
	systems as low latency system calls and returns.		

MSRC000_0081 [SYSCALL Target Address] (Core::X86::Msr::STAR)

Read-write. Reset: 0000_0000_0000_0000h.	
This register holds the target address used by the SYSCALL instruction and the code and stack segment selector bases	
used by the SYSCALL and SYSRET instructions.	
_tthree[1:0]_core[3:0]_thread[1:0]; MSRC0000081	
Bits Description	
63:48 SysRetSel: SYSRET CS and SS. Read-write. Reset: 0000h.	
47:32 SysCallSel: SYSCALL CS and SS. Read-write. Reset: 0000h.	
31:0 Target: SYSCALL target address. Read-write. Reset: 0000_0000h.	

MSRC000_0082 [Long Mode SYSCALL Target Address] (Core::X86::Msr::STAR64)

Read-write. Reset: 0000_0000_0000_0000h.			
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0000082		
Bits	Description		
63:0	LSTAR: long mode target address. Read-write. Reset: 0000 0000 0000h. Target address for 64-bit mode		
	calling programs. The address stored in this register must be in canonical form (if not canonical, a #GP fault		
	occurs).		

MSRC000_0083 [Compatibility Mode SYSCALL Target Address] (Core::X86::Msr::STARCOMPAT)

Read-	Read-write. Reset: 0000_0000_0000_0000h.		
_lthree[Ithree[1:0]_core[3:0]_thread[1:0]; MSRC0000083		
Bits	Description		
63:0	CSTAR: compatibility mode target address. Read-write. Reset: 0000_0000_0000_0000h. Target address for		
	compatibility mode. The address stored in this register must be in canonical form (if not canonical, a #GP fault		

occurs).

MSRC000_0084 [SYSCALL Flag Mask] (Core::X86::Msr::SYSCALL_FLAG_MASK)

Reset:	Reset: 0000_0000_0000_0000h.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0000084		
Bits	Description		
63:32	Reserved. Read-only. Reset: Fixed,0000_0000h.		
31:0	Mask: SYSCALL flag mask. Read-write. Reset: 0000_0000h. This register holds the EFLAGS mask used by the		
	SYSCALL instruction. 1=Clear the corresponding EFLAGS bit when executing the SYSCALL instruction.		

MSRC000_00E7 [Read-Only Max Performance Frequency Clock Count] (Core::X86::Msr::MPerfReadOnly)

Reset:	Reset: 0000_0000_0000_0000h.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC00000E7		
Bits	Description		
63:0	MPerfReadOnly: read-only maximum core clocks counter. Reset: 0000_0000_0000_0000h. Incremented by		
	hardware at the P0 frequency while the core is in C0. In combination with Core::X86::Msr::APerfReadOnly, this		
	is used to determine the effective frequency of the core. A read of this MSR in guest mode is affected by		
	Core::X86::Msr::TscRateMsr. This field uses software P-state numbering. See		
	Core::X86::Msr::HWCR[EffFreqCntMwait], 2.1.2 [Effective Frequency]. This register is not affected by writes to		
	Core::X86::Msr::MPERF.		
	AccessType: Core::X86::Msr::HWCR[EffFreqReadOnlyLock] ? Read-only,Volatile : Read-write,Volatile.		

MSRC000_00E8 [Read-Only Actual Performance Frequency Clock Count] (Core::X86::Msr::APerfReadOnly)

Reset:	eset: 0000_0000_0000_0000h.		
_lthree[1	hree[1:0]_core[3:0]_thread[1:0]; MSRC00000E8		
Bits	its Description		
63:0	APerfReadOnly: read-only actual core clocks counter. Reset: 0000_0000_0000_0000h. This register		
	increments in proportion to the actual number of core clocks cycles while the core is in C0. See		
	Core::X86::Msr::MPerfReadOnly. This register is not affected by writes to Core::X86::Msr::APERF.		
	AccessType: Core::X86::Msr::HWCR[EffFreqReadOnlyLock] ? Read-only, Volatile : Read-write, Volatile.		

MSRC000 00E9 [Instructions Retired Performance Count] (Core::X86::Msr::IRPerfCount)

	= - ,		
Reset:	Reset: 0000_0000_0000_0000h.		
_lthree[1	:0]_core[3:0]_thread[1:0]; MSRC00000E9		
Bits	Description		
63:0	IRPerfCount : instructions retired counter. Reset: 0000_0000_0000_0000h. Dedicated Instructions Retired		
	register increments on once for every instruction retired. See Core::X86::Msr::HWCR[IRPerfEn].		
	AccessType: Core::X86::Msr::HWCR[EffFreqReadOnlyLock] ? Read-only,Volatile : Read-write,Volatile.		

MSRC000_0100 [FS Base] (Core::X86::Msr::FS_BASE)

Read-	Read-write. Reset: 0000_0000_0000_0000h.	
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0000100	
Bits	Description	
63:0	FSBase: expanded FS segment base. Read-write. Reset: 0000_0000_0000h. This register provides access	
	to the expanded 64-bit FS segment base. The address stored in this register must be in canonical form (if not	
	canonical, a #GP fault fill occurs).	

MSRC000 0101 [GS Base] (Core::X86::Msr::GS BASE)

Read-write. Reset: 0000_0000_0000_0000h.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0000101	
Bits	Description	
63:0	GSBase : expanded GS segment base . Read-write. Reset: 0000_0000_0000h. This register provides access	
	to the expanded 64-bit GS segment base. The address stored in this register must be in canonical form (if not	

canonical, a #GP fault fill occurs).

MSRC000 0102 [Kernel GS Base] (Core::X86::Msr::KernelGSbase)

Read-write. Reset: 0000_0000_0000_0000h.	
_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0000102	
Bits	Description
63:0	KernelGSBase: kernel data structure pointer. Read-write. Reset: 0000_0000_0000_0000h. This register holds
	the kernel data structure pointer which can be swapped with the GS_BASE register using the SwapGS instruction.
	The address stored in this register must be in canonical form (if not canonical, a #GP fault occurs).

MSRC000 0103 [Auxiliary Time Stamp Counter] (Core::X86::Msr::TSC AUX)

Read-	Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0000103	
Bits	Description	
63:32	Reserved.	
31:0	TscAux : auxiliary time stamp counter data. Read-write, Volatile. Reset: 0000_0000h. It is expected that this is	
	initialized by privileged software to a meaningful value, such as a processor ID. This value is returned in the	
	RDTSCP instruction.	

MSRC000_0104 [Time Stamp Counter Ratio] (Core::X86::Msr::TscRateMsr)

Reset: 0000 0001 0000 0000h.

Core::X86::Msr::TscRateMsr allows the hypervisor to control the guest's view of the Time Stamp Counter. It provides a multiplier that scales the value returned when Core::X86::Msr::TSC[TSC], Core::X86::Msr::MPERF[MPERF], and Core::X86::Msr::MPERF[eadOnly] are read by a guest running under virtualization. This allows the hypervisor to provide a consistent TSC, MPERF, and MPerfReadOnly rate for a guest process when moving that process between cores that have a differing P0 rate. The TSC Ratio MSR does not affect the value read from the TSC, MPERF, and MPerfReadOnly MSRs when read when in host mode or when virtualization is not being used or when accessed by code executed in system management mode (SMM) unless the SMM code is executed within a guest container. The TSC Ratio value does not affect the rate of the underlying TSC, MPERF, and MPerfReadOnly counters, or the value that gets written to the TSC, MPERF, and MPerfReadOnly MSRs counters on a write by either the host or the guest. The TSC Ratio MSR contains a fixed-point number in 8.32 format, which is 8 bits of integer and 32 bits of fraction. This number is the ratio of the desired P0 frequency to the P0 frequency of the core. The reset value of the TSC Ratio MSR is 1.0, which results in a guest frequency matches the core P0 frequency.

lthree[1:0]_core[3:0]_thread[1:0]; MSRC0000104

	_mmce[1.0]_core[5.0]_mrcad[1.0], merceouderer	
Bits	Description	
63:40	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 00_0000h.	
39:32	TscRateMsrInt : time stamp counter rate integer. Read-write. Reset: 01h. Specifies the integer part of the MSR	
	TSC ratio value.	
31:0	TscRateMsrFrac: time stamp counter rate fraction. Read-write. Reset: 0000_0000h. Specifies the fractional	
	part of the MSR TSC ratio value.	

MSRC000 0410 [MCA Interrupt Configuration] (Core::X86::Msr::McaIntrCfg)

Read-	Read-write. Reset: 0000_0000_0000_0000h.	
MSRC00	MSRC0000410	
Bits	Description	
63:16	Reserved.	
15:12	ThresholdLvtOffset. Read-write. Reset: 0h. For error thresholding interrupts, specifies the address of the LVT	
	entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see	
	Core::X86::Apic::ExtendedInterruptLvtEntries).	
11:8	Reserved.	
7:4	DeferredLvtOffset . Read-write. Reset: 0h.	
	Description : For deferred error interrupts, specifies the address of the LVT	

	entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see APIC[530:500]).
3:0	Reserved.

2.1.10.2.1 MSRs - MSRC000 2xxx

The MCA registers including the legacy aliases (MSR0000_000[1:0], MSR0000_04xx) are mapped to MSRC000_2xxx. See 3.17 [MCA Registers].

2.1.10.3 MSRs - MSRC001_0xxx

See 1.3.3 [Register Mnemonics] for a description of the register naming convention. MSRs are accessed through x86 WRMSR and RDMSR instructions.

MSRC001_000[0...3] [Performance Event Select [3:0]] (Core::X86::Msr::PERF_LEGACY_CTL)

MISIN	MSRC001_000[05] [Ferformance Event Select [5:0]] (Core::A80::MSr::FERF_LEGACT_CTL)	
Read-write. Reset: 0000_0000_0000_0000h.		
The le	The legacy alias of Core::X86::Msr::PERF_CTL. See Core::X86::Msr::PERF_CTL.	
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]_n[3:0]; MSRC001_000[3:0]	
Bits	Description	
63:42	Reserved.	
41:40	HostGuestOnly: count only host/guest events. Read-write. Reset: 0h.	
39:36	Reserved.	
35:32	EventSelect[11:8]: performance event select. Read-write. Reset: 0h.	
31:24	CntMask: counter mask. Read-write. Reset: 00h.	
23	Inv: invert counter mask. Read-write. Reset: 0.	
22	En: enable performance counter. Read-write. Reset: 0.	
21	Reserved.	
20	Int: enable APIC interrupt. Read-write. Reset: 0.	
19	Reserved.	
18	Edge: edge detect. Read-write. Reset: 0.	
17:16	OsUserMode: OS and user mode. Read-write. Reset: 0h.	
15:8	UnitMask: event qualification. Read-write. Reset: 00h. When selecting an event for which not all UnitMask bits	
	are defined, the undefined UnitMask bits should be set to zero.	
7:0	EventSelect[7:0]: event select. Read-write. Reset: 00h.	

MSRC001 000[4...7] [Performance Event Counter [3:0]] (Core::X86::Msr::PERF LEGACY CTR)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
The le	The legacy alias of Core::X86::Msr::PERF_CTR. See Core::X86::Msr::PERF_CTR.	
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]_n[3:0]; MSRC001_000[7:4]	
Bits	Description	
63:48	Reserved.	
47:0	CTR: performance counter value. Read-write, Volatile. Reset: 0000 0000 0000h.	

MSRC001_0010 [System Configuration] (Core::X86::Msr::SYS_CFG)

Reset:	Reset: 0000_0000_0000_0000h.	
_lthree[1	1:0]_core[3:0]; MSRC0010010	
Bits	Description	
63:24	Reserved.	
23	SMEE : secure memory encryption enable . Reset: 0. Init: BIOS,1. 0=Memory encryption features are disabled.	
	1=Memory encryption features are enabled. Once Core::X86::Msr::HWCR[SmmLock] is set, this bit cannot be	

	cleared until a reset.
	AccessType: Core::X86::Msr::HWCR_thread0[SmmLock] ? Read,Write-1-only : Read-write.
22	Tom2ForceMemTypeWB: top of memory 2 memory type write back. Read-write. Reset: 0. 1=The default memory type of memory between 4GB and TOM2 is write back instead of the memory type defined by Core::X86::Msr::MTRRdefType[MemType]. For this bit to have any effect,
	Core::X86::Msr::MTRRdefType[MtrrDefTypeEn] must be 1. MTRRs and PAT can be used to override this memory type.
21	MtrrTom2En: MTRR top of memory 2 enable. Read-write. Reset: 0. 0=Core::X86::Msr::TOM2 is disabled. 1= Core::X86::Msr::TOM2 is enabled.
20	MtrrVarDramEn: MTRR variable DRAM enable. Read-write. Reset: 0. Init: BIOS,1.
	0=Core::X86::Msr::TOP_MEM and IORRs are disabled. 1=These registers are enabled.
19	MtrrFixDramModEn: MTRR fixed RdDram and WrDram modification enable. Read-write. Reset: 0.
	Check: 0. 0=Core::X86::Msr::MtrrFix_64K through Core::X86::Msr::MtrrFix_4K_7 [RdDram,WrDram] read
	values is masked 00b; writing does not change the hidden value. 1=Core::X86::Msr::MtrrFix_64K through
	Core::X86::Msr::MtrrFix_4K_7 [RdDram,WrDram] access type is Read-write. Not shared between threads.
	Controls access to Core::X86::Msr::MtrrFix_64K through Core::X86::Msr::MtrrFix_4K_7 [RdDram ,WrDram].
	This bit should be set to 1 during BIOS initialization of the fixed MTRRs, then cleared to 0 for operation.
18	MtrrFixDramEn: MTRR fixed RdDram and WrDram attributes enable. Read-write. Reset: 0. Init: BIOS,1.
	1=Enables the RdDram and WrDram attributes in Core::X86::Msr::MtrrFix_64K through
	Core::X86::Msr::MtrrFix_4K_7.
17:0	Reserved.

MSRC001_0015 [Hardware Configuration] (Core::X86::Msr::HWCR)

	_ [
1	0000_0000_0100_0010h.
	:0]_core[3:0]_thread[1:0]; MSRC0010015
Bits	Description
63:31	Reserved.
30	IRPerfEn: enable instructions retired counter. Read-write. Reset: 0. 1=Enable Core::X86::Msr::IRPerfCount.
29:28	Reserved.
27	EffFreqReadOnlyLock: read-only effective frequency counter lock. Write-1-only. Reset: 0. Init: BIOS,1.
	1=Core::X86::Msr::MPerfReadOnly, Core::X86::Msr::APerfReadOnly and Core::X86::Msr::IRPerfCount are
	read-only.
26	EffFreqCntMwait: effective frequency counting during mwait. Read-write. Reset: 0. 0=The registers do not
	increment. 1=The registers increment. Specifies whether Core::X86::Msr::MPERF and Core::X86::Msr::APERF
	increment while the core is in the monitor event pending state. See 2.1.2 [Effective Frequency].
25	CpbDis : core performance boost disable . Read-write. Reset: 0. 0=CPB is requested to be enabled. 1=CPB is
	disabled. Specifies whether core performance boost is requested to be enabled or disabled. If core performance
	boost is disabled while a core is in a boosted P-state, the core automatically transitions to the highest performance
	non-boosted P-state.
24	TscFreqSel : TSC frequency select . Read-only. Reset: 1. 1=The TSC increments at the P0 frequency.
23:22	Reserved.
21	LockTscToCurrentP0: lock the TSC to the current P0 frequency. Read-write. Reset: 0. 0=The TSC will count
	at the P0 frequency. 1=The TSC frequency is locked to the current P0 frequency at the time this bit is set and
	remains fixed regardless of future changes to the P0 frequency.
20	IoCfgGpFault: IO-space configuration causes a GP fault. Read-write. Reset: 0. 1=IO-space accesses to
	configuration space cause a GP fault. The fault is triggered if any part of the IO read/write address range is
	between CF8h and CFFh, inclusive. These faults only result from single IO instructions, not to string and REP IO
	instructions. This fault takes priority over the IO trap mechanism described by
	Core::X86::Msr::SMI_ON_IO_TRAP_CTL_STS.
19	Reserved.
18	McStatusWrEn: machine check status write enable. Read-write. Reset: 0. 0=MCi_STATUS registers are
18	McStatus WrEn: machine check status write enable. Read-write. Reset: 0. 0=MCi_S1A1 US registers are

readable; writing a non-zero pattern to these registers causes a general protection fault. 1=MCi_STATUS registers are read-write, including reserved fields; do not cause general protection faults; such writes update all implemented bits in these registers; All fields of all threshold registers are Read-write when accessed from MSR space, including Locked, except BlkPtr which is always read-only; McStatusWrEn does not change the access type for the thresholding registers accessed via configuration space.

Description: McStatusWrEn can be used to debug machine check exception and interrupt handlers. See 3 [Machine Check Architecture].

- Wrap32Dis: 32-bit address wrap disable. Read-write. Reset: 0. 1=Disable 32-bit address wrapping. Software can use Wrap32Dis to access physical memory above 4 Gbytes without switching into 64-bit mode. To do so, software should write a greater-than 4 Gbyte address to Core::X86::Msr::FS_BASE and Core::X86::Msr::GS_BASE. Then it would address ±2 Gbytes from one of those bases using normal memory reference instructions with a FS or GS override prefix. However, the INVLPG, FST, and SSE store instructions generate 32-bit addresses in legacy mode, regardless of the state of Wrap32Dis.
- 16:15 Reserved.
- RsmSpCycDis: RSM special bus cycle disable. Reset: 0. 0=A link special bus cycle, SMIACK, is generated on a resume from SMI.

AccessType: Core::X86::Msr::HWCR[SmmLock] ? Read-only : Read-write.

SmiSpCycDis: SMI special bus cycle disable. Reset: 0. 0=A link special bus cycle, SMIACK, is generated when an SMI interrupt is taken.

AccessType: Core::X86::Msr::HWCR[SmmLock]? Read-only: Read-write.

- 12:11 Reserved.
- MonMwaitUserEn: MONITOR/MWAIT user mode enable. Read-write. Reset: 0. 0=The MONITOR and MWAIT instructions are supported only in privilege level 0; these instructions in privilege levels 1 to 3 cause a #UD exception. 1=The MONITOR and MWAIT instructions are supported in all privilege levels. The state of this bit is ignored if MonMwaitDis is set.
- 9 **MonMwaitDis**: **MONITOR and MWAIT disable**. Read-write. Reset: 0. 1=The MONITOR and MWAIT opcodes become invalid. This affects what is reported back through Core::X86::Cpuid::FeatureIdEcx[Monitor].
- 8 **IgnneEm: IGNNE port emulation enable.** Read-write. Reset: 0. 1=Enable emulation of IGNNE port.
- AllowFerrOnNe: allow FERR on NE. Read-write. Reset: 0. 0=Disable legacy FERR signaling and generate FERR exception directly. 1=Legacy FERR signaling.
- 6:5 Reserved.
- 4 **INVDWBINVD**: **INVD to WBINVD conversion**. Read-write. Reset: 1. Check: 1. 1=Convert INVD to WBINVD.

Description: This bit is required to be set for normal operation when any of the following are true:

- An L2 is shared by multiple threads.
- An L3 is shared by multiple cores.
- CC6 is enabled.
- Probe filter is enabled.
- TlbCacheDis: cacheable memory disable. Read-write. Reset: 0. 1=Disable performance improvement that assumes that the PML4, PDP, PDE and PTE entries are in cacheable WB DRAM.

Description: Operating systems that maintain page tables in any other memory type must set the TlbCacheDis bit to insure proper operation.

- TlbCacheDis does not override the memory type specified by the SMM ASeg and TSeg memory regions controlled by Core::X86::Msr::SMMAddr Core::X86::Msr::SMMMask.
- 2:1 Reserved.
- SmmLock: SMM code lock. Read, Write-1-only. Reset: 0. Init: BIOS,1. Check: 1. 1=SMM code in the ASeg and TSeg range and the SMM registers are read-only and SMI interrupts are not intercepted in SVM. See 2.1.8.1.10 [Locking SMM].

MSRC001_001[6...8] [IO Range Base] (Core::X86::Msr::IORR_BASE)

Read-write. Reset: 0000 XXXX XXXX X0XXh.

Core::X86::Msr::IORR_BASE and Core::X86::Msr::IORR_MASK combine to specify the two sets of base and mask pairs for two IORR ranges. A core access, with address CPUAddr, is determined to be within IORR address range if the following equation is true:

CPUAddr[47:12] & PhyMask[47:12] == PhyBase[47:12] & PhyMask[47:12].

BIOS can use the IORRs to create an IO hole within a range of addresses that would normally be mapped to DRAM. It can also use the IORRs to re-assert a DRAM destination for a range of addresses that fall within a bigger IO hole that overlays DRAM.

_lthree[1	1:0]_core[3:0]_n[1:0]; MSRC001_001[8,6]				
Bits	Description				
63:48	Reserved.				
47:12	PhyBase: physical base address. Read-write. Reset: X XXXX XXXXh.				
11:5	Reserved.				
4	RdMem: read from memory. Read-write. Reset: X. 0=Read accesses to the range are directed to IO. 1=Read				
	accesses to the range are directed to system memory.				
3	WrMem: write to memory. Read-write. Reset: X. 0=Write accesses to the range are directed to IO. 1=Write				
	accesses to the range are directed to system memory.				
2:0	leserved.				

MSRC001_001[7...9] [IO Range Mask] (Core::X86::Msr::IORR_MASK)

Read-v	Read-write. Reset: 0000_0000_0000_0000h.			
See Co	ore::X86::Msr::IORR_BASE.			
_lthree[1	:0]_core[3:0]_n[1:0]; MSRC001_001[9,7]			
Bits	Description			
63:48	Reserved.			
47:12	PhyMask: physical address mask. Read-write. Reset: 0_0000_0000h.			
11	Valid. Read-write. Reset: 0. 1=The pair of registers that specifies an IORR range is valid.			
10:0	Reserved.			

MSRC001_001A [Top Of Memory] (Core::X86::Msr::TOP_MEM)

Read-	Read-write. Reset: 0000 XXXX XXX0 0000h.			
_lthree[1	:0]_core[3:0]; MSRC001001A			
Bits	ts Description			
63:48	Reserved.			
47:23	TOM[47:23]: top of memory. Read-write. Reset: XXX XXXXh. Specifies the address that divides between			
	MMIO and DRAM. This value is normally placed below 4G. From TOM to 4G is MMIO; below TOM is DRAM.			
	See 2.1.3.3 [System Address Map].			
22:0	Reserved.			

MSRC001 001D [Top Of Memory 2] (Core::X86::Msr::TOM2)

Read-write. Reset: 0000 XXXX XXX0 0000h.			
_lthree[1	:0]_core[3:0]; MSRC001001D		
Bits	Description		
63:48	Reserved.		
47:23	TOM2[47:23]: second top of memory. Read-write. Reset: XXX_XXXh. Specifies the address divides between		
MMIO and DRAM. This value is normally placed above 4G. From 4G to TOM2 - 1 is DRAM; TOM2 and a			
	is MMIO. See 2.1.3.3 [System Address Map]. This register is enabled by		
	Core::X86::Msr::SYS_CFG[MtrrTom2En].		
22:0	Reserved.		

MSRC001 0022 [Machine Check Exception Redirection] (Core::X86::Msr::McExcepRedir)

Read-write. Reset: 0000_0000	_0000_0000h.					
This register can be used to rec	direct machine checl	k exceptions (MCEs)	to SMIs or vectors	ed interru	pts. If both	

RedirSmiEn and RedirVecEn are set, then undefined behavior results.				
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0010022			
Bits	Bits Description			
63:10	Reserved.			
9	RedirSmiEn . Read-write. Reset: 0. 1=Redirect MCEs (that are directed to this core) to generate an SMI-trigger			
	IO cycle via Core::X86::Msr::SmiTrigIoCycle. The status is stored in			
	Core::X86::Smm::LocalSmiStatus[MceRedirSts].			
8	RedirVecEn . Read-write. Reset: 0. 1=Redirect MCEs (that are directed to this core) to generate a vectored			
	interrupt, using the interrupt vector specified in RedirVector.			
7:0	RedirVector. Read-write. Reset: 00h. See RedirVecEn.			

MSRC001 003[0...5] [Processor Name String] (Core::X86::Msr::ProcNameString)

Read-write. Reset: XXXX XXXX XXXX XXXXh.

These 6 registers hold the CPUID name string in ASCII. The state of these registers are returned by CPUID instructions, Core::X86::Cpuid::ProcNameStr0Eax through Core::X86::Cpuid::ProcNameStr2Edx. BIOS should set these registers to the product name for the processor as provided by AMD. Each register contains a block of 8 ASCII characters; the least byte corresponds to the first ASCII character of the block; the most-significant byte corresponds to the last character of the block. MSRC001_0030 contains the first block of the name string; MSRC001_0035 contains the last block of the name string.

name s	name string.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]_n[5:0]; MSRC001_003[5:0]		
Bits	its Description		
63:56	CpuNameString7. Read-write. Reset: XXh.		
55:48	CpuNameString6. Read-write. Reset: XXh.		
47:40	CpuNameString5. Read-write. Reset: XXh.		
39:32	CpuNameString4. Read-write. Reset: XXh.		
31:24	CpuNameString3. Read-write. Reset: XXh.		
23:16	CpuNameString2. Read-write. Reset: XXh.		
15:8	CpuNameString1. Read-write. Reset: XXh.		
7:0	CpuNameString0. Read-write. Reset: XXh.		

MSRC001_005[0...3] [IO Trap] (Core::X86::Msr::SMI_ON_IO_TRAP)

Read-write. Reset: 0000 0000 0000 0000h.

Core::X86::Msr::SMI_ON_IO_TRAP and Core::X86::Msr::SMI_ON_IO_TRAP_CTL_STS provide a mechanism for executing the SMI handler if a an access to one of the specified addresses is detected. Access address and access type checking is performed before IO instruction execution. If the access address and access type match one of the specified IO address and access types, then: (1) the IO instruction is not executed; (2) any breakpoint, other than the single-step breakpoint, set on the IO instruction is not taken (the single-step breakpoint is taken after resuming from SMM); and (3) issue the SMI-trigger IO cycle specified by Core::X86::Msr::SmiTrigIoCycle if enabled. The status is stored in Core::X86::Smm::LocalSmiStatus[IoTrapSts].

IO-space configuration accesses are special IO accesses. An IO access is defined as an IO-space configuration access when IO instruction address bits[31:0] are CFCh, CFDh, CFEh, or CFFh when IO-space configuration is enabled (IO::IoCfgAddr[ConfigEn]). The access address for a configuration space access is the current value of IO::IoCfgAddr[BusNo,Device,Function,RegNo]. The access address for an IO access that is not a configuration access is equivalent to the IO instruction address, bits[31:0].

The access address is compared with SmiAddr, and the instruction access type is compared with the enabled access types defined by ConfigSMI, SmiOnRdEn, and SmiOnWrEn. Access address bits[23:0] can be masked with SmiMask. IO and configuration space trapping to SMI applies only to single IO instructions; it does not apply to string and REP IO instructions. The conditional GP fault described by Core::X86::Msr::HWCR[IoCfgGpFault] takes priority over this trap.

lthree[1:0] core[3:0] thread[1:0] n[3:0]; MSRC001 005[3:0]

Bits		Description			
	63	63 SmiOnRdEn : enable SMI on IO read . Read-write. Reset: 0. 1=Enables SMI generation on a read access.			
	62	SmiOnWrEn: enable SMI on IO write. Read-write. Reset: 0. 1=Enables SMI generation on a write access.			

61	ConfigSmi: configuration space SMI. Read-write. Reset: 0. 0=IO access (that is not an IO-space configuration				
	access). 1=Configuration access.				
60:56	Reserved.				
55:32	SmiMask[23:0]. Read-write. Reset: 00 0000h. 1=Do not mask address bit. 0=Mask address bit. SMI IO trap				
	mask.				
31:0	SmiAddr[31:0]. Read-write. Reset: 0000 0000h. SMI IO trap address.				

MSRC001 0054 [IO Trap Control] (Core::X86::Msr::SMI ON IO TRAP CTL STS)

1112211	MSRC001_000 [TO Trap control] (coreto				
Reset: 0000_0000_0000_0000h.					
_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0010054					
Bits	Bits Description				
63:32	Reserved. Read-only. Reset: Fixed,0000_0000h.				
31:16	Reserved.				
15	IoTrapEn: IO trap enable. Read-write. Reset: 0. 1=Enable IO and configuration space trapping specified by				
	Core::X86::Msr::SMI_ON_IO_TRAP and Core::X86::Msr::SMI_ON_IO_TRAP_CTL_STS.				
14:8	Reserved.				
7	SmiEn3. Read-write. Reset: 0. 1=The trap Core::X86::Msr::SMI_ON_IO_TRAP_n[3] is enabled.				
6	Reserved.				
5	SmiEn2. Read-write. Reset: 0. 1=The trap Core::X86::Msr::SMI_ON_IO_TRAP_n[2] is enabled.				
4 Reserved.					
3	SmiEn1. Read-write. Reset: 0. 1=The trap Core::X86::Msr::SMI_ON_IO_TRAP_n[1] is enabled.				
2	2 Reserved.				
1	SmiEn0. Read-write. Reset: 0. 1=The trap Core::X86::Msr::SMI_ON_IO_TRAP_n[0] is enabled.				
0	Reserved.				

MSRC001_0055 [Reserved.] (Core::X86::Msr::IntPend)

Read-only. Reset: 0000_0000_0000_0000h.		
_lthree[1	_lthree[1:0]_core[3:0]; MSRC0010055	
Bits	ts Description	
63:0	Reserved. Read-only. Reset: Fixed,0000_0000_0000h.	

MSRC001_0056 [SMI Trigger IO Cycle] (Core::X86::Msr::SmiTrigIoCycle)

Read-write. Reset: 0000 0000 0000 0000h.

See 2.1.8.1.3 [SMI Sources And Delivery]. This register specifies an IO cycle that may be generated when a local SMI trigger event occurs. If IoCycleEn is set and there is a local SMI trigger event, then the IO cycle generated is a byte read or write, based on IoRd, to address IoPortAddress. If the cycle is a write, then IoData contains the data written. If the cycle is a read, the value read is discarded. If IoCycleEn is clear and a local SMI trigger event occurs, then undefined behavior results.

_lthree[1	hree[1:0]_core[3:0]_thread[1:0]; MSRC0010056				
Bits	Description				
63:27	7 Reserved.				
26	IoRd: IO Read. Read-write. Reset: 0. 0=IO write. 1=IO read.				
25	oCycleEn: IO cycle enable. Read-write. Reset: 0. 1=The SMI trigger IO cycle is enabled to be generated.				
24	Reserved.				
23:16	oData. Read-write. Reset: 00h.				
15:0	IoPortAddress. Read-write. Reset: 0000h.				

MSRC001 0058 [MMIO Configuration Base Address] (Core::X86::Msr::MmioCfgBaseAddr)

_ = _ = _ = _ = _ = _ = _ = _ = _ = _ =
Reset: 0000_XXXX_XXX0_0000h.
See 2.1.4 [Configuration Space] for a description of MMIO configuration space.
_lthree[1:0]_core[3:0]; MSRC0010058

Bits	Descript	ion		
63:48	Reserved	Reserved. Read-only. Reset: Fixed,0000h.		
47:20	MmioCf	gBaseAddr[47:20]: MMIO configuration base address bits[47:20]. Read-write. Reset:		
	XXX_X	XXXh. Specifies the base address of the MMIO configuration range.		
19:6	Reserved	l. Read-only. Reset: Fixed,0000h.		
5:2	BusRang	ge: bus range identifier. Read-write. Reset: 0h. Specifies the number of buses in the MMIO		
	configura	ation space range. The size of the MMIO configuration space is 1 MB times the number of buses.		
	ValidVal	ues:		
	Value	Description		
	0h	1		
	1h	2		
	2h	4		
	3h	8		
	4h	16		
	5h	32		
	6h	64		
	7h	128		
	8h	256		
	Fh-9h	Reserved		
1	Reserved			
0	Enable. Read-write. Reset: 0. 1=MMIO configuration space is enabled.			

MSRC001_0061 [P-state Current Limit] (Core::X86::Msr::PStateCurLim)

Reset: 0000_0000_0000_00XXh.				
lthree[1:0] core[3:0]; MSRC0010061				
Bits	Description			
63:7	Reserved.			
6:4	PstateMaxVal: P-state maximum value. Read,Error-on-write,Volatile. Reset: XXXb. Specifies the lowest-performance non-boosted P-state (highest non-boosted value) allowed. Attempts to change Core::X86::Msr::PStateCtl[PstateCmd] to a lower-performance P-state (higher value) are clipped to the value of this field.			
3	Reserved. Read-only. Reset: Fixed,0.			
2:0	CurPstateLimit: current P-state limit. Read, Error-on-write, Volatile. Reset: XXXb. Specifies the highest-performance P-state (lowest value) allowed. CurPstateLimit is always bounded by Core::X86::Msr::PStateCurLim[PstateMaxVal]. Attempts to change the CurPstateLimit to a value greater (lower performance) than Core::X86::Msr::PStateCurLim[PstateMaxVal] leaves CurPstateLimit unchanged.			

MSRC001_0062 [P-state Control] (Core::X86::Msr::PStateCtl)

_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0010062		
Bits	Description		
63:3	Reserved. Read, Error-on-write-1.		
2:0	PstateCmd: P-state change command. Read-write. Reset: XXXb. Cold reset value varies by product; after a		
	warm reset, value initializes to the P-state the core was in prior to the reset. Writes to this field cause the core to		
	change to the indicated non-boosted P-state number, specified by Core::X86::Msr::PStateDef. 0=P0, 1=P1, etc. P-		
	state limits are applied to any P-state requests made through this register. Reads from this field return the last		
	written value, regardless of whether any limits are applied.		

MSRC001_0063 [P-state Status] (Core::X86::Msr::PStateStat)

Read, Error-on-write, Volatile. Reset: 0000_0000_0000_000Xh.
_lthree[1:0]_core[3:0]; MSRC0010063

Bits	Description
63:3	Reserved.
2:0	CurPstate: current P-state. Read, Error-on-write, Volatile. Reset: XXXb. This field provides the frequency component of the current non-boosted P-state of the core (regardless of the source of the P-state change, including Core::X86::Msr::PStateCtl[PstateCmd]. 0=P0, 1=P1, etc. The value of this field is updated when the COF transitions to a new value associated with a P-state.

MSRC001 006[4...B] [P-state [7:0]] (Core::X86::Msr::PStateDef)

Read-write. Reset: X000 0000 XXXX XXXX	Read-write.	Reset:	X000	0000	XXXX	XXXXh
--	-------------	--------	------	------	------	-------

Each of these registers specify the frequency and voltage associated with each of the core P-states.

The CpuVid field in these registers is required to be programmed to the same value in all cores of a processor, but are allowed to be different between processors in a multi-processor system. All other fields in these registers are required to be programmed to the same value in each core of the coherent fabric.

lthree[1:0]_core[3:0]_thread[1:0]_n[7:0]; MSRC001_006[B:4]

Bits Description

- PstateEn. Read-write. Reset: X. 0=The P-state specified by this MSR is not valid. 1=The P-state specified by this MSR is valid. The purpose of this register is to indicate if the rest of the P-state information in the register is valid after a reset; it controls no hardware.
- 62:32 Reserved.
- 31:30 **IddDiv**: **current divisor**. Read-write. Reset: XXb. See IddValue.
- 29:22 **IddValue**: **current value**. Read-write. Reset: XXXXXXXXb. After a reset, IddDiv and IddValue combine to specify the expected maximum current dissipation of a single core that is in the P-state corresponding to the MSR number. These values are intended to be used to create ACPI-defined _PSS objects. The values are expressed in amps; they are not intended to convey final product power levels; they may not match the power levels specified in the Power and Thermal Datasheets.
- 21:14 CpuVid[7:0]: core VID. Read-write. Reset: XXXXXXXXb.
- 13:8 **CpuDfsId**: **core divisor ID**. Read-write. Reset: XXXXXXb. Specifies the core frequency divisor; see CpuFid. For values [1Ah:08h], 1/8th integer divide steps supported down to VCO/3.25 (Note, L3/L2 fifo logic related to 4-cycle data heads-up requires core to be 1/3 of L3 frequency or higher). For values [30h:1Ch], 1/4th integer divide steps supported down to VCO/6 (DID[0] should zero if DID[5:0]>1Ah). (Note, core and L3 frequencies below 400MHz are not supported by the architecture). Core supports DID up to 30h, but L3 must be 2Ch (VCO/5.5) or less.

ValidValues:

Valid Values:		
Value	Description	
00h	Off	
07h-01h	Reserved.	
08h	VCO/1	
09h	VCO/1.125	
1Ah-	VCO/ <value 8=""></value>	
0Ah		
1Bh	Reserved.	
1Ch	VCO/ <value 8=""></value>	
1Dh	Reserved.	
1Eh	VCO/ <value 8=""></value>	
1Fh	Reserved.	
20h	VCO/ <value 8=""></value>	
21h	Reserved.	
22h	VCO/ <value 8=""></value>	
23h	Reserved.	
24h	VCO/ <value 8=""></value>	
25h	Reserved.	

26h	VCO/ <value 8=""></value>
27h	Reserved.
28h	VCO/ <value 8=""></value>
29h	Reserved.
2Ah	VCO/ <value 8=""></value>
2Bh	Reserved.
2Ch	VCO/ <value 8=""></value>
3Fh-	Reserved.
2Dh	
	7:0]: core frequency ID. Read-write. Reset: XXh. Specifies the core frequency multiplier. The core
COF is a	function of CpuFid and CpuDid, and defined by CoreCOF.
ValidValu	les:
Value	Description
0Fh-00h	Reserved.
FFh-	<value>*25</value>
10h	

MSRC001_0073 [C-state Base Address] (Core::X86::Msr::CStateBaseAddr)

	/			
Read-	ead-write. Reset: 0000_0000_0000_0000h.			
_lthree[1	Ithree[1:0]_core[3:0]_thread[1:0]; MSRC0010073			
Bits	its Description			
63:16	Reserved.			
15:0	CstateAddr: C-state address. Read-write. Reset: 0000h. Specifies the IO addresses trapped by the core for C-			
	state entry requests. A value of 0 in this field specifies that the core does not trap any IO addresses for C-state			
	entry. Writing values greater than FFF8h into this field result in undefined behavior. All other values cause the			
	core to trap IO addresses CstateAddr through CstateAddr+7.			

MSRC001_0074 [CPU Watchdog Timer] (Core::X86::Msr::CpuWdtCfg)

Read-write. Reset: 0000_0000_0000_0000h.					
	1	:0]_core[3:0]; MSRC0010074			
Bits	Descript	tion			
63:7	Reserved	d.			
6:3		tCountSel: CPU watchdog timer count select. Read-write. Reset: 0h. CpuWdtCountSel and			
		TimeBase together specify the time period required for the WDT to expire. The time period is ((the			
		er specified by CpuWdtCountSel) * (the time base specified by CpuWdtTimeBase)). The actual timeout			
period may be anywhere from zero to one increment less than the values specified, due to non-determinis					
	behavior				
	ValidVa	lues:			
	Value	Description			
	0h	4095			
	1h	2047			
	2h	1023			
	3h	511			
	4h	255			
	5h	127			
	6h	63			
	7h	31			
	8h	8191			
	9h	16383			

	Fh-Ah	Reserved
2:1	CpuWdt	TimeBase: CPU watchdog timer time base. Read-write. Reset: 0h. Specifies the time base for the
	timeout p	period specified in CpuWdtCountSel.
	ValidVal	ues:
	Value	Description
	0h	1.31ms
	1h	1.28us
	3h-2h	Reserved
0	CpuWdt	En: CPU watchdog timer enable. Read-write. Reset: 0. Init: BIOS,1. 1=The WDT is enabled.

MSRC001 0111 [SMM Base Address] (Core::X86::Msr::SMM BASE)

Reset: 0000 0000 0003 0000h.

This holds the base of the SMM memory region. The value of this register is stored in the save state on entry into SMM (see 2.1.8.1.5 [SMM Save State]) and it is restored on returning from SMM. The 16-bit CS (code segment) selector is loaded with SmmBase[19:4] on entering SMM. SmmBase[3:0] is required to be 0. The SMM base address can be changed in two ways:

- The SMM base address, at offset FF00h in the SMM state save area, may be changed by the SMI handler. The RSM instruction updates SmmBase with the new value.
- Normal WRMSR access to this register.

_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0010111	
Bits	Description	
63:32	Reserved.	
31:0	SmmBase . Reset: 0003_0000h.	
	AccessType: Core::X86::Msr::HWCR[SmmLock] ? Read-only : Read-write.	

MSRC001 0112 [SMM TSeg Base Address] (Core::X86::Msr::SMMAddr)

Configurable. Reset: 0000 0000 0000 0000h.

See 2.1.8.1 [System Management Mode (SMM)] and 2.1.3.3.1 [Memory Access to the Physical Address Space]. See Core::X86::Msr::SMMMask for more information about the ASeg and TSeg address ranges.

Each CPU access, directed at CPUAddr, is determined to be in the TSeg range if the following is true:

CPUAddr[47:17] & TSegMask[47:17] == TSegBase[47:17] & TSegMask[47:17].

For example, if TSeg spans 256 KB and starts at the 1 MB address. The Core::X86::Msr::SMMAddr[TSegBase[47:17]] would be set to 0010_0000h and the Core::X86::Msr::SMMMask[TSegMask[47:17]] to FFFC_0000h (with zeros filling in for bits[16:0]). This results in a TSeg range from 0010_0000 to 0013_FFFFh.

MSRC001 0113 [SMM TSeg Mask] (Core::X86::Msr::SMMMask)

Configurable. Reset: 0000 0000 0000 0000h.

See 2.1.8.1 [System Management Mode (SMM)].

The ASeg address range is located at a fixed address from A0000h–BFFFFh. The TSeg range is located at a variable base (specified by Core::X86::Msr::SMMAddr[TSegBase[47:17]]) with a variable size (specified by

Core::X86::Msr::SMMMask[TSegMask[47:17]]). These ranges provide a safe location for SMM code and data that is not readily accessible by non-SMM applications. The SMI handler can be located in one of these two ranges, or it can be located outside these ranges. These ranges must never overlap each other.

This register specifies how accesses to the ASeg and TSeg address ranges are controlled as follows:

- If [A,T] Valid == 1, then:
 - If in SMM, then:
 - If [A, T]Close == 0, then the accesses are directed to DRAM with memory type as specified in [A, T]MTypeDram.
 - If [A, T]Close == 1, then instruction accesses are directed to DRAM with memory type as specified in [A, T]MTypeDram and data accesses are directed at MMIO space and with attributes based on [A, T]MTypeIoWc.
 - If not in SMM, then the accesses are directed at MMIO space with attributes based on [A,T]MTypeIoWc.
- See 2.1.3.3.1.1 [Determining Memory Type].

_lthree[1	:0]_core[3:0];	MSRC0010113	
Bits	Descripti	ion	
63:48	Reserved.		
47:17		sk[47:17]: TSeg address range mask. Configurable. Reset: 0000_0000h. See	
		6::Msr::SMMAddr. AccessType: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.	
	Reserved.		
14:12		Dram : TSeg address range memory type . Configurable. Reset: 0h. Specifies the memory type for	
		sesses to the TSeg range that are directed to DRAM. AccessType:	
	,	86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.	
	ValidValu		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
11	Reserved.		
10:8		Dram : ASeg Range Memory Type . Configurable. Reset: 0h. Specifies the memory type for SMM	
	accesses to the ASeg range that are directed to DRAM. AccessType: (Core::X86::Msr::HWCR[SmmLock])?		
	Read-only: Read-write.		
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
7:6	Reserved.		
5		IoWc: non-SMM TSeg address range memory type. Configurable. Reset: 0. 0=UC (uncacheable).	
		rite combining). Specifies the attribute of TSeg accesses that are directed to MMIO space. AccessType:	
		86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.	
4		IoWc: non-SMM ASeg address range memory type. Configurable. Reset: 0. 0=UC (uncacheable).	
	1=WC (w	rite combining). Specifies the attribute of ASeg accesses that are directed to MMIO space. AccessType:	

	(Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.
3	TClose: send TSeg address range data accesses to MMIO. Configurable. Reset: 0. 1=When in SMM, direct
	data accesses in the TSeg address range to MMIO space. See AClose. AccessType:
	(Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.
2	AClose: send ASeg address range data accesses to MMIO. Configurable. Reset: 0. 1=When in SMM, direct
	data accesses in the ASeg address range to MMIO space. [A,T]Close allows the SMI handler to access the MMIO
	space located in the same address region as the [A,T]Seg. When the SMI handler is finished accessing the MMIO
	space, it must clear the bit. Failure to do so before resuming from SMM causes the CPU to erroneously read the
	save state from MMIO space. AccessType: (Core::X86::Msr::HWCR[SmmLock])? Read-only: Read-write.
1	TValid : enable TSeg SMM address range . Configurable. Reset: 0. 1=The TSeg address range SMM enabled.
	AccessType: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.
0	AValid: enable ASeg SMM address range. Configurable. Reset: 0. 1=The ASeg address range SMM enabled.
	AccessType: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.

MSRC001 0114 [Virtual Machine Control] (Core::X86::Msr::VM CR)

112011	2001_0111[virtual virtelline control](corexoovirgvivi_civ)		
Reset: 0000_0000_0000_0000h.			
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0010114		
Bits	Description		
63:32	Reserved.		
31:5	Reserved. Read-only, Error-on-write-1. Reset: 000_0000h.		
4	SvmeDisable: SVME disable. Configurable. Reset: 0. 0=Core::X86::Msr::EFER[SVME] is read-write.		
	1=Core::X86::Msr::EFER[SVME] is Read-only,Error-on-write-1. See Lock for the access type of this field.		
	Attempting to set this field when (Core::X86::Msr::EFER[SVME]==1) causes a #GP fault, regardless of the state		
	of Lock. See the APM2 section titled "Enabling SVM" for software use of this field.		
3	Lock: SVM lock. Read-only, Volatile. Reset: 0. 0=SvmeDisable is read-write. 1=SvmeDisable is read-only. See		
	Core::X86::Msr::SvmLockKey[SvmLockKey] for the condition that causes hardware to clear this field.		
2	Reserved.		
1	InterceptInit: intercept INIT. Read-write, Volatile. Reset: 0. 0=INIT delivered normally. 1=INIT translated into		
	a SX interrupt. This bit controls how INIT is delivered in host mode. This bit is set by hardware when the SKINIT		
	instruction is executed.		
0	Reserved.		

MSRC001_0115 [IGNNE] (Core::X86::Msr::IGNNE)

Reset:	Reset: 0000_0000_0000_0000h.	
_lthree[1	:0]_core[3:0]_thread[1:0]; MSRC0010115	
Bits	Description	
63:32	Reserved.	
31:1	Reserved. Read-only, Error-on-write-1. Reset: 0000_0000h.	
0	IGNNE : current IGNNE state . Read-write. Reset: 0. This bit controls the current state of the processor internal	
	IGNNE signal.	

MSRC001_0116 [SMM Control] (Core::X86::Msr::SMM_CTL)

Reset: 0000 0000 0000 0000h.

The bits in this register are processed in the order of: SmmEnter, SmiCycle, SmmDismiss, RsmCycle and SmmExit. However, only the following combination of bits may be set in a single write (all other combinations result in undefined behavior):

- SmmEnter and SmiCycle.
- SmmEnter and SmmDismiss.
- SmmEnter, SmiCycle and SmmDismiss.
- SmmExit and RsmCycle.

Software is responsible for ensuring that SmmEnter and SmmExit operations are properly matched and are not nested. _lthree[1:0]_core[3:0]_thread[1:0]; MSRC0010116

Bits	Description
63:5	Reserved. Error-on-read, Error-on-write-1. Reset: 000_0000_0000h.
4	RsmCycle: send RSM special cycle. Reset: 0. 1=Send a RSM special cycle.
	AccessType: Core::X86::Msr::HWCR[SmmLock] ? Error-on-read, Error-on-write : Write-only, Error-on-read.
3	SmmExit: exit SMM. Reset: 0. 1=Exit SMM.
	AccessType: Core::X86::Msr::HWCR[SmmLock] ? Error-on-read, Error-on-write : Write-only, Error-on-read.
2	SmiCycle: send SMI special cycle. Reset: 0. 1=Send a SMI special cycle.
	AccessType: Core::X86::Msr::HWCR[SmmLock] ? Error-on-read, Error-on-write : Write-only, Error-on-read.
1	SmmEnter: enter SMM. Reset: 0. 1=Enter SMM.
	AccessType: Core::X86::Msr::HWCR[SmmLock] ? Error-on-read, Error-on-write : Write-only, Error-on-read.
0	SmmDismiss: clear SMI. Reset: 0. 1=Clear the SMI pending flag.
	AccessType: Core::X86::Msr::HWCR[SmmLock] ? Error-on-read, Error-on-write : Write-only, Error-on-read.

MSRC001_0117 [Virtual Machine Host Save Physical Address] (Core::X86::Msr::VM_HSAVE_PA)

Reset: 0000 0000 0000 0000h.		
_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0010117		
Bits	Description	
63:48	Reserved. Read-only, Error-on-write-1. Reset: 0000h.	
47:12	VM_HSAVE_PA: physical address of host save area. Read-write. Reset: 0_0000_0000h. This register contains	
	the physical address of a 4-KB region where VMRUN saves host state and where vm-exit restores host state from.	
	Writing this register causes a #GP if (FFFF_FFFF_Fh >= VM_HSAVE_PA >= FFFD_0000_0h) or if either the	
	TSEG or ASEG regions overlap with the range defined by this register.	
11:0	Reserved. Read-only, Error-on-write-1. Reset: 000h.	

MSRC001_0118 [SVM Lock Key] (Core::X86::Msr::SvmLockKey)

Read-write. Reset: 0000 0000 0000 0000h.			
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0010118		
Bits	Description		
63:0	SvmLockKey: SVM lock key. Read-write. Reset: Fixed,0000_0000_0000h. Writes to this register when		
	(Core::X86::Msr::VM_CR[Lock] == 0) modify SvmLockKey. If ((Core::X86::Msr::VM_CR[Lock] == 1) &&		
	(SvmLockKey!=0) && (The write value == The value stored in SvmLockKey)) for a write to this register then		
	hardware updates Core::X86::Msr::VM CR[Lock]=0.		

MSRC001 011A [Local SMI Status] (Core::X86::Msr::LocalSmiStatus)

MISING	MSKC001_01111 [Local SVII Status] (ColcXooVisiLocalSiniStatus)		
Read-v	Read-write. Reset: 0000_0000_0000_0000h.		
This re	This register returns the same information that is returned in Core::X86::Smm::LocalSmiStatus portion of the SMM save		
state. 7	state. The information in this register is only updated when Core::X86::Msr::SMM_CTL[SmmDismiss] is set by		
softwa	software.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC001011A		
Bits	Description		
63:32	Reserved.		
31:0	LocalSmiStatus. Read-write. Reset: 0000_0000h. See Core::X86::Smm::LocalSmiStatus.		

MSRC001_011B [AVIC Doorbell] (Core::X86::Msr::AvicDoorbell)

Write-	Write-only, Error-on-read. Reset: 0000_0000_0000_0000h.	
The A	The ApicId is a physical APIC Id; not valid for logical APIC ID.	
Enable	Enable: (Core::X86::Cpuid::SvmRevFeatIdEdx[AVIC]==1).	
_lthree[1	:0]_core[3:0]_thread[1:0]; MSRC001011B	
Bits	Description	
63:8	Reserved. Write-only, Error-on-read. Reset: 00_0000_0000h.	
7:0	ApicId: APIC ID [7:0]. Write-only, Error-on-read. Reset: 00h.	

MSRC001 011E [VM Page Flush] (Core::X86::Msr::VMPAGE FLUSH)

Reset:	Reset: XXXX_XXXX_XXXX_XXXXh.		
Writes	Writes to this MSR cause 4KB of encrypted, guest-tagged data to be flushed from caches if present.		
_lthree[1	:0]_core[3:0]	_thread[1:0]; MSRC001011E	
Bits	Descript	ion	
63:12	VirtualA	ddr. Reset: X_XXXX_XXXX_XXXXh. Guest physical address of page to flush.	
	AccessTy	ype: Core::X86::Msr::SYS_CFG[SMEE] ? Write-only,Error-on-read : Error-on-read,Error-on-write.	
11:0	ASID. R	eset: XXXh. ASID to use for flush. Writing reserved values generates #GP.	
	AccessTy	ype: Core::X86::Msr::SYS_CFG[SMEE] ? Write-only,Error-on-read : Error-on-read,Error-on-write.	
	ValidValues:		
	Description		
	00Fh-	Valid ASID	
	000h		
	FFFh-	Reserved.	
	010h		

MSRC001_0130 [Guest Host Communication Block] (Core::X86::Msr::GHCB)

Read-	Read-write. Reset: 0000_0000_0000_0000h.	
If Cor	If Core::X86::Msr::GHCB is accessed in hypervisor mode, #GP is generated.	
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0010130	
Bits	Bits Description	
63:0	GHCBPA . Read-write. Reset: 0000 0000 0000 0000h. Guest physical address of GHCB.	

MSRC001_0131 [SEV Status] (Core::X86::Msr::SEV_Status)

Read,	Read, Error-on-write. Reset: 0000 0000 0000 0000h.		
_lthree[1	1:0]_core[3:0]_thread[1:0]; MSRC0010131		
Bits	Bits Description		
63:2	Reserved.		
1	SevEsEnabled. Read, Error-on-write. Reset: 0. 1=The guest was launched with the Sev-ES feature enabled in		
	VMCB offset 90h.		
0	SevEnabled. Read, Error-on-write. Reset: 0. 1=The guest was launched with SEV feature enabled in VMCB		
	offset 90h.		

MSRC001 0140 [OS Visible Work-around Length] (Core::X86::Msr::OSVW ID Length)

	[
Read-	Read-write. Reset: 0000 0000 0000 0000h.	
_lthree[1	1:0]_core[3:0]_thread[1:0]; MSRC0010140	
Bits	Description	
63:16	Reserved.	
15:0	OSVWIdLength: OS visible work-around ID length. Read-write. Reset: 0000h. See the Revision Guide for the	
	definition of this field; see 1.2 [Reference Documents].	

MSRC001_0141 [OS Visible Work-around Status] (Core::X86::Msr::OSVW_Status)

	Read-write. Reset: 0000 0000 0000 0000h.	
Ī	_lthree[1	:0]_core[3:0]_thread[1:0]; MSRC0010141
	Bits	Description
	63:0	OsvwStatusBits: OS visible work-around status bits. Read-write. Reset: 0000_0000_0000_0000h. See the
		Revision Guide for the definition of this field; see 1.2 [Reference Documents].

MSRC001_020[0...A] [Performance Event Select [5:0]] (Core::X86::Msr::PERF_CTL)

Read-write. Reset: 0000_0000_0000_0000h.
See 2.1.11 [Performance Monitor Counters]. Core::X86::Msr::PERF_LEGACY_CTL is an alias of
MSRC001_020[6,4,2,0].

to zero.

lthree[1	:01_core[3:0]	thread[1:0]_n[5:0]; MSRC001_020[A,8,6,4,2,0]	
	Reserved.		
	HostGuestOnly: count only host/guest events. Read-write. Reset: 0h.		
11.10	ValidValues:		
	Value	Description	
	0h	Count all events, irrespective of guest/host.	
	1h	Count guest events if [SVME] == 1.	
	2h	Count host events if [SVME] == 1.	
	3h	Count all guest and host events if [SVME] == 1.	
39.36	Reserved.		
		ect[11:8]: performance event select. Read-write. Reset: 0h.	
		c counter mask. Read-write. Reset: 00h. Controls the number of events counted per clock cycle.	
31.21	ValidValı		
	Value	Description	
	00h	The corresponding PERF_CTR[5:0] register increments by the number of events occurring in a clock	
		cycle. Maximum number of events in one cycle is 32.	
	7Fh-01h	·	
		occurring in a clock cycle is greater than or equal to the CntMask value. When Inv == 1, the	
		corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock	
		cycle is less than CntMask value.	
	FFh-	Reserved.	
	80h		
23	Inv: inve	rt counter mask. Read-write. Reset: 0. See CntMask.	
22		le performance counter . Read-write. Reset: 0. 1=Performance event counter is enabled.	
21	Reserved.		
20		le APIC interrupt. Read-write. Reset: 0. 1=APIC performance counter LVT interrupt is enabled to	
	•	an interrupt via Core::X86::Apic::PerformanceCounterLvtEntry when the performance counter	
10	overflows		
19	Reserved		
18	Edge: edge detect. Read-write. Reset: 0. 0=Level detect. 1=Edge detect. Read-write. The edge count mode		
	increments the counter when a transition happens on the monitored event. If the event selected is changed without disabling the counter, an extra edge is falsely detected when the first event is a static 0 and the second event is a		
	_	To avoid this false edge detection, disable the counter when changing the event and then enable the	
		ith a second MSR write.	
17:16		Iode: OS and user mode. Read-write. Reset: 0h.	
17.10	ValidValı		
	Value	Description	
	0h	Count no events.	
	1h	Count user events (CPL>0).	
	2h	Count OS events (CPL=0).	
	3h	Count all events, irrespective of the CPL.	
15:8		k: event qualification . Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the	
15.0		cified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise	
	stated, the UnitMask values shown may be combined (logically ORed) to select any desired combination of the		
	sub-events for a given event. In some cases, certain combinations can result in misleading counts, or the		
	UnitMask value is an ordinal rather than a bit mask. These situations are described where applicable, or should be		
	obvious from the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.		
	When sele	ecting an event for which not all UnitMask bits are defined, the undefined UnitMask bits should be set	

7:0 **EventSelect[7:0]: event select.** Read-write. Reset: 00h. EventSelect[11:0] = {EventSelect[11:8], EventSelect[7:0]}. EventSelect specifies the event or event duration in a processor unit to be counted by the corresponding PERF_CTR[5:0] register. The events are specified in 2.1.11.3 [Core Performance Monitor Counters]. Some events are reserved; when a reserved event is selected, the results are undefined.

MSRC001 020[1...B] [Performance Event Counter [5:0]] (Core::X86::Msr::PERF CTR)

Reset:	Reset: 0000_0000_0000_0000h.	
See Co	See Core::X86::Msr::PERF CTL. Core::X86::Msr::PERF LEGACY CTR is an alias of MSRC001 020[7,5,3,1]. Also	
can be	read via x86 instructions RDPMC ECX=[05:00].	
_lthree[1	:0]_core[3:0]_thread[1:0]_n[5:0]; MSRC001_020[B,9,7,5,3,1]	
Bits	Description	
63:48	Reserved. Read-only. Reset: Fixed,0000h.	
47:0	CTR: performance counter value. Read-write, Volatile. Reset: 0000_0000_0000h.	

MSRC001 023[0...A] [L3 Performance Event Select [5:0]] (Core::X86::Msr::ChL3PmcCfg)

		set: 0000 0000 0000 0000h.	
_lthree[1	:0]_n[5:0];	MSRC001_023[A,8,6,4,2,0]	
	Descrip		
63:56	ThreadMask. Read-write. Reset: 00h. Controls which of the 8 threads in the complex are being counted.		
	ValidVa		
	Bit	Description	
	[0]	Core 0 Thread 0 mask.	
	[1]	Core 0 Thread 1 mask.	
	[2]	Core 1 Thread 0 mask.	
	[3]	Core 1 Thread 1mask.	
	[4]	Core 2 Thread 0 mask.	
	[5]	Core 2 Thread 1 mask.	
	[6]	Core 3 Thread 0 mask.	
	[7]	Core 3 Thread 1 mask.	
55:52	Reserve	d.	
51:48	SliceMask. Read-write. Reset: 0h. Controls which L3 slices are counting this event.		
	ValidVa	ilues:	
	Bit	Description	
	[0]	L3 Slice 0 mask.	
	[1]	L3 Slice 1 mask.	
	[2]	L3 Slice 2 mask.	
	[3]	L3 Slice 3 mask.	
47:23	Reserve	d.	
22	Enable:	Enable L3 performance counter. Read-write. Reset: 0. 1=Enable.	
21:16	Reserve	d.	
15:8		sk: event qualification. Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the	
		secified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise	
		he UnitMask values shown may be combined (logically ORed) to select any desired combination of the	
		nts for a given event. In some cases, certain combinations can result in misleading counts, or the	
		sk value is an ordinal rather than a bit mask. These situations are described where applicable, or should be	
		from the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.	
		electing an event for which not all UnitMask bits are defined, the undefined UnitMask bits should be set	
7:0	to zero.	el: event select. Read-write. Reset: 00h.	
7:0	Events	er. event select. Read-write. Reset. UUII.	

MSRC001_023[1...B] [L3 Performance Event Counter [5:0]] (Core::X86::Msr::ChL3Pmc)

Reset:	Reset: 0000_0000_0000_0000h.	
Also c	an be read via x86 instructions RDPMC ECX=[0F:0A].	
_lthree[1	:0]_n[5:0]; MSRC001_023[B,9,7,5,3,1]	
Bits	Description	
63:49	Reserved.	
48	Overflow. Read-write. Reset: 0.	
47:32	CountHi. Read-write, Volatile. Reset: 0000h.	
31:0	CountLo. Read-write, Volatile. Reset: 0000_0000h.	

MSRC001_0299 [RAPL Power Unit] (Core::X86::Msr::RAPL_PWR_UNIT)

		[Rule 1 over chit] (CoreRobHstRule 1 vik_civit)
	ead-only, Volatile. Reset: 0000_0000_000A_1003h.	
_lthree[1	te[1:0]; MSRC0010299	
Bits	Descript	ion
63:20	Reserved	•
19:16	multiplie	e Units in seconds . Read-only, Volatile. Reset: Ah. Time information (in Seconds) is based on the r, 1/2^TU; where TU is an unsigned integer. Default value is 1010b, indicating time unit is in 976 onds increment.
	ValidVal	ues:
	Value	Description
	Fh-0h	1/2^ <value> Seconds</value>
15:13	Reserved	•
12:8		ergy Status Units . Read-only, Volatile. Reset: 10h. Energy information (in Joules) is based on the r, 1/2^ESU; where ESU is an unsigned integer. Default value is 10000b, indicating energy status unit is
		icro-Joules increment.
	ValidVal	ues:
	Value	Description
	1Fh-00h	1/2^ <value> Joules</value>
7:4	Reserved	
3:0	PU: Pow	er Units. Read-only, Volatile. Reset: 3h. Power information (in Watts) is based on the multiplier, 1/
		nere PU is an unsigned integer. Default value is 0011b, indicating power unit is in 1/8 Watts increment.
	ValidVal	
	Value	Description
	Fh-0h	1/2^ <value> Watts</value>

MSRC001_029A [Core Energy Status] (Core::X86::Msr::CORE_ENERGY_STAT)

Read-	only, Volatile. Reset: 0000_0000_0000_0000h.
lthroo[1	:0] core[3:0]; MSRC001029A
_1111166[1	.0]_c0[e[5.0], MSRC001029A
Bits	Description
63:32	Reserved.
31:0	TotalEnergyConsumed. Read-only,Volatile. Reset: 0000 0000h.

MSRC001_029B [Package Energy Status] (Core::X86::Msr::PKG_ENERGY_STAT)

Read-	Read-only, Volatile. Reset: 0000_0000_0000_0000h.		
_lthree[1	:0]; MSRC001029B		
Bits	Description		
63:32	Reserved.		
31:0	TotalEnergyConsumed. Read-only,Volatile. Reset: 0000_0000h.		

2.1.10.4 MSRs - MSRC001_1xxx

See 1.3.3 [Register Mnemonics] for a description of the register naming convention. MSRs are accessed through x86 WRMSR and RDMSR instructions.

MSRC001 1002 [CPUID Features for CPUID Fn00000007 E[A,B]X] (Core::X86::Msr::CPUID 7 Features)

MSRC001_1002 [C1 O1D Features for C1 O1D Filo0000007_E[A,D]A] (CoreAsoMsrC1 O1D_7_Features)	
Read-write.	
Core::X86::Msr::CPUID_7_Features[63:32] provides control over values read from	
Core::X86::Cpuid::StructExtFeatIdEax0; Core::X86::Msr::CPUID_7_Features[31:0] provides control over values read	
from Core::X86::Cpuid::StructExtFeatIdEbx0.	
_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011002	
Bits Description	
63:30 Reserved.	
29 SHA. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[SHA].	
28:24 Reserved.	
23 CLFSHOPT. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[CLFSHOPT].	
22:21 Reserved.	
20 SMAP. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[SMAP].	
19 ADX . Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[ADX].	
18 RDSEED . Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[RDSEED].	
17:9 Reserved.	
8 BMI2 . Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[BMI2].	
7 SMEP. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[SMEP].	
6 Reserved.	
5 AVX2. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[AVX2].	
4 Reserved.	
3 BMI1 . Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[BMI1].	
2:1 Reserved.	
0 FSGSBASE . Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[FSGSBASE].	

MSRC001_1003 [Thermal and Power Management CPUID Features] (Core::X86::Msr::CPUID_PWR_THERM)

Read-	write.
Core::	X86::Msr::CPUID_PWR_THERM provides control over values read from
Core::	X86::Cpuid::ThermalPwrMgmtEcx.
_lthree[1	1:0]_core[3:0]_thread[1:0]; MSRC0011003
Bits	Description
63:1	Reserved.
0	EffFreq. Read-write. Reset: Core::X86::Cpuid::ThermalPwrMgmtEcx[EffFreq].

MSRC001_1004 [CPUID Features for CPUID Fn00000001_E[C,D]X] (Core::X86::Msr::CPUID_Features)

	<u> </u>	
Read-write.		
Core::X86::Msr::CPUID Features[63:32] provides control over values read from Core::X86::Cpuid::FeatureIdEcx;		
Core::	X86::Msr::CPUID_Features[31:0] provides control over values read from Core::X86::Cpuid::FeatureIdEdx.	
_lthree[1	:0]_core[3:0]_thread[1:0]; MSRC0011004	
Bits	Description	
63	Reserved.	
62	RDRAND. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[RDRAND].	
61	F16C. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[F16C].	
60	AVX. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[AVX].	
59	OSXSAVE. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[OSXSAVE]. Modifies	
	Core::X86::Cpuid::FeatureIdEcx[OSXSAVE] only if CR4[OSXSAVE].	

 58 XSAVE. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[XSAVE]. 57 AES. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[AES]. Modifies Core::X86::Cpuid::FeatureIdEcx[AES] only if the reset value is 1. 56 Reserved. 	
Core::X86::Cpuid::FeatureIdEcx[AES] only if the reset value is 1. 56 Reserved.	
56 Reserved.	
55 POPCNT . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[POPCNT].	
54 MOVBE. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[MOVBE].	
53 Reserved.	
52 SSE42. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[SSE42].	
51 SSE41. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[SSE41].	
50 Reserved.	
49 PCID. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[PCID].	
48:46 Reserved.	
45 CMPXCHG16B . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[CMPXCHG16B].	
44 FMA . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[FMA].	
43:42 Reserved.	
41 SSSE3. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[SSSE3].	
40:36 Reserved.	
35 Monitor. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[Monitor]. Modifies	
Core::X86::Cpuid::FeatureIdEcx[Monitor] only if ~Core::X86::Msr::HWCR[MonMwaitDis].	
34 Reserved.	
33 PCLMULQDQ . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[PCLMULQDQ]. Modifies	
Core::X86::Cpuid::FeatureIdEcx[PCLMULQDQ] only if the reset value is 1.	
32 SSE3. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[SSE3].	
31:29 Reserved.	
28 HTT. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[HTT].	
27 Reserved.	
26 SSE2. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[SSE2].	
25 SSE. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[SSE].	
24 FXSR . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[FXSR].	
23 MMX: MMX TM instructions. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MMX].	
22:20 Reserved.	
19 CLFSH. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[CLFSH].	
18 Reserved.	
17 PSE36 . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PSE36].	
16 PAT. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PAT].	
15 CMOV. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[CMOV].	
14 MCA. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MCA].	
13 PGE . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PGE].	
12 MTRR. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MTRR].	
11 SysEnterSysExit . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[SysEnterSysExit].	
10 Reserved.	
9 APIC. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[APIC]. Modifies	
Core::X86::Cpuid::FeatureIdEdx[APIC] only if Core::X86::Msr::APIC_BAR[ApicEn].	
8 CMPXCHG8B. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[CMPXCHG8B].	
7 MCE. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MCE].	
6 PAE. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PAE].	
5 MSR. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MSR].	
4 TSC. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[TSC].	
3 PSE . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PSE].	

2	DE . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[DE].
1	VME. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[VME].
0	FPU. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[FPU].

MSRC001_1005 [CPUID Features for CPUID Fn80000001_E[C,D|X] (Core::X86::Msr::CPUID_ExtFeatures)

	C001_1005 [CPUID Features for CPUID Fn80000001_E[C,D]X] (Core::X86::Msr::CPUID_ExtFeatures)
Read-v	
1	X86::Msr::CPUID_ExtFeatures[63:32] provides control over values read from
	X86::Cpuid::FeatureExtIdEcx; Core::X86::Msr::CPUID_ExtFeatures[31:0] provides control over values read from
	X86::Cpuid::FeatureExtIdEdx.
	0]_core[3:0]_thread[1:0]; MSRC0011005
	Description
	Reserved.
61	MwaitExtended. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[MwaitExtended].
60	PerfCtrExtLLC. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[PerfCtrExtLLC].
59	PerfTsc. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[PerfTsc].
58	DataBreakpointExtension . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension].
57	Reserved.
56	PerfCtrExtDF. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[PerfCtrExtDF].
55	PerfCtrExtCore. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[PerfCtrExtCore].
54	TopologyExtensions . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].
53:50	Reserved.
49	TCE. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[TCE].
48	FMA4. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[FMA4]. Init: 0.
47	LWP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LWP].
46	Reserved.
45	WDT. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[WDT].
44	SKINIT. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SKINIT].
43	XOP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[XOP].
42	IBS. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[IBS]. Init: BIOS,0. To enable the IBS feature, use
	BIOS setup option.
41	OSVW. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[OSVW].
40	ThreeDNowPrefetch. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ThreeDNowPrefetch].
39	MisAlignSse. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse].
38	SSE4A. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SSE4A].
37	ABM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ABM].
36	AltMovCr8. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8].
35	ExtApicSpace. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace].
34	SVM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SVM].
33	CmpLegacy. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy].
32	LahfSahf. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf].
31	ThreeDNow: 3DNow! TM instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow].
30	ThreeDNowExt. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt].
29	LM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[LM].
28	Reserved.
27	RDTSCP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].
26	Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].
25	FFXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FFXSR].
	1 - 1
24	FXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR].
23	MMX: MMX [™] instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX].

22	MmxExt. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MmxExt].
21	Reserved.
20	NX. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[NX].
19:18	Reserved.
17	PSE36. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PSE36].
16	PAT. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PAT].
15	CMOV. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[CMOV].
14	MCA. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MCA].
13	PGE. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PGE].
12	MTRR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MTRR].
11	SysCallSysRet. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[SysCallSysRet].
10	Reserved.
9	APIC. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[APIC].
8	CMPXCHG8B. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[CMPXCHG8B].
7	MCE. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MCE].
6	PAE. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PAE].
5	MSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MSR].
4	TSC. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[TSC].
3	PSE. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PSE].
2	DE . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[DE].
1	VME. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[VME].
0	FPU. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FPU].

MSRC001_1019 [Address Mask For DR1 Breakpoint] (Core::X86::Msr::DR1_ADDR_MASK)

	<u> </u>
Read-	write. Reset: 0000_0000_0000_0000h.
Suppo	ort indicated by Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension].
_lthree[1	1:0]_core[3:0]_thread[1:0]; MSRC0011019
Bits	Description
63:32	Reserved.
31:0	AddrMask: mask for DR linear address data breakpoint DR1. Read-write. Reset: 0000_0000h. 1=Exclude bit
	into address compare. 0=Include bit into address compare. See Core::X86::Msr::DR1_ADDR_MASK.
	AddrMask[11:0] qualifies the DR1 linear address instruction breakpoint, allowing the DR1 instruction breakpoint
	on a range of addresses in memory.

MSRC001 101A [Address Mask For DR2 Breakpoint] (Core::X86::Msr::DR2 ADDR MASK)

MISING	2001_101A [Address Mask For DR2 Breakpoint] (CoreAooMs1DR2_ADDR_MASK)
Read-v	write. Reset: 0000_0000_0000_0000h.
	rt indicated by Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension].
_lthree[1	:0]_core[3:0]_thread[1:0]; MSRC001101A
Bits	Description
63:32	Reserved.
31:0	AddrMask: mask for DR linear address data breakpoint DR2. Read-write. Reset: 0000_0000h. 1=Exclude bit
	into address compare. 0=Include bit into address compare. See Core::X86::Msr::DR0_ADDR_MASK.
	AddrMask[11:0] qualifies the DR2 linear address instruction breakpoint, allowing the DR2 instruction breakpoint
	on a range of addresses in memory.

MSRC001_101B [Address Mask For DR3 Breakpoint] (Core::X86::Msr::DR3_ADDR_MASK)

Read-write. Reset: 0000_0000_0000_0000h.	
Support indicated by Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension].	
_lthree[1:0]_core[3:0]_thread[1:0]; MSRC001101B	
Bits Description	
63:32 Reserved.	

31:0	AddrMask: mask for DR linear address data breakpoint DR3. Read-write. Reset: 0000_0000h. 1=Exclude bit
	into address compare. 0=Include bit into address compare. See Core::X86::Msr::DR0_ADDR_MASK.
	AddrMask[11:0] qualifies the DR3 linear address instruction breakpoint, allowing the DR3 instruction breakpoint
	on a range of addresses in memory.

MSRC001_1023 [Table Walker Configuration] (Core::X86::Msr::TW_CFG)

Read-	Read-write. Reset: 0000_0000_0000_0000h.	
_lthree[1	:0]_core[3:0]; MSRC0011023	
Bits	Description	
63:50	Reserved.	
49	TwCfgCombineCr0Cd: combine CR0_CD for both threads of a core. Read-write. Reset: 0. Init: BIOS,1.	
	1=The host Cr0_Cd values from the two threads are OR'd together and used by both threads.	
48:0	Reserved.	

MSRC001 1027 [Address Mask For DR0 Breakpoints] (Core::X86::Msr::DR0 ADDR MASK)

Read-	write. Reset: 0000_0000_0000_0000h.
Suppo	rt for DR0[31:12] is indicated by Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension]. See
	X86::Msr::DR1_ADDR_MASK.
_lthree[1	:0]_core[3:0]_thread[1:0]; MSRC0011027
Bits	Description
63:32	Reserved.
31:0	DR0: mask for DR0 linear address data breakpoint. Read-write. Reset: 0000_0000h. 1=Exclude bit into
	address compare. 0=Include bit into address compare. See Core::X86::Msr::DR1_ADDR_MASK. This field
	qualifies the DR0 linear address data breakpoint, allowing the DR0 data breakpoint on a range of addresses in
	memory. AddrMask[11:0] qualifies the DR0 linear address instruction breakpoint, allowing the DR0 instruction
	breakpoint on a range of addresses in memory. DR0[31:12] is only valid for data breakpoints. The legacy DR0
	breakpoint function is provided by $DR0[31:0] == 0000_0000h$). The mask bits are active high. DR0 is always
	used, and it can be used in conjunction with any debug function that uses DR0.

MSRC001_1030 [IBS Fetch Control] (Core::X86::Msr::IBS_FETCH_CTL)

Reset: 0000 0000 0000 0000h.

See 2.1.12 [Instruction Based Sampling (IBS)].

The IBS fetch sampling engine is described as follows:

- The periodic fetch counter is an internal 20-bit counter:
 - The periodic fetch counter [19:4] is set to IbsFetchCnt[19:4] and the periodic fetch counter [3:0] is set according to IbsRandEn when IbsFetchEn is changed from 0 to 1.
 - It increments for every fetch cycle that completes when IbsFetchEn == 1 and IbsFetchVal == 0.
 - The periodic fetch counter is undefined when IbsFetchEn == 0 or IbsFetchVal == 1.
 - When IbsFetchCnt[19:4] is read it returns the current value of the periodic fetch counter [19:4].
 - When the periodic fetch counter reaches {IbsFetchMaxCnt[19:4],0h} and the selected instruction fetch completes or is aborted:
 - IbsFetchVal is set to 1.
 - Drivers can't assume that IbsFetchCnt[19:4] is 0 when IbsFetchVal == 1.
 - The status of the operation is written to the IBS fetch registers (this register, Core::X86::Msr::IBS FETCH LINADDR and Core::X86::Msr::IBS FETCH PHYSADDR).
 - An interrupt is generated as specified by Core::X86::Msr::IBS_CTL. The interrupt service routine associated with this interrupt is responsible for saving the performance information stored in IBS execution registers.

_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011030		
В	its	Description
63	:59	Reserved.
5	58	IbsFetchL2Miss: L2 cache miss for the sampled fetch. Read-only, Volatile. Reset: 0. 1=The instruction fetch
		missed in the L2 Cache. Qualified by (IbsFetchComp == 1).
5	57	IbsRandEn: random instruction fetch tagging enable. Read-write. Reset: 0. 0=Bits[3:0] of the fetch counter

	are set to 0h when IbsFetchEn is set to start the fetch counter. 1=Bits[3:0] of the fetch counter are randomized when IbsFetchEn is set to start the fetch counter.		
56	IbsL2TlbMiss : instruction cache L2TLB miss . Read-only, Volatile. Reset: 0. 1=The instruction fetch missed in the L2 TLB.		
55	IbsL1TlbMiss : instruction cache L1TLB miss . Read-only, Volatile. Reset: 0. 1=The instruction fetch missed in the L1 TLB.		
54:53	IbsL1TlbPgSz : instruction cache L1TLB page size . Read-only, Volatile. Reset: 0h. Indicates the page size of the translation in the L1 TLB. This field is only valid if IbsPhyAddrValid == 1.		
	ValidValues:		
	Value Description		
	0h 4 KB		
	1h 2 MB		
	2h 1 GB		
	3h Reserved		
52	IbsPhyAddrValid : instruction fetch physical address valid . Read-only, Volatile. Reset: 0. 1=The physical address in Core::X86::Msr::IBS_FETCH_PHYSADDR and the IbsL1TlbPgSz field are valid for the instruction		
	fetch.		
51	IbsIcMiss : instruction cache miss . Read-only, Volatile. Reset: 0. 1=The instruction fetch missed in the		
7.0	instruction cache.		
50	IbsFetchComp : instruction fetch complete . Read-only, Volatile. Reset: 0. 1=The instruction fetch completed and the data is available for use by the instruction decoder.		
49	IbsFetchVal : instruction fetch valid . Read-only, Volatile. Reset: 0. 1=New instruction fetch data available. When this bit is set, the fetch counter stops counting and an interrupt is generated as specified by		
	Core::X86::Msr::IBS CTL. This bit must be cleared for the fetch counter to start counting. When clearing this bit,		
	software can write 0000h to IbsFetchCnt[19:4] to start the fetch counter at IbsFetchMaxCnt[19:4].		
48	IbsFetchEn : instruction fetch enable . Read-write. Reset: 0. 1=Instruction fetch sampling is enabled.		
47:32	IbsFetchLat: instruction fetch latency. Read-only, Volatile. Reset: 0000h. Indicates the number of clock cycles		
	from when the instruction fetch was initiated to when the data was delivered to the core. If the instruction fetch is		
	abandoned before the fetch completes, this field returns the number of clock cycles from when the instruction		
	fetch was initiated to when the fetch was abandoned.		
31:16	IbsFetchCnt[19:4] . Read-write, Volatile. Reset: 0000h. Provides read/write access to bits[19:4] of the periodic fetch counter. Programming this field to a value greater than or equal to IbsFetchMaxCnt[19:4] results in		
	undefined behavior.		
15:0	IbsFetchMaxCnt[19:4] . Read-write. Reset: 0000h. Specifies bits[19:4] of the maximum count value of the		
	periodic fetch counter. Programming this field to 0000h and setting IbsFetchEn results in undefined behavior. Bits[3:0] of the maximum count are always 0000b.		

MSRC001_1031 [IBS Fetch Linear Address] (Core::X86::Msr::IBS_FETCH_LINADDR)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
Reset: 0000_0000_0000_0000h.		
_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011031		
Bits	Description	
63:0	IbsFetchLinAd : instruction fetch linear address. Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
	Provides the linear address in canonical form for the tagged instruction fetch.	

MSRC001_1032 [IBS Fetch Physical Address] (Core::X86::Msr::IBS_FETCH_PHYSADDR)

Reset:	Reset: 0000_0000_0000_0000h.		
Ithree[1:0] core[3:0] thread[1:0]; MSRC0011032			
Bits	Description		
63:48	Reserved. Read-only. Reset: Fixed,0000h.		
47:0	IbsFetchPhysAd: instruction fetch physical address. Read-write, Volatile. Reset: 0000 0000 0000h. Provides		

the physical address for the tagged instruction fetch. The lower 12 bits are not modified by address translation, so they are always the same as the linear address. This field contains valid data only if Core::X86::Msr::IBS FETCH CTL[IbsPhyAddrValid] is asserted.

MSRC001 1033 [IBS Execution Control] (Core::X86::Msr::IBS OP CTL)

Reset: 0000 0000 0000 0000h.

See 2.1.12 [Instruction Based Sampling (IBS)].

The IBS execution sampling engine is described as follows for IbsOpCntCtl == 1. If IbsOpCntCtl == 1n then references to "periodic op counter" mean "periodic cycle counter".

- The periodic op counter is an internal 27-bit counter:
 - It is set to IbsOpCurCnt[26:0] when IbsOpEn is changed from 0 to 1.
 - It increments every dispatched op when IbsOpEn == 1 and IbsOpVal == 0.
 - The periodic op counter is undefined when IbsOpEn == 0 or IbsOpVal == 1.
 - When IbsOpCurCnt[26:0] is read then it returns the current value of the periodic micro-op counter [26:0].
- When the periodic micro-op counter reaches IbsOpMaxCnt:
 - The next dispatched micro-op is tagged if IbsOpCntCtl == 1. A valid op in the next dispatched line is tagged if IbsOpCntCtl == 0. See IbsOpCntCtl.
 - The periodic micro-op counter [26:7]=0; [6:0] is randomized by hardware.
- The periodic micro-op counter is not modified when a tagged micro-op is flushed.
- When a tagged micro-op is retired:
 - IbsOpVal is set to 1.
 - Drivers can't assume that IbsOpCurCnt is 0 when IbsOpVal == 1.
- The status of the operation is written to the IBS execution registers (this register, Core::X86::Msr::IBS_OP_RIP, Core::X86::Msr::IBS_OP_DATA, Core::X86::Msr::IBS_OP_DATA2, Core::X86::Msr::IBS_OP_DATA3, Core::X86::Msr::IBS_DC_LINADDR and Core::X86::Msr::IBS_DC_PHYSADDR).
- An interrupt is generated as specified by Core::X86::Msr::IBS_CTL. The interrupt service routine associated with this interrupt is responsible for saving the performance information stored in IBS execution registers.

	with this interrupt is responsible for saving the performance information stored in IBS execution registers.			
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011033			
Bits	Descripti	on		
63:59	Reserved			
58:32		rCnt[26:0]: periodic op counter current count. Read-write, Volatile. Reset: 000_0000h. Returns the alue of the periodic op counter.		
31:27	Reserved			
26:20	IbsOpMa	axCnt[26:20]: periodic op counter maximum count. Read-write. Reset: 00h. See IbsOpMaxCnt[19:4].		
19	IbsOpCntCtl : periodic op counter count control . Read-write. Reset: 0. 0=Count clock cycles; a 1-of-4 round-robin counter selects an op in the next dispatch line; if the op pointed to by the round-robin counter is invalid, then the next younger valid op is selected. 1=Count dispatched Micro-Ops; when a roll-over occurs, the counter is preloaded with a pseudorandom 7 bit value between 1 and 127.			
18	IbsOpVal : micro-op sample valid. Read-write, Volatile. Reset: 0. 1=New instruction execution data available;			
	the periodic op counter is disabled from counting. An interrupt may be generated when this bit is set as specified by Core::X86::Msr::IBS_CTL[LvtOffset].			
17	IbsOpEn : micro-op sampling enable. Read-write. Reset: 0. 1=Instruction execution sampling enabled.			
16	Reserved.			
15:0	IbsOpMaxCnt[19:4] : periodic op counter maximum count. Read-write. Reset: 0000h. IbsOpMaxCnt[26:0] =			
	{IbsOpMaxCnt[26:20], IbsOpMaxCnt[19:4], 0000b}. Specifies maximum count value of the periodic op counter.			
	Bits [3:0] of the maximum count are always 0000b.			
	ValidValues:			
	Value	Description		
	0008h-	Reserved.		
	0000h			
	FFFFh-	<value> *16 Ops.</value>		

	0009h		1
--	-------	--	---

MSRC001_1034 [IBS Op Logical Address] (Core::X86::Msr::IBS_OP_RIP)

Read-write, Volatile. Reset: 0000_0000_00000_0000h.			
_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011034			
Bits	Description		
63:0	IbsOpRip : micro-op linear address. Read-write, Volatile. Reset: 0000_0000_0000_0000h. Linear address in		
	canonical form for the instruction that contains the tagged micro-op.		

MSRC001 1035 [IBS Op Data] (Core::X86::Msr::IBS OP DATA)

MOIN	Luul_1035 [IBS Op Data] (Core::Aou::Msr::IBS_Or_DATA)
	write, Volatile. Reset: 0000_0000_0000_0000h.
_lthree[1	:0]_core[3:0]_thread[1:0]; MSRC0011035
Bits	Description
63:41	Reserved.
40	IbsOpMicrocode . Read-write, Volatile. Reset: 0. 1=Tagged operation from microcode.
39	IbsOpBrnFuse : fused branch micro-op . Read-write, Volatile. Reset: 0. 1=Tagged operation was a fused branch
	micro-op. Support indicated by Core::X86::Cpuid::IbsIdEax[OpBrnFuse].
38	IbsRipInvalid: RIP is invalid. Read-write, Volatile. Reset: 0. 1=Tagged operation RIP is invalid. Support
	indicated by Core::X86::Cpuid::IbsIdEax[RipInvalidChk].
37	IbsOpBrnRet : branch micro-op retired . Read-write, Volatile. Reset: 0. 1=Tagged operation was a branch micro-
	op that retired.
36	IbsOpBrnMisp : mispredicted branch micro-op. Read-write, Volatile. Reset: 0. 1=Tagged operation was a
	branch micro-op that was mispredicted. Qualified by IbsOpBrnRet == 1.
35	IbsOpBrnTaken : taken branch micro-op. Read-write, Volatile. Reset: 0. 1=Tagged operation was a branch
	micro-op that was taken. Qualified by IbsOpBrnRet == 1.
34	IbsOpReturn : return micro-op . Read-write, Volatile. Reset: 0. 1=Tagged operation was return micro-op.
	Qualified by (IbsOpBrnRet == 1).
33:32	Reserved.
31:16	IbsTagToRetCtr : micro-op tag to retire count. Read-write, Volatile. Reset: 0000h. This field returns the number
	of cycles from when the micro-op was tagged to when the micro-op was retired. This field is equal to
	IbsCompToRetCtr when the tagged micro-op is a NOP.
15:0	IbsCompToRetCtr : micro-op completion to retire count. Read-write, Volatile. Reset: 0000h. This field returns
	the number of cycles from when the micro-op was completed to when the micro-op was retired.

MSRC001_1036 [IBS Op Data 2] (Core::X86::Msr::IBS_OP_DATA2)

	ob [IBS Op Data 2] (CoreAsovisiIBS_O1_DATA2)		
Reset: 0000_0000_0000_0000h.			
Data is only valid for load operations that miss both the L1 data cache and the L2 cache. If a load operation crosses a			
cache line boundary, the data returned in this register is the data for the access to the lower cache line.			
:0]_core[3:0]_thread[1:0]; MSRC0011036		
Descript	tion		
Reserved.			
CacheHitSt: IBS cache hit state. Read-write, Volatile. Reset: 0. 0=M State. 1=O State. Valid when the data			
source type is Cache(2h).			
RmtNode: IBS request destination node. Read-write, Volatile. Reset: 0. 0=The request is serviced by the NB in			
the same node as the core. 1=The request is serviced by the NB in a different node than the core. Valid when			
NbIbsReqSrc is non-zero.			
Reserved.			
DataSrc	: northbridge IBS request data source. Read-write. Reset: 0h.		
ValidValues:			
Value	Description		
0h	No valid status.		
	0000_00 s only val line boun :0]_core[3:0 Descript Reserved CacheH source ty RmtNoo the same NbIbsRe Reserved DataSre ValidVa		

	1h	Reserved.
	2h	Cache: data returned from another cores cache.
	3h	DRAM: data returned from DRAM.
	4h	Reserved for remote cache.
	6h-5h	Reserved.
	7h	Other: data returned from MMIO/Config/PCI/APIC.

MSRC	C001_103	7 [IBS Op Data 3] (Core::X86::Msr::IBS_OP_DATA3)	
Read-v	write,Volat	ile. Reset: 0000 0000 0000 0000h.	
If a loa	oad or store operation crosses a 256-bit boundary, the data returned in this register is the data for the access to the		
data be	below the 256-bit boundary.		
		thread[1:0]; MSRC0011037	
	Descripti		
		FillLat : L1 DTLB refill latency . Read-write, Volatile. Reset: 0000h. The number of cycles from when a refill is triggered by a tagged op to when the L1 DTLB fill has been completed.	
		ssLat: data cache miss latency. Read-write, Volatile. Reset: 0000h. Indicates the number of clock cycles	
', ', '		n a miss is detected in the data cache to when the data was delivered to the core. The value returned by	
		er is not valid for data cache writes or prefetch instructions.	
31:26		MissOpenMemReqs: outstanding memory requests on DC fill. Read-write, Volatile. Reset: 00h. The	
		f allocated, valid DC MABs when the MAB corresponding to a tagged DC miss op is deallocated.	
	Includes t	he MAB allocated by the sampled op. 00000b=No information provided.	
25:22	IbsOpMe	emWidth: load/store size in bytes. Read-write, Volatile. Reset: 0h. Report the number of bytes the load	
		attempting to access.	
	ValidValu	les:	
	Value	Description	
	0h	No information provided.	
	1h	Byte.	
	2h	Word.	
	3h	DW.	
	4h	QW.	
	5h	OW.	
	Fh-6h	Reserved.	
21	IbsSwPf:	software prefetch. Read-write, Volatile. Reset: 0. 1=The op is a software prefetch.	
20		ss: L2 cache miss for the sampled operation. Read-write, Volatile. Reset: 0. 1=The operation missed in	
		gardless of whether the op initiated the request to the L2.	
19	IbsDcL2	FlbHit1G: data cache L2TLB hit in 1G page. Read-write, Volatile. Reset: 0. 1=The physical address	
	for the tag	gged load or store operation was present in a 1G page table entry in the data cache L2TLB.	
18		yAddrValid: data cache physical address valid. Read-write, Volatile. Reset: 0. 1=The physical address	
	in Core::X	K86::Msr::IBS_DC_PHYSADDR is valid for the load or store operation.	
17		AddrValid: data cache linear address valid. Read-write, Volatile. Reset: 0. 1=The linear address in	
		6::Msr::IBS_DC_LINADDR is valid for the load or store operation.	
16		oMabAlloc: DC miss with no MAB allocated. Read-write, Volatile. Reset: 0. 1=The tagged load or	
		ration hit on an already allocated MAB.	
15		ckedOp : locked operation . Read-write, Volatile. Reset: 0. 1=Tagged load or store operation is a locked	
	operation		
14		MemAcc: UC memory access. Read-write, Volatile. Reset: 0. 1=Tagged load or store operation accessed	
12		ble memory.	
13		MemAcc: WC memory access. Read-write, Volatile. Reset: 0. 1=Tagged load or store operation	
12.0		write combining memory.	
12:9	Reserved.		

8	IbsDcMisAcc : misaligned access . Read-write, Volatile. Reset: 0. 1=The tagged load or store operation crosses a
	256 bit address boundary.
7	IbsDcMiss : data cache miss. Read-write, Volatile. Reset: 0. 1=The cache line used by the tagged load or store
	was not present in the data cache.
6	IbsDcL2tlbHit2M: data cache L2TLB hit in 2M page. Read-write, Volatile. Reset: 0. 1=The physical address
	for the tagged load or store operation was present in a 2M page table entry in the data cache L2TLB.
5	IbsDcL1TlbHit1G: data cache L1TLB hit in 1G page. Read-write, Volatile. Reset: 0. 1=The physical address
	for the tagged load or store operation was present in a 1G page table entry in the data cache L1TLB.
4	IbsDcL1TlbHit2M: data cache L1TLB hit in 2M page. Read-write, Volatile. Reset: 0. 1=The physical address
	for the tagged load or store operation was present in a 2M page table entry in the data cache L1TLB.
3	IbsDcL2TlbMiss : data cache L2TLB miss. Read-write, Volatile. Reset: 0. 1=The physical address for the tagged
	load or store operation was not present in the data cache L2TLB.
2	IbsDcL1tlbMiss : data cache L1TLB miss. Read-write, Volatile. Reset: 0. 1=The physical address for the tagged
	load or store operation was not present in the data cache L1TLB.
1	IbsStOp : store op . Read-write, Volatile. Reset: 0. 1=Tagged operation is a store operation.
0	IbsLdOp : load op . Read-write, Volatile. Reset: 0. 1=Tagged operation is a load operation.

MSRC001_1038 [IBS DC Linear Address] (Core::X86::Msr::IBS_DC_LINADDR)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011038		
Bits	Description	
63:0	IbsDcLinAd . Read-write, Volatile. Reset: 0000_0000_00000_0000h. Provides the linear address in canonical form	
	for the tagged load or store operation. This field contains valid data only if	
	Core::X86::Msr::IBS_OP_DATA3[IbsDcLinAddrValid] is asserted.	

MSRC001_1039 [IBS DC Physical Address] (Core::X86::Msr::IBS_DC_PHYSADDR)

Read-v	Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011039	
Bits	Bits Description	
63:48	Reserved.	
47:0	:0 IbsDcPhysAd : load or store physical address . Read-write, Volatile. Reset: 0000 0000 0000h. Provides the	
	physical address for the tagged load or store operation. The lower 12 bits are not modified by address translation,	
	so they are always the same as the linear address. This field contains valid data only if	
	Core::X86::Msr::IBS_OP_DATA3[IbsDcPhyAddrValid] is asserted.	

MSRC001_103A [IBS Control] (Core::X86::Msr::IBS_CTL)

Read,Error-on-write. Reset: 0000_0000_0000_0X0Xh.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC001103A	
Bits	Description	
63:9	Reserved.	
8	8 LvtOffsetVal: local vector table offset valid. Read, Error-on-write. Reset: X.	
7:4	Reserved.	
3:0	LvtOffset: local vector table offset. Read,Error-on-write. Reset: Xh.	

MSRC001_103B [IBS Branch Target Address] (Core::X86::Msr::BP_IBSTGT_RIP)

I	Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
5	Support for this register indicated by Core::X86::Cpuid::IbsIdEax[BrnTrgt].	
	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC001103B	
	Bits Description	
	63:0 IbsBrTarget . Read-write, Volatile. Reset: 0000 0000 0000h. The logical address in canonical form for the	
		branch target. Contains a valid target if non-0. Qualified by Core::X86::Msr::IBS_OP_DATA[IbsOpBrnRet] == 1.

MSRC001 103C [IBS Fetch Control Extended] (Core::X86::Msr::IC IBS EXTD CTL)

Read-	Read-only, Volatile. Reset: 0000_0000_0000_0000h.	
Suppo	Support for this register indicated by Core::X86::Cpuid::IbsIdEax[IbsFetchCtlExtd].	
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]; MSRC001103C	
Bits	Bits Description	
63:16	Reserved.	
15:0	15:0 IbsItlbRefillLat : ITLB Refill Latency for the sampled fetch, if there is a reload . Read-only, Volatile. Reset:	
	0000h. The number of cycles when the fetch engine is stalled for an ITLB reload for the sampled fetch. If there is	
	no reload, the latency is 0.	

2.1.11 Performance Monitor Counters

When selecting an event for which not all UnitMask bits are defined, the undefined UnitMask bits should be set to zero.

2.1.11.1 RDPMC Assignments

There are six core performance events counters per thread, six performance events counters per L3 complex and four Data Fabric performance events counters mapped to the RDPMC instruction as follows:

- The RDPMC[5:0] instruction accesses core events. See 2.1.11.3 [Core Performance Monitor Counters].
- The RDPMC[F:A] instruction accesses L3 cache events. See 2.1.11.4 [L3 Cache Performance Monitor Counters].

2.1.11.2 Large Increment per Cycle Events

The maximum increment for a regular performance event is 15 (i.e., a 4-bit event). However some event types can have a large increment every cycle (example: Core::X86::Pmc::Core::FpRetSseAvxOps).

An option is provided for merging a pair of even/odd performance monitors to acquire an accurate count. The even performance monitor is programmed with the desired event (example: Core::X86::Pmc::Core::FpRetSseAvxOps). The odd performance monitor is programmed with the event Core::X86::Pmc::Core::Merge with the enable bit (En) turned on and with the remaining bits off. The performance monitor combines the count value to an 8-bit increment event and extends the counter to a 64-bit counter.

Software wanting to preload a value to a merged counter pair writes the high-order 16-bit value to the low-order 16 bits of the odd counter and then writes the low-order 48-bit value to the even counter. Reading the even counter of the merged counter pair returns the full 64-bit value.

If an even performance monitor is programmed with the event Core::X86::Pmc::Core::Merge the read results are undetermined. If an even performance monitor is programmed with a non-merge-able event (i.e., less then 5-bit event) while the corresponding odd performance monitor is programmed as Merge, the read results are undetermined. When discontinuing use of a merged counter pair, clear the Merge event from the odd performance monitor.

PMCxFFF [Merge] (Core::X86::Pmc::Core::Merge)

See 2.1.11.2 [Large Increment per Cycle Events].		
PMCxFl	PMCxFFF	
Bits	Description	

2.1.11.3 Core Performance Monitor Counters

This section provides the core performance counter events that may be selected through

Core::X86::Msr::PERF_CTL[EventSelect[11:8],EventSelect[7:0],UnitMask]. See Core::X86::Msr::PERF_CTR. See Core::X86::Msr::PERF_LEGACY_CTL and Core::X86::Msr::PERF_LEGACY_CTR.

2.1.11.3.1 Floating Point (FP) Events

PMCx000 [FPU Pipe Assignment] (Core::X86::Pmc::Core::FpuPipeAssignment)

Read-only. Reset: 00h.

The number of operations (uOps) and dual-pipeuOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMXTM, and SSE instructions, including moves. Each increment represents a one-cycle dispatch event. This event is a speculative event. (See Core::X86::Pmc::Core::ExRetMmxFpInstr). Since this event includes non-numeric operations it is not suitable for measuring MFLOPS.

DIM	Ω	
PIVIC	XUUU	

Bits	Description	
7	Dual3 : Total number multi-pipe uOps assigned to Pipe 3. Read-only. Reset: 0.	
6	Dual2: Total number multi-pipe uOps assigned to Pipe 2. Read-only. Reset: 0.	
5	Dual1: Total number multi-pipe uOps assigned to Pipe 1. Read-only. Reset: 0.	
4	Dual0: Total number multi-pipe uOps assigned to Pipe 0. Read-only. Reset: 0.	
3	Total3: Total number uOps assigned to Pipe 3. Read-only. Reset: 0.	
2	Total2: Total number uOps assigned to Pipe 2. Read-only. Reset: 0.	
1	Total1: Total number uOps assigned to Pipe 1. Read-only. Reset: 0.	
0	Total0: Total number uOps assigned to Pipe 0. Read-only. Reset: 0.	

PMCx001 [FP Scheduler Empty] (Core::X86::Pmc::Core::FpSchedEmpty)

This is a speculative event. The number of cycles in which the FPU scheduler is empty. Note that some Ops like FP loads bypass the scheduler. Invert this (Core::X86::Msr::PERF_CTL[Inv] == 1) to count cycles in which at least one FPU operation is present in the FPU.

PMCx001

Bits	Description
7:0	Reserved.

PMCx002 [Retired x87 Floating Point Operations] (Core::X86::Pmc::Core::FpRetx87FpOps)

Read-	Read-write. Reset: 00h.	
The ni	The number of x87 floating-point Ops that have retired. The number of events logged per cycle can vary from 0 to 8.	
PMCx00	PMCx002	
Bits	Bits Description	
7:3	Reserved.	
2	2 DivSqrROps: Divide and square root Ops. Read-write. Reset: 0.	
1	MulOps: Multiply Ops. Read-write. Reset: 0.	
0	AddSubOps: Add/subtract Ops. Read-write. Reset: 0.	

PMCx003 [Retired SSE/AVX Operations] (Core::X86::Pmc::Core::FpRetSseAvxOps)

Read-write. Reset: 00h.		
This is	This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary	
from 0	from 0 to 64. This event can count above 15. See 2.1.11.2 [Large Increment per Cycle Events].	
PMCx00	3	
Bits	Description	
7	DpMultAddFlops : Double precision multiply-add FLOPS . Read-write. Reset: 0. Multiply-add counts as 2	
	FLOPS.	
6	DpDivFlops : Double precision divide/square root FLOPS . Read-write. Reset: 0.	
5	5 DpMultFlops: Double precision multiply FLOPS . Read-write. Reset: 0.	

4	DpAddSubFlops: Double precision add/subtract FLOPS. Read-write. Reset: 0.
3	SpMultAddFlops: Single precision multiply-add FLOPS. Read-write. Reset: 0. Multiply-add counts as 2
	FLOPS.
2	SpDivFlops: Single-precision divide/square root FLOPS. Read-write. Reset: 0.
1	SpMultFlops: Single-precision multiply FLOPS. Read-write. Reset: 0.
0	SpAddSubFlops: Single-precision add/subtract FLOPS. Read-write. Reset: 0.

PMCx004 [Number of Move Elimination and Scalar Op Optimization] (Core::X86::Pmc::Core::FpNumMovElimScalOp)

Read-write. Reset: 00h.		
This is	This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and	
Scalar	Scalar code optimization schemes.	
PMCx00	PMCx004	
Bits	Description	
7:4	Reserved.	
3	3 Optimized: Number of Scalar Ops optimized. Read-write. Reset: 0.	
2	OptPotential: Number of Ops that are candidates for optimization (have Z-bit either set or pass). Read-	
	write. Reset: 0.	
1	SseMovOpsElim: Number of SSE Move Ops eliminated. Read-write. Reset: 0.	
0	SseMovOps: Number of SSE Move Ops. Read-write. Reset: 0.	

PMCx005 [Retired Serializing Ops] (Core::X86::Pmc::Core::FpRetiredSerOps)

Read-write. Reset: 00h.		
The number of serializing Ops retired.		
PMCx00	PMCx005	
Bits	Description	
7:4	Reserved.	
3	X87CtrlRet: x87 control word mispredict traps due to mispredictions in RC or PC, or changes in mask bits.	
	Read-write. Reset: 0.	
2	X87BotRet: x87 bottom-executing uOps retired. Read-write. Reset: 0.	
1	SseCtrlRet: SSE control word mispredict traps due to mispredictions in RC, FTZ or DAZ, or changes in	
	mask bits. Read-write. Reset: 0.	
0	SseBotRet: SSE bottom-executing uOps retired. Read-write. Reset: 0.	

2.1.11.3.2 LS Events

PMCx024 [Bad Status 2] (Core::X86::Pmc::Core::LsBadStatus2)

Read-write. Reset: 00h.		
Store '	Store To Load Interlock (STLI) are loads that were unable to complete because of a possible match with an older store,	
and th	and the older store could not do STLF for some reason. There are a number of reasons why this occurs, and this perfmon	
organi	organizes them into three major groups.	
PMCx02	PMCx024	
Bits	Description	
7:3	Reserved.	
2	StlfNoData . Read-write. Reset: 0. The load is capable of forwarding from an older store (i.e. the address	
	match/overlap between the load and the older store) was good and everything works from an address perspective,	
	but the store's data has not been produced by EX or FP yet so it can't be forwarded.	
1	StliOther . Read-write. Reset: 0. All the other reasons. The most common among these is that there is only a	
	partial overlap between the store and the load, for example there's an 8B store to address A and a 16B load	
	starting at address A. STLF can't be performed in this case because only some of the load's data is coming from	

the store, so the load gets StliOther. Another StliOther case is if the load hits a non-cacheable store that's sitting in
the non-cacheable buffers (WCBs).

StliNoState. Read-write. Reset: 0. The STLF is validated using DC way instead of an address compare. The store that wants to STLF is required to be a DC hit and have a valid DC way. The STLF candidate store is chosen based on address bits 11:0 overlap, and the DC way of that store is compared to the way of the load. If the store is in a DC miss state, then it doesn't have a valid DC way and so cannot validate STLF. The load gets StliNoState and can't complete.

PMCx025 [Locks] (Core::X86::Pmc::Core::LsLocks)

Read-write. Reset: 00h.		
Unit Masks ORed.		
PMCx02	PMCx025	
Bits	Description	
7:4	Reserved.	
3	SpecLockMapCommit. Read-write. Reset: 0.	
2	SpecLock. Read-write. Reset: 0.	
1	NonSpecLock. Read-write. Reset: 0.	
0	BusLock. Read-write. Reset: 0.	

PMCx026 [Retired CLFLUSH Instructions] (Core::X86::Pmc::Core::LsRetClClush)

The ni	The number of retired CLFLUSH instructions. This is a non-speculative event.	
PMCx026		
Bits	Description	
7:0	Reserved.	

PMCx027 [Retired CPUID Instructions] (Core::X86::Pmc::Core::LsRetCpuid)

The number of CPUID instructions retired.		
PMCx02	PMCx027	
Bits	Description	
7:0	Reserved.	

PMCx029 [LS Dispatch] (Core::X86::Pmc::Core::LsDispatch)

Read-	Read-write. Reset: 00h.	
Counts the number of operations dispatched to the LS unit. Unit Masks ADDed.		
PMCx02	PMCx029	
Bits	Description	
7:3	Reserved.	
2	LdStDispatch: Load-op-Stores. Read-write. Reset: 0.	
1	StoreDispatch. Read-write. Reset: 0.	
0	LdDispatch. Read-write. Reset: 0.	

PMCx02B [SMIs Received] (Core::X86::Pmc::Core::LsSmiRx)

Count	Counts the number of SMIs received.	
PMCx02	PMCx02B	
Bits	Description	
7:0	Reserved.	

PMCx035 [Store to Load Forward] (Core::X86::Pmc::Core::LsSTLF)

Number of STLF hits.		
	PMCx035	
Bits	Description	

PMCx037 [Store Commit Cancels 2] (Core::X86::Pmc::Core::LsStCommitCancel2)

Read-write. Reset: 00h.		
PMCx037		
Bits	Description	
7:1	1 Reserved.	
0	StCommitCancelWcbFull. Read-write. Reset: 0. A non-cacheable store and the non-cacheable commit buffer is	
	full.	

PMCx040 [Data Cache Accesses] (Core::X86::Pmc::Core::LsDcAccesses)

The number of accesses to the data cache for load and store references. This may include certain microcode scratchpad accesses, although these are generally rare. Each increment represents an eight-byte access, although the instruction may only be accessing a portion of that. This event is a speculative event.

PMCx040

Bits	Description
7:0	Reserved.

PMCx043 [Data Cache Refills from System] (Core::X86::Pmc::Core::LsRefillsFromSys)

TIVIC	Thread+5 [Data Cache Reims from System] (Corexvvi mecoreEstems: romsys)	
Read-write. Reset: 00h.		
Demand Data Cache Fills by Data Source.		
PMCx04	PMCx043	
Bits	Description	
7	Reserved.	
6	LS_MABRESP_RMT_DRAM. Read-write. Reset: 0. DRAM or IO from different die.	
5	Reserved.	
4	4 LS_MABRESP_RMT_CACHE. Read-write. Reset: 0. Hit in cache; Remote CCX and the address's Home Node	
	is on a different die.	
3	LS_MABRESP_LCL_DRAM. Read-write. Reset: 0. DRAM or IO from this thread's die.	
2	Reserved.	
1	LS_MABRESP_LCL_CACHE. Read-write. Reset: 0. Hit in cache; local CCX (not Local L2), or Remote CCX	
	and the address's Home Node is on this thread's die.	
0	MABRESP LCL L2. Read-write. Reset: 0. Local L2 hit.	

PMCx045 [L1 DTLB Miss] (Core::X86::Pmc::Core::LsL1DTlbMiss)

Read-write. Reset: 00h.		
PMCx04	PMCx045	
Bits	Description	
7	TlbReload1GL2Miss. Read-write. Reset: 0.	
6	TlbReload2ML2Miss. Read-write. Reset: 0.	
5	TlbReload32KL2Miss. Read-write. Reset: 0.	
4	TlbReload4KL2Miss. Read-write. Reset: 0.	
3	TlbReload1GL2Hit. Read-write. Reset: 0.	
2	TlbReload2ML2Hit. Read-write. Reset: 0.	
1	TlbReload32KL2Hit. Read-write. Reset: 0.	
0	TlbReload4KL2Hit. Read-write. Reset: 0.	

PMCx046 [Tablewalker allocation] (Core::X86::Pmc::Core::LsTablewalker)

Read-write. Reset: 00h.		
PMCx04	PMCx046	
Bits	Description	
7:4	Reserved.	
3	PerfMonTablewalkAllocIside1. Read-write. Reset: 0.	



2	PerfMonTablewalkAllocIside0. Read-write. Reset: 0.
1	PerfMonTablewalkAllocDside1. Read-write. Reset: 0.
0	PerfMonTablewalkAllocDside0. Read-write. Reset: 0.

PMCx047 [Misaligned loads] (Core::X86::Pmc::Core::LsMisalAccesses)

PMCx047	
Bits	Description
7:0	Reserved.

PMCx04B [Prefetch Instructions Dispatched] (Core::X86::Pmc::Core::LsPrefInstrDisp)

Read-	Read-write. Reset: 00h.	
Softw	Software Prefetch Instructions Dispatched.	
PMCx04	PMCx04B	
Bits	Description	
7:3	Reserved.	
2	PrefetchNTA. Read-write. Reset: 0.	
1	StorePrefetchW. Read-write. Reset: 0.	
0	LoadPrefetchW: Prefetch, Prefetch_T0_T1_T2. Read-write. Reset: 0.	

PMCx052 [Ineffective Software Prefetchs] (Core::X86::Pmc::Core::LsInefSwPref)

	t ,	
Read-	Read-write. Reset: 00h.	
The number of software prefetches that did not fetch data outside of the processor core.		
PMCx05		
Bits	Description	
7:2	Reserved.	
1	MabMchCnt . Read-write. Reset: 0. Software PREFETCH instruction saw a match on an already-allocated miss	
	request buffer.	
0	DataPipeSwPfDcHit. Read-write. Reset: 0. Software PREFETCH instruction saw a DC hit.	

PMCx059 [Software Prefetch Data Cache Fills] (Core::X86::Pmc::Core::LsSwPfDcFills)

	t /
Read-write. Reset: 00h.	
Software Prefetch Data Cache Fills by Data Source	
PMCx059	
Bits	Description
7	Reserved.
6	LS_MABRESP_RMT_DRAM. Read-write. Reset: 0. DRAM or IO from different die.
5	Reserved.
4	LS_MABRESP_RMT_CACHE. Read-write. Reset: 0. Hit in cache; Remote CCX and the address's Home Node
	is on a different die.
3	LS_MABRESP_LCL_DRAM. Read-write. Reset: 0. DRAM or IO from this thread's die.
2	Reserved.
1	LS_MABRESP_LCL_CACHE. Read-write. Reset: 0. Hit in cache; local CCX (not Local L2), or Remote CCX
	and the address's Home Node is on this thread's die.
0	MABRESP_LCL_L2. Read-write. Reset: 0. Local L2 hit.

PMCx05A [Hardware Prefetch Data Cache Fills] (Core::X86::Pmc::Core::LsHwPfDcFills)

	= ,
Read-write. Reset: 00h.	
Hardware Prefetch Data Cache Fills by Data Source	
PMCx05A	
Bits	Description
7	Reserved.
6	LS_MABRESP_RMT_DRAM. Read-write. Reset: 0. DRAM or IO from different die.

5	Reserved.
4	LS_MABRESP_RMT_CACHE. Read-write. Reset: 0. Hit in cache; Remote CCX and the address's Home Node
	is on a different die.
3	LS_MABRESP_LCL_DRAM. Read-write. Reset: 0. DRAM or IO from this thread's die.
2	Reserved.
1	LS_MABRESP_LCL_CACHE. Read-write. Reset: 0. Hit in cache; local CCX (not Local L2), or Remote CCX
	and the address's Home Node is on this thread's die.
0	MABRESP LCL L2. Read-write. Reset: 0. Local L2 hit.

PMCx05B [Table Walker Data Cache Fills by Data Source] (Core::X86::Pmc::Core::LsTwDcFills)

	[/](
Read-write. Reset: 00h.	
PMCx05B	
Bits	Description
7	Reserved.
6	LS_MABRESP_RMT_DRAM. Read-write. Reset: 0. DRAM or IO from different die.
5	Reserved.
4	LS_MABRESP_RMT_CACHE . Read-write. Reset: 0. Hit in cache; Remote CCX and the address's Home Node
	is on a different die.
3	LS_MABRESP_LCL_DRAM. Read-write. Reset: 0. DRAM or IO from this thread's die.
2	Reserved.
1	LS_MABRESP_LCL_CACHE. Read-write. Reset: 0. Hit in cache; local CCX (not Local L2), or Remote CCX
	and the address's Home Node is on this thread's die.
0	MABRESP_LCL_L2. Read-write. Reset: 0. Local L2 hit.

PMCx076 [Cycles not in Halt] (Core::X86::Pmc::Core::LsNotHaltedCyc)

PMCx0	PMCx076	
Bits	Description	
7:0	Reserved.	

2.1.11.3.3 IC and BP Events

Note: All instruction cache events are speculative events unless specified otherwise.

PMCx080 [32 Byte Instruction Cache Fetch] (Core::X86::Pmc::Core::IcFw32)

The number of 32B fetch windows transferred from IC pipe to DE instruction decoder (includes non-cacheable and cacheable fill responses).

PMCx080

PMCx08	PMCx080	
Bits	Description	
7:0	Reserved.	

PMCx081 [32 Byte Instruction Cache Misses] (Core::X86::Pmc::Core::IcFw32Miss)

The number of 32B fetch windows tried to read the L1 IC and missed in the full tag.		
PMCx081		
Bits	Description	
7:0	Reserved.	

PMCx082 [Instruction Cache Refills from L2] (Core::X86::Pmc::Core::IcCacheFillL2)

The number of 64 byte instruction cache line was fulfilled from the L2 cache.		
PMCx082		
Bits	Description	
7:0	Reserved.	



PMCx083 [Instruction Cache Refills from System] (Core::X86::Pmc::Core::IcCacheFillSys)

The number of 64 byte instruction cache line fulfilled from system memory or another cache.			
PMCx08	PMCx083		
Bits	Description		
7:0	Reserved.		

PMCx084 [L1 ITLB Miss, L2 ITLB Hit] (Core::X86::Pmc::Core::BpL1TlbMissL2Hit)

The n	The number of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB.	
PMCx084		
Bits	Description	
7:0	Reserved.	

PMCx085 [L1 ITLB Miss, L2 ITLB Miss] (Core::X86::Pmc::Core::BpL1TlbMissL2Miss)

The number of instruction fetches that miss in both the L1 and L2 TLBs.		
PMCx085		
Bits	Description	
7:0	Reserved.	

PMCx087 [Instruction Pipe Stall] (Core::X86::Pmc::Core::IcFetchStall)

	t 1 1\	
Read-write. Reset: 00h.		
PMCx08	PMCx087	
Bits	Description	
7:3	Reserved.	
2	IcStallAny . Read-write. Reset: 0. Instruction Cache pipeline was stalled during this clock cycle for any reason.	
1	IcStallDqEmpty . Read-write. Reset: 0. Instruction Cache pipeline was stalled during this clock cycle due to	
	upstream not providing fetch addresses quickly.	
0	IcStallBackPressure . Read-write. Reset: 0. Instruction Cache pipeline was stalled during this clock cycle due to	
	downstream queues being full.	

PMCx08A [L1 BTB Correction] (Core::X86::Pmc::Core::BpL1BTBCorrect)

PMCx08A		
Bits	Description	
7:0	Reserved.	

PMCx08B [L2 BTB Correction] (Core::X86::Pmc::Core::BpL2BTBCorrect)

PMCx08B		
Bits	Description	
7:0	Reserved.	

PMCx08C [Instruction Cache Lines Invalidated] (Core::X86::Pmc::Core::IcCacheInval)

Read-	Read-write. Reset: 00h.		
The n	The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying code), either from the		
other 1	other thread of the core or another core.		
PMCx08	PMCx08C		
Bits	Description		
7:2	Reserved.		
1	L2InvalidatingProbe . Read-write. Reset: 0. IC line invalidated due to L2 invalidating probe (external or LS).		
0	FillInvalidated . Read-write. Reset: 0. IC line invalidated due to overwriting fill response.		

PMCx099 [ITLB Reloads] (Core::X86::Pmc::Core::BpTlbRel)

The number of ITLB reload requests.	
PMCx099	
Bits Description	



7.0	Reserved
7.0	ittosei veu.

PMCx28A [OC Mode Switch] (Core::X86::Pmc::Core::IcOcModeSwitch)

Read-	Read-write. Reset: 00h.	
PMCx28A		
Bits	Description	
7:2	Reserved.	
1	OcIcModeSwitch: OC to IC mode switch. Read-write. Reset: 0.	
0	IcOcModeSwitch: IC to OC mode switch. Read-write. Reset: 0.	

2.1.11.3.4 **DE Events**

PMCx0AF [Dynamic Tokens Dispatch Stall Cycles 0] (Core::X86::Pmc::Core::DeDisDispatchTokenStalls0)

Read-	Read-write. Reset: 00h.				
Cycles	Cycles where a dispatch group is valid but does not get dispatched due to a token stall.				
PMCx0A	AF				
Bits	Description				
7	Reserved.				
6	RetireTokenStall: RETIRE Tokens unavailable. Read-write. Reset: 0.				
5	AGSQTokenStall: AGSQ Tokens unavailable. Read-write. Reset: 0.				
4	ALUTokenStall: ALU tokens total unavailable. Read-write. Reset: 0.				
3	ALSQ3_0_TokenStall. Read-write. Reset: 0.				
2	ALSQ3TokenStall: ALSQ 3 Tokens unavailable. Read-write. Reset: 0.				
1	ALSQ2TokenStall: ALSQ 2 Tokens unavailable. Read-write. Reset: 0.				
0	ALSQ1TokenStall: ALSQ 1 Tokens unavailable. Read-write. Reset: 0.				

2.1.11.3.5 **EX (SC) Events**

PMCx0C0 [Retired Instructions] (Core::X86::Pmc::Core::ExRetInstr)

PMCx0C0		
Bits	Description	
7:0	Reserved.	

PMCx0C1 [Retired Uops] (Core::X86::Pmc::Core::ExRetCops)

The number of uOps retired. This includes all processor activity (instructions, exceptions, interrupts, microcode assists						
etc.). The number of events logged per cycle can vary from 0 to 4.						
PMCx0C	MCx0C1					
Bits Description						
7:0	Reserved.					

PMCx0C2 [Retired Branch Instructions] (Core::X86::Pmc::Core::ExRetBrn)

The m	he number of branch instructions retired. This includes all types of architectural control flow changes, including				
except	tions and interrupts.				
PMCx00	PMCx0C2				
Bits	Bits Description				
7:0	Reserved.				

PMCx0C3 [Retired Branch Instructions Mispredicted] (Core::X86::Pmc::Core::ExRetBrnMisp)

The number of branch instructions retired, of any type, that were not correctly predicted. This includes those for which prediction is not attempted (far control transfers, exceptions and interrupts).

PMCx00	PMCx0C3		
Bits	Description		
7:0	Reserved.		

PMCx0C4 [Retired Taken Branch Instructions] (Core::X86::Pmc::Core::ExRetBrnTkn)

The number of taken branches that were retired. This includes all types of architectural control flow changes, including exceptions and interrupts.

PMCx0C4

Bits	Description
7:0	Reserved

PMCx0C5 [Retired Taken Branch Instructions Mispredicted] (Core::X86::Pmc::Core::ExRetBrnTknMisp)

The n	The number of retired taken branch instructions that were mispredicted.	
PMCx00	PMCx0C5	
Bits	Bits Description	
7:0	Reserved.	

PMCx0C6 [Retired Far Control Transfers] (Core::X86::Pmc::Core::ExRetBrnFar)

The nu	number of far control transfers retired including far call/jump/return, IRET, SYSCALL and SYSRET, plus				
except	tions and interrupts. Far control transfers are not subject to branch prediction.	nterrupts. Far control transfers are not subject to branch prediction.			
PMCx0C	MCx0C6				
Bits Description					
7:0 Reserved.					

PMCx0C7 [Retired Branch Resyncs] (Core::X86::Pmc::Core::ExRetBrnResync)

The number of resync branches. These reflect pipeline restarts due to certain microcode assists and events such as writes to the active instruction stream, among other things. Each occurrence reflects a restart penalty similar to a branch mispredict. This is relatively rare.

PMCXU	C/
Bits	Description
7:0	Reserved.

PMCx0C8 [Retired Near Returns] (Core::X86::Pmc::Core::ExRetNearRet)

The number of near return instructions (RET or RET Iw) retired.			
PMCx00	PMCx0C8		
Bits	Description		
7:0	Reserved.		

PMCx0C9 [Retired Near Returns Mispredicted] (Core::X86::Pmc::Core::ExRetNearRetMispred)

The number of near returns retired that were not correctly predicted by the return address predictor. Each such mispredict incurs the same penalty as a mispredicted conditional branch instruction.

PMCx00	C9
Bits	Description
7:0	Reserved.

PMCx0CA [Retired Indirect Branch Instructions Mispredicted] (Core::X86::Pmc::Core::ExRetBrnIndMisp)

	-	 3 (A /
PMCx00	CA		
Bits	Description		
7:0	Reserved.		

PMCx0CB [Retired MMXTM/FP Instructions] (Core::X86::Pmc::Core::ExRetMmxFpInstr)

Read-write. Reset: 00h.

The number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-

numer	numeric instructions it is not suitable for measuring MFLOPS.		
PMCx00	PMCx0CB		
Bits	Description		
7:3	Reserved.		
2	SseInstr . Read-write. Reset: 0. SSE instructions (SSE, SSE2, SSE3, SSE3, SSE4A, SSE41, SSE42, AVX).		
1	MmxInstr. Read-write. Reset: 0. MMX instructions.		
0	X87Instr: x87 instructions. Read-write. Reset: 0.		

PMCx0D1 [Retired Conditional Branch Instructions] (Core::X86::Pmc::Core::ExRetCond)

	1	,	
PMCx0I	PMCx0D1		
Bits	Description		
7:0	Reserved.		

PMCx0D3 [Div Cycles Busy count] (Core::X86::Pmc::Core::ExDivBusy)

		·	·	J (
PMCx0I	PMCx0D3				
Bits	Description	n			
7:0	Reserved.	·		·	

PMCx0D4 [Div Op Count] (Core::X86::Pmc::Core::ExDivCount)

PMCx0	PMCx0D4		
Bits	Description		
7:0	Reserved.		

PMCx1CF [Tagged IBS Ops] (Core::X86::Pmc::Core::ExTaggedIbsOps)

111101	[1mggen 12% ops] (coronizont menterion 2m1mggen 2% ops)		
Read-	Read-write. Reset: 00h.		
PMCx10	PMCx1CF		
Bits	Description		
7:3	Reserved.		
2	IbsCountRollover . Read-write. Reset: 0. Number of times an op could not be tagged by IBS because of a		
	previous tagged op that has not retired.		
1	IbsTaggedOpsRet: Number of Ops tagged by IBS that retired. Read-write. Reset: 0.		
0	IbsTaggedOps: Number of Ops tagged by IBS. Read-write. Reset: 0.		

PMCx1D0 [Retired Fused Branch Instructions] (Core::X86::Pmc::Core::ExRetFusBrnchInst)

The n	The number of fused retired branch instructions retired per cycle. The number of events logged per cycle can vary from 0		
to 3.	to 3.		
PMCx11	PMCx1D0		
Bits	Bits Description		
7:0	Reserved.		

2.1.11.3.6 L2 Cache Events.

PMCx060 [Requests to L2 Group1] (Core::X86::Pmc::Core::L2RequestG1)

Read-	Read-write. Reset: 00h.		
PMCx06			
Bits	Bits Description		
7	RdBlkL. Read-write. Reset: 0.		
6	RdBlkX. Read-write. Reset: 0.		
5	LsRdBlkC_S. Read-write. Reset: 0.		
4	CacheableIcRead. Read-write. Reset: 0.		
3	ChangeToX. Read-write. Reset: 0.		

2	PrefetchL2 . Read-write. Reset: 0. Assume core should also count these and allow the breakdown between H/W
	vs. S/W and LS vs. IC.
1	L2HwPf. Read-write. Reset: 0.
0	OtherRequests. Read-write. Reset: 0. Events covered by Core::X86::Pmc::Core::L2RequestG2.

PMCx061 [Requests to L2 Group2] (Core::X86::Pmc::Core::L2RequestG2)

Read-	Read-write. Reset: 00h.		
Multi-	Multi-events in that LS and IF requests can be received simultaneous.		
PMCx06	PMCx061		
Bits	its Description		
7	Group1 . Read-write. Reset: 0. All Group 1 commands not in unit0.		
6	LsRdSized. Read-write. Reset: 0. RdSized, RdSized32, RdSized64.		
5	LsRdSizedNC. Read-write. Reset: 0. RdSizedNC, RdSized32NC, RdSized64NC.		
4	IcRdSized. Read-write. Reset: 0.		
3	IcRdSizedNC. Read-write. Reset: 0.		
2	SmcInval. Read-write. Reset: 0.		
1	BusLocksOriginator. Read-write. Reset: 0.		
0	BusLocksResponses. Read-write. Reset: 0.		

PMCx062 [L2 Latency] (Core::X86::Pmc::Core::L2Latancy)

Read-	Read-write. Reset: 00h.		
Total o	Total cycles spent waiting for L2 fills to complete from L3 or memory, divided by four. This may be used to calculate		
averag	average latency by multiplying this count by four and then dividing by the total number of L2 fills (unit mask		
Core::	Core::X86::Pmc::Core::L2RequestG1 == FEh). Event counts are for both threads. To calculate average latency, the		
numbe	number of fills from both threads must be used.		
PMCx06	PMCx062		
Bits	Description		
7:1	7:1 Reserved.		
0	L2CyclesWaitingOnFills. Read-write. Reset: 0.		

PMCx063 [LS to L2 WBC requests] (Core::X86::Pmc::Core::L2WbcRea)

TIVIC	TWEXOUS [LIS to Liz Wide Tequests] (CoreAou meCoreLiz wideked)		
Read-	Read-write. Reset: 00h.		
PMCx06	PMCx063		
Bits	Description		
7	Reserved.		
6	WcbWrite. Read-write. Reset: 0.		
5	WcbClose. Read-write. Reset: 0.		
4	CacheLineFlush. Read-write. Reset: 0.		
3	I_LineFlush. Read-write. Reset: 0.		
2	ZeroByteStore . Read-write. Reset: 0. This becomes WriteNoData at SDP; this count does not include DVM Sync		
	Ops and bus locks which are counted in Core::X86::Pmc::Core::L2RequestG2.		
1	LocalIcClr: Local IC Clear. Read-write. Reset: 0.		
0	CLZero: Cache Line Zero. Read-write. Reset: 0.		

PMCx064 [Core to L2 Cacheable Request Access Status] (Core::X86::Pmc::Core::L2CacheReqStat)

Read-write. Reset: 00h.		
This event does not count accesses to the L2 cache by the L2 prefetcher, but it does count accesses by the L1 prefetcher.		
PMCx064		
Bits	Description	
7	LsRdBlkCS: LS ReadBlock C/S Hit. Read-write. Reset: 0.	
6	LsRdBlkLHitX: LS Read Block L Hit X. Read-write. Reset: 0.	

5	LsRdBlkLHitS: LsRdBlkL Hit Shared. Read-write. Reset: 0.
4	LsRdBlkX: LsRdBlkX/ChgToX Hit X. Read-write. Reset: 0. Count RdBlkX finding Shared as a Miss.
3	LsRdBlkC: LS Read Block C S L X Change to X Miss. Read-write. Reset: 0.
2	IcFillHitX: IC Fill Hit Exclusive Stale. Read-write. Reset: 0.
1	IcFillHitS: IC Fill Hit Shared. Read-write. Reset: 0.
0	IcFillMiss: IC Fill Miss. Read-write. Reset: 0.

PMCx06D [Cycles with fill pending from L2] (Core::X86::Pmc::Core::L2FillPending)

Read-	d-write. Reset: 00h.					
Total o	Total cycles spent with one or more fill requests in flight from L2.					
PMCx06	MCx06D					
Bits	Description					
7:1	Reserved.					
0	L2FillBusy. Read-write. Reset: 0.					

2.1.11.4 L3 Cache Performance Monitor Counters

This section provides the core performance counter events that may be selected through Core::X86::Msr::ChL3PmcCfg. See Core::X86::Msr::ChL3Pmc.

2.1.11.4.1 L3 Cache PMC Events

L3PMCx01 [L3 Cache Accesses] (Core::X86::Pmc::L3::L3RequestG1)

Read-	lead-write. Reset: 00h.				
L3PMC	L3PMCx01				
Bits	Description				
7	Caching: L3 cache accesses. Read-write. Reset: 0.				
6:0	Reserved.				

L3PMCx06 [L3 Miss] (Core::X86::Pmc::L3::L3CombClstrState)

Read-	Read-write. Reset: 00h.				
L3PMC	L3PMCx06				
Bits	Description				
7:1	Reserved.				
0	RequestMiss: L3 miss. Read-write. Reset: 0.				

2.1.12 Instruction Based Sampling (IBS)

IBS is a code profiling mechanism that enables the processor to select a random instruction fetch or micro-Op after a programmed time interval has expired and record specific performance information about the operation. An interrupt is generated when the operation is complete as specified by Core::X86::Msr::IBS_CTL. An interrupt handler can then read the performance information that was logged for the operation.

The IBS mechanism is split into two parts: instruction fetch performance controlled by

Core::X86::Msr::IBS FETCH CTL; and instruction execution performance controlled by

Core::X86::Msr::IBS_OP_CTL. Instruction fetch sampling provides information about instruction TLB and instruction cache behavior for fetched instructions. Instruction execution sampling provides information about micro-Op execution behavior. The data collected for instruction fetch performance is independent from the data collected for instruction execution performance. Support for the IBS feature is indicated by the Core::X86::Cpuid::FeatureExtIdEcx[IBS].

Instruction fetch performance is profiled by recording the following performance information for the tagged instruction fetch:

- If the instruction fetch completed or was aborted. See Core::X86::Msr::IBS FETCH CTL.
- The number of clock cycles spent on the instruction fetch. See Core::X86::Msr::IBS FETCH CTL.
- If the instruction fetch hit or missed the IC, hit/missed in the L1 and L2 TLBs, and page size. See Core::X86::Msr::IBS FETCH CTL.
- The linear address, physical address associated with the fetch. See Core::X86::Msr::IBS_FETCH_LINADDR, Core::X86::Msr::IBS_FETCH_PHYSADDR.

Instruction execution performance is profiled by tagging one micro-Op associated with an instruction. Instructions that decode to more than one micro-Op return different performance data depending upon which micro-Op associated with the instruction is tagged. These micro-Ops are associated with the RIP of the next instruction to retire. The following performance information is returned for the tagged micro-Op:

- Branch and execution status for micro-ops. See Core::X86::Msr::IBS OP DATA.
- Branch target address for branch micro-ops. See Core::X86::Msr::BP IBSTGT RIP.
- The logical address associated with the micro-Op. See Core::X86::Msr::IBS OP RIP.
- The linear and physical address associated with a load or store micro-Op. See Core::X86::Msr::IBS_DC_LINADDR, Core::X86::Msr::IBS_DC_PHYSADDR.
- The data cache access status associated with the micro-Op: DC hit/miss, DC miss latency, TLB hit/miss, TLB page size. See Core::X86::Msr::IBS OP DATA3.
- The number clocks from when the micro-Op was tagged until the micro-Op retires. See Core::X86::Msr::IBS OP DATA.
- The number clocks from when the micro-Op completes execution until the micro-Op retires. See Core::X86::Msr::IBS OP DATA.
- Source information for DRAM and MMIO. See Core::X86::Msr::IBS OP DATA2.

3 Machine Check Architecture

3.1 Overview

The processor contains logic and registers to detect, log, and correct errors in the data or control paths. The Machine Check Architecture (MCA) defines the facilities by which processor and system hardware errors are logged and reported to system software. This allows system software to perform a strategic role in recovery from and diagnosis of hardware errors.

Refer to the AMD64 Architecture Programmer's Manual for an architectural overview and methods for determining the processor's level of MCA support.

The ability of hardware to generate a machine check exception upon an error is indicated by Core::X86::Cpuid::FeatureIdEdx[MCE] or Core::X86::Cpuid::FeatureExtIdEdx[MCE].

3.2 Machine Check Architecture Extensions

Support for Machine Check Architecture (MCA) Extensions is indicated by Core::X86::Cpuid::RasCap[ScalableMca].

Features of the MCA Extensions include:

- Increased MCA Bank Count: Features to support an expansion of the number of MCA banks supported by AMD processors.
- MCA Extension Registers: Expanded information logged in MCA banks to allow for improved error handling, better diagnosability, and future scalability.
- MCA DOER/SEER Roles: Separation of MCA information to take advantage of emerging software roles, namely Error Management (Dynamic Operational Error Handling, or DOER) for managing running programs, and Fault Management (Symptom Elaboration of Errors, or SEER) for hardware diagnosability and reconfiguration. This clearer separation is accompanied by the assurances of architectural state (vs. implementation dependent state), so that operating systems can rely on the state and exploit new functionality.

3.3 Machine Check Global Registers

Core::X86::Cpuid::FeatureIdEdx[MCE] or Core::X86::Cpuid::FeatureExtIdEdx[MCE] indicates the presence of the following machine check registers:

- Core::X86::Msr::MCG CAP
 - Reports how many machine check register banks are supported. This is a per-thread value, and reflects the
 number of MCA banks visible to that thread. Some banks may be RAZ/WRIG either due to the bank
 being reserved or unused on this processor or because the block's MCA bank is controlled by another
 thread.
- Core::X86::Msr::MCG STAT
 - Provides basic information about processor state after the occurrence of a machine check error.
- Core::X86::Msr::MCG CTL
 - Used by software to enable or disable the logging and reporting of machine check errors in the error reporting banks.

3.4 Machine Check Banks

A processor contains multiple blocks, and some of them have machine check banks. A machine check bank logs and reports errors to software. MCA bank MSRs are located at MSR C000 2[FFF:000]. All unimplemented MSRs in the

MCA MSR space are RAZ/WRIG. See 3.5 [Machine Check Bank Registers] for a description of an MCA bank. Each MCA bank allocates address space for 16 MCA registers.

System software should read Core::X86::Msr::MCG_CAP[Count] to determine the number of machine check banks visible to the thread. The banks are numbered from 0 to one less than the value found in Core::X86::Msr::MCG_CAP[Count]. For example, if the Count field indicates five banks are supported, they are numbered MC0 through MC4. Each bank can be accessed using its MSR range or, for banks MC0 through MC31, via the legacy MCA MSR range.

All processors maintain the same mapping of MSR number to MCA bank number (MSRC000_2000 for the beginning of MCA Bank 0, MSRC000_2010 for the beginning of MCA Bank 1, etc.), regardless of what block the bank represents (see 3.7 [Determining Bank Type]). MCA Bank 4 is always read-as-zero (RAZ/WRIG).

The processor ensures that non-zero error status in an MCA bank is visible to exactly one thread in a system, and that error notifications are directed to that thread. Hardware also makes MCA bank configuration and control registers available to exactly one thread. Banks associated with a CPU core are controlled by the thread executing on that core. Banks associated with other blocks are controlled by the lowest-numbered logical thread on the same die.

Blocks capable of supporting MCA banks are given in Table 14 [Blocks Capable of Supporting MCA Banks]. Whether a particular block implements an MCA bank is processor-specific and can be determined by querying MCA_IPID for each MCA bank.

10000 17. 500	sens cupulate of supporting in en Bun	
Acronym	Block Function	
LS	Load-Store Unit	
IF	Instruction Fetch Unit	
L2	L2 Cache Unit	
DE	Decode Unit	
EX	Execution Unit	
FP	Floating Point Unit	
L3	L3 Cache Unit	
PIE	Power Management, Interrupts, Etc.	
CS	Coherent Slave	
UMC	Unified Memory Controller	
PB	Parameter Block	

Table 14: Blocks Capable of Supporting MCA Banks

3.5 Machine Check Bank Registers

Machine check bank registers include the legacy MCA registers as well as registers associated with the MCA Extensions. If Core::X86::Cpuid::RasCap[ScalableMca] is set, all machine check banks in the processor contain an MCA_CONFIG register. A given MCA bank supports the remaining MCA Extension registers if it sets MCA_CONFIG[McaX].

The legacy MCA registers include:

- MCA CTL
 - Enables error reporting via machine check exception.
- MCA STATUS
 - Logs information associated with errors.
- MCA ADDR
 - Logs address information associated with errors.
- MCA MISC0
 - Logs miscellaneous information associated with errors.

The MCA Extension registers include:

- MCA_CONFIG
 - Provide configuration capabilities for this MCA bank.
- MCA IPID
 - Provides information on the block associated with this MCA bank.
- MCA SYND
 - Logs physical location information associated with a logged error.
- MCA DESTATUS
 - Logs status information associated with a deferred error.
- MCA DEADDR
 - Logs address information associated with a deferred error.
- MCA MISC[1:4]
 - Provides additional threshold counters within an MCA bank.

Table 15 [Legacy MCA Registers] provides links to the description of each block's Legacy MCA registers. Table 16 [MCAX Registers] provides links to the description of each block's MCA Extension Registers.

Table 15: Legacy MCA Registers

_							
Block							
	CTL	STATUS	ADDR	MISC	CTL_MASK		
LS	MCA::LS::MCA_CTL_LS	MCA::LS::MCA_STATUS_	MCA::LS::MCA_ADDR_L	MCA::LS::MCA_MISC0_L	MCA::LS::MCA_CTL_MA		
		LS	s	s	SK_LS		
IF	MCA::IF::MCA_CTL_IF	MCA::IF::MCA_STATUS_I	MCA::IF::MCA_ADDR_IF	MCA::IF::MCA_MISC0_IF	MCA::IF::MCA_CTL_MAS		
		F			K_IF		
L2	MCA::L2::MCA_CTL_L2	MCA::L2::MCA_STATUS_	MCA::L2::MCA_ADDR_L	MCA::L2::MCA_MISC0_L	MCA::L2::MCA_CTL_MA		
		L2	2	2	SK_L2		
DE	MCA::DE::MCA_CTL_DE	MCA::DE::MCA_STATUS_	MCA::DE::MCA_ADDR_D	MCA::DE::MCA_MISC0_D	MCA::DE::MCA_CTL_MA		
		DE	E	E	SK_DE		
EX	MCA::EX::MCA_CTL_EX	MCA::EX::MCA_STATUS_	MCA::EX::MCA_ADDR_E	MCA::EX::MCA_MISC0_E	MCA::EX::MCA_CTL_MA		
		EX	X	X	SK_EX		
FP	MCA::FP::MCA_CTL_FP	MCA::FP::MCA_STATUS_F	MCA::FP::MCA_ADDR_F	MCA::FP::MCA_MISC0_F	MCA::FP::MCA_CTL_MA		
		P	P	P	SK_FP		
L3	MCA::L3::MCA_CTL_L3	MCA::L3::MCA_STATUS_	MCA::L3::MCA_ADDR_L	MCA::L3::MCA_MISC0_L	MCA::L3::MCA_CTL_MA		
		L3	3	-	SK_L3		
PIE	MCA::PIE::MCA_CTL_PIE	MCA::PIE::MCA_STATUS_	MCA::PIE::MCA_ADDR_P	MCA::PIE::MCA_MISC0_P	MCA::PIE::MCA_CTL_MA		
		PIE	IE	IE	SK_PIE		
CS	MCA::CS::MCA_CTL_CS	MCA::CS::MCA_STATUS_	MCA::CS::MCA_ADDR_C	MCA::CS::MCA_MISC0_C	MCA::CS::MCA_CTL_MA		
		CS	S	S	SK_CS		
UMC	MCA::UMC::MCA_CTL_U	MCA::UMC::MCA_STATU	MCA::UMC::MCA_ADDR	MCA::UMC::MCA_MISC0	MCA::UMC::MCA_CTL_M		
	MC	S_UMC	LUMC	LUMC	ASK_UMC		
				MCA::UMC::MCA_MISC1			
				LUMC			
PB	MCA::PB::MCA_CTL_PB	MCA::PB::MCA_STATUS_	MCA::PB::MCA_ADDR_P	MCA::PB::MCA_MISC0_P	MCA::PB::MCA_CTL_MA		
		PB	B	B	SK_PB		

Table 16: MCAX Registers

Block	MCA Register						
	CONFIG	IPID	SYND	DESTATUS	DEADDR		
LS	MCA::LS::MCA_CONFIG	MCA::LS::MCA_IPID_LS	MCA::LS::MCA_SYND_L	MCA::LS::MCA_DESTAT_	MCA::LS::MCA_DEADDR		
	LS		S	LS	LS		
IF	MCA::IF::MCA_CONFIG_	MCA::IF::MCA_IPID_IF	MCA::IF::MCA_SYND_IF				
	IF						
L2	MCA::L2::MCA_CONFIG	MCA::L2::MCA_IPID_L2	MCA::L2::MCA_SYND_L2	MCA::L2::MCA_DESTAT_	MCA::L2::MCA_DEADDR		
	L2			L2	L2		
DE	MCA::DE::MCA_CONFIG	MCA::DE::MCA_IPID_DE	MCA::DE::MCA_SYND_D		 		
	_DE		E				
EX	MCA::EX::MCA_CONFIG	MCA::EX::MCA_IPID_EX	MCA::EX::MCA_SYND_E				
	EX		X				
FP	MCA::FP::MCA_CONFIG	MCA::FP::MCA_IPID_FP	MCA::FP::MCA_SYND_FP	'			
	FP						
L3	MCA::L3::MCA_CONFIG	MCA::L3::MCA_IPID_L3	MCA::L3::MCA_SYND_L3	MCA::L3::MCA_DESTAT_	MCA::L3::MCA_DEADDR		
	L3			L3	L3		
PIE	MCA::PIE::MCA_CONFI	MCA::PIE::MCA_IPID_PIE	MCA::PIE::MCA_SYND_P	MCA::PIE::MCA_DESTAT	MCA::PIE::MCA_DEADD		

CS	MCA::CS::MCA_CONFIG	MCA::CS::MCA_IPID_CS	MCA::CS::MCA_SYND_C	MCA::CS::MCA_DESTAT_	MCA::CS::MCA_DEADDR
	CS		s	CS	CS
UMC	MCA::UMC::MCA CONF	MCA::UMC::MCA IPID U	MCA::UMC::MCA SYND	MCA::UMC::MCA DESTA	MCA::UMC::MCA DEAD
	IG_UMC	MC – –	UMC – –	T_UMC	DR_UMC -
PB	MCA::PB::MCA_CONFIG	MCA::PB::MCA_IPID_PB	MCA::PB::MCA_SYND_P		
	PB		В		

3.6 Legacy MCA MSRs

Legacy MCA MSRs are aliased to the MCA MSRs for backward compatibility with older operating systems. The legacy MCA MSR address space is MSR0000_04[7F:00]. This legacy space contains room for 32 banks of 4 registers per bank. The MCA registers available in this space are:

- MCA CTL
- MCA STATUS
- MCA ADDR
- MCA MISC0

Features and registers associated with the MCA Extensions are not available in this legacy space. AMD recommends that operating systems use the new MSR space, rather than rely on the legacy space.

MSR0000_0000 is aliased to MCA_ADDR for MCA Bank 0, and MSR0000_0001 is aliased to MCA_STATUS for MCA Bank 0.

3.7 Determining Bank Type

To determine which type of block is mapped to an MCA bank, software can query the MCA_IPID register within that bank. This register exists when MCA_CONFIG[McaX]=1 in a given bank.

MCA_IPID[HardwareID] provides the block type for the block that contains this MCA bank. For blocks that contain multiple MCA bank types (e.g., CPU cores), MCA_IPID[McaType] provides an identifier for the type of MCA bank. MCA_IPID[McaType] values are specific to a given MCA_IPID[HardwareID]. Therefore, an MCA bank type can be identified by the value of {MCA_IPID[Hwid], MCA_IPID[McaType]}. For instance, the CPU core's LS bank is identified by MCA::LS::MCA_IPID_LS[McaType]==0. An MCA_IPID[HardwareID] value of 0 indicates an unpopulated MCA bank that is ensured to be RAZ/WRIG.

MCA_IPID[InstanceId] provides a unique instance number to allow software to differentiate blocks with multiple identical instances within a processor.

3.8 Machine Check Errors

The classes of machine check errors are, in priority order from highest to lowest:

- Uncorrected
- Deferred
- Corrected

Uncorrected errors cannot be corrected by hardware. Uncorrected errors update the status and address registers if not masked from logging in MCA_CTL_MASK. Information in the status and address registers from a previously logged lower priority error is overwritten. Previously logged errors of the same priority are not overwritten. Uncorrected errors that are enabled for reporting in MCA_CTL result in reporting to software via machine check exceptions. If an uncorrected error is masked from logging, the error is ignored by hardware (exceptions are noted in the register definitions). If an uncorrected error is disabled from reporting, containment of the error and logging/reporting of subsequent errors may be affected. Therefore, enable reporting of unmasked uncorrected errors for normal operation.

Disable reporting of uncorrected errors only for debug purposes.

Deferred errors are errors that cannot be corrected by hardware, but do not cause an immediate interruption in program flow, loss of data integrity, or corruption of processor state. These errors indicate that data has been corrupted but not consumed; no exception is generated because the data has not been referenced by a core or an IO link. Hardware writes information to the status and address registers in the corresponding bank that identifies the source of the error if deferred errors are enabled for logging. If there is information in the status and address registers from a previously logged lower priority error, it is overwritten. Previously logged errors of the same or higher priority are not overwritten. Deferred errors are not reported via machine check exceptions; they can optionally be reported via LVT or SMI.

Corrected errors are those which have been corrected by hardware and cause no loss of data or corruption of processor state. Hardware writes the status and address registers in the corresponding register bank with information that identifies the source of the error if they are enabled for logging. Corrected errors are not reported via machine check exceptions. Some corrected errors may optionally be reported to software via error threshold.

An error to be logged when the status register contains valid data can result in an overflow condition. During error overflow conditions, the new error may not be logged or an error which has already been logged in the status register may be overwritten.

Table 17 [Error Overwrite Priorities] indicates which errors are overwritten in the error status registers.

Tuble 17. Error Overwrite 1 riorities								
			Older Error					
		Uncorrected	Deferred	Corrected				
	Uncorrected	-	Overwrite	Overwrite				
Newer	Deferred	-	-	Overwrite				
Error	Corrected	_	_	-				

Table 17: Error Overwrite Priorities

3.9 Machine Check Initialization

3.9.1 Initialization Sequence

The following initialization sequence must be followed:

- Platform firmware must initialize the MCA_CTL_MASK registers prior to the initialization of the MCA_CTL registers and Core::X86::Msr::MCG_CTL. Platform firmware and the operating system must not clear MCA_CTL_MASK bits that are set to 1.
- Platform firmware must initialize the MCA CONFIG registers prior to initialization of the MCA CTL registers.
- The MCA CTL registers must be initialized prior to enabling the error reporting banks in MCG CTL.
- The Core::X86::Msr::MCG CTL register must be programmed identically for all cores in a processor.
- CR4.MCE must be set to enable machine check exceptions.

Platform firmware may initialize the MCA without setting CR4.MCE; this results in a shutdown on any machine check which would have caused a machine check exception (followed by a reboot if configured). Alternatively, platform firmware that wishes to ensure continued operation in the event that a machine check occurs during boot may write MCG_CTL with all ones and write zeros into each MCA_CTL register. With these settings, a machine check error results in MCA_STATUS being written without generating a machine check exception or a shutdown. Platform firmware may then poll MCA_STATUS registers during critical sections of boot to ensure system integrity. Note that the system may be operating with corrupt data before polling MCA_STATUS registers. Before passing control to the operating system,

platform firmware should restore the values of those registers to what the operating system is expecting.

3.9.2 Configuration Requirements

MCA_STATUS MSRs are cleared by hardware after a cold reset. If initializing after a warm reset, then platform firmware should check for valid MCA errors and if present save the status for later diagnostic use.

The operating system should configure the MCA CONFIG registers as follows:

- MCA_CONFIG[McaxEn]=1 if the operating system has been updated to use the MCA Extension MSR addresses. Otherwise, the operating system should preserve the platform firmware-programmed value of this field.
- MCA_CONFIG[LogDeferredInMcaStat] and MCA_CONFIG[DeferredIntType] to appropriate values based on OS support for deferred errors.

3.10 MCA Overflow Recovery

MCA Overflow Recovery is a feature allowing recovery of the system when the overflow bit is set. MCA Overflow Recovery is supported when Core::X86::Cpuid::RasCap[McaOverflowRecov]=1.

When MCA Overflow Recovery is supported, software may rely on MCA_STATUS[PCC]=1 to indicate all system-fatal conditions. When MCA Overflow Recovery is not supported, an uncorrected error logged with MCA_STATUS[OF]=1 may indicate the system-fatal condition that an error requiring software intervention was not logged. Therefore, software must terminate system processing whenever an uncorrected error is logged with MCA_STATUS[OF]=1.

3.11 MCA Recovery

MCA Recovery is a feature allowing recovery of the system when the hardware cannot correct an error. MCA Recovery is supported when Core::X86::Cpuid::RasCap[SUCCOR]=1.

When MCA Recovery is supported and an uncorrected error has been detected that the hardware can contain to the task or process to which the machine check has been delivered, it logs a context-synchronous uncorrectable error (MCA_STATUS[UC]=1, MCA_STATUS[PCC]=0). The rest of the system is unaffected and may continue running if supervisory software can terminate only the affected process or VM.

3.12 Use of MCA Information

The MCA registers contain information that can be used for multiple purposes. Some of this information is architecturally specified, and remains consistent from generation to generation, enabling portable, stable code. Some of this information is implementation specific; it is vital for diagnosis and other software functions, but may change with new implementations. It is important to understand how this information is categorized, and how it should be used. This section describes a framework for that.

There are two fundamental roles to be carried out after an error occurs; Error Management and Fault Management. All information required for Error Management is architectural and stable; some information required for Fault Management is also architectural.

3.12.1 Error Management

Error Management describes actions necessary by operational software (e.g., the operating system or the hypervisor) to manage running programs that are affected by the error. The list of possible actions for operational error management is generally fairly short: take no action; terminate a single affected process, program, or virtual machine; terminate system

operation. The Error Management role is defined as the DOER role (Dynamic Operational Error Handling). The name is intended to indicate an active role in managing running programs. Information used by the DOER is fairly limited and straightforward. It includes only those status fields needed to make decisions about the scope and severity of the error, and to determine what immediate action is to be taken.

The DOER fields are:

- MCG STAT
 - Count
 - MCIP
 - RIPV
 - EIPV
- MCA STATUS
 - Val
 - PCC
 - TCC
 - UC
 - MiscV
 - AddrV

3.12.2 Fault Management

Fault Management describes optional actions for purposes of diagnosis, repair, and reconfiguration of the underlying hardware. The Fault Management role is described as SEER (Symptom Elaboration of Errors) because it peers further into hardware behavior and may try to influence future behavior via Predictive Fault Analysis, reconfiguration, service actions, etc. Because the SEER depends on understanding specifics of hardware configuration, it necessarily requires implementation specific knowledge and is portable.

Fields that are not explicitly specified as DOER are SEER. By separating error handling software into DOER and SEER roles, programmers can create both simpler and more functional code. The terms DOER and SEER appear in other sections of this document as an aid to reasoning about error handling and understanding actions to be taken.

The MCA STATUS[Deferred] bit is used for SEER functionality but is architectural.

3.13 Machine Check Error Handling

A machine check handler is invoked to handle an exception for a particular thread. The information needed by the machine check handler is not shared with other threads, so no cross-thread coordination or special handling is required. Specifically, all MCA banks are only visible from a single thread, so software on a single thread can access each bank through MSR space without contention from other threads.

At a minimum, the machine check handler must be capable of logging error information for later examination. The handler should log as much information as is needed to diagnose the error. More thorough exception handler implementations can analyze errors to determine if each error is recoverable by software. If a recoverable error is identified, the exception handler can attempt to correct the error and restart the interrupted program. An error may not be recoverable for the process or virtual machine it directly affects, but may be containable, so that other processes or virtual machines in the system are unaffected and system operation is recovered.

Machine check exception handlers that attempt to recover must be thorough in their analysis and the corrective actions they take. The following guidelines should be used when writing such a handler:

- Data collection:
 - Read Core::X86::Msr::MCG CAP[Count] to determine the number of status registers visible to the

thread.

- All status registers in all error reporting banks must be examined to identify the cause of the machine check exception.
- Check the valid bit in each status register (MCA_STATUS[Val]). The remainder of the status register should be examined only when its valid bit is set.
- When identifying the error condition and determining how to handle the error, portable exception handlers should examine only DOER fields in machine check registers.
- Error handlers should collect all available MCA information, but should only interrogate details to the level which affects their actions. Lower level details may be useful for diagnosis and root cause analysis, but not for error handling.
- Error handlers should save the values in MCA_ADDR, MCA_MISC0, and MCA_SYND even if MCA_STATUS[AddrV], MCA_STATUS[MiscV], and MCA_STATUS[SyndV] are zero.
- DOER Error Management:
 - Check MCA STATUS[PCC].
 - If PCC is set, error recovery is not possible. The handler should log the error information and terminate the system. If PCC is clear, the handler may continue with the following recovery steps.
 - Check MCA STATUS[UC].
 - If UC is set, the processor did not correct the error. Continue with the following recovery steps.
 - If MCA Overflow Recovery is not supported, and MCA_STATUS[OF]=1, error recovery is not possible; follow the steps for PCC=1. See 3.10 [MCA Overflow Recovery].
 - If MCA Recovery is not supported, error recovery is not possible; follow the steps for PCC=1. See 3.11 [MCA Recovery].
 - If MCA Recovery is supported:
 - Check MCA STATUS[TCC].
 - If TCC is set, the context of the process thread executing on the interrupted logical core may be corrupt and the thread cannot be recovered. The rest of the system is unaffected; it is possible to terminate only the affected process thread.
 - If TCC is clear, the context of the process thread executing on the interrupted logical core is not corrupt. Recovery of the process thread may be possible, but only if the uncorrected error condition is first corrected by software; otherwise, the interrupted process thread must be terminated.
 - Legacy exception handlers can check
 Core::X86::Msr::MCG_STAT[RIPV] and
 Core::X86::Msr::MCG_STAT[EIPV] in place of MCA_STATUS[TCC].
 If RIPV=EIPV=1, the interrupted program can be restarted reliably.
 Otherwise, the program cannot be restarted reliably.
 - If UC is clear, the processor either corrected or deferred the error and no software action is needed. The handler can log the error information and continue process execution.
- Exit:
 - When an exception handler is able to successfully log an error condition, clear the MCA_STATUS registers prior to exiting the machine check handler.
 - Prior to exiting the machine check handler, clear Core::X86::Msr::MCG_STAT[MCIP]. MCIP indicates that a machine check exception is in progress. If this bit is set when another machine check exception occurs, the processor enters the shutdown state.

Table 18 [Error Scope Hierarchy] provides a hierarchy of error scopes to allow software to determine the potential ability to recover the system based on fields in MCA_STATUS when MCA_STATUS[Val]=1.

Table 18: Error Scope Hierarchy

PCC	UC	TCC	Deferred	Comments
1	X	X	X	Uncorrected system fatal error. Action required. A hardware-

				uncorrected error has corrupted system state. The error is fatal to the system and the system processing must be terminated.	
0	1	1	X	Uncorrected thread fatal error. Action required. A hardware-uncorrected error has corrupted state for the process thread executing on the interrupted logical core. State for other process threads is unaffected.	
0	1	0	X	Uncorrected recoverable error. Action required. A hardware-uncorrected error has not corrupted state of the process thread. Recovery of the process thread is possible if the uncorrected error is corrected by software.	
0	0	0	1	Deferred error. Action optional. A hardware-uncorrected error has been discovered but not yet consumed. Error handling software may attempt to correct this error, or prevent access by processes which map the data, or make the physical resource containing the data inaccessible.	
0	0	0	0	Corrected error. Action optional. A hardware-corrected error has been corrected. No action is required by error handling software.	

SEER Fault Management can take place asynchronously from DOER Error Management if error details are passed to the SEER code separately from the MCA registers.

3.14 Error Codes

The MCA_STATUS[ErrorCode] field contains information used to identify the logged error. This section identifies how to decode the ErrorCode field.

Table 19: Error Code Types

Error Code	Error Code Type	Description
0000 0000 0001 TTLL	TLB	TT = Transaction Type
		LL = Cache Level
0000 0001 RRRR TTLL	Memory	RRRR = Memory Transaction Type
		TT = Transaction Type
		LL = Cache Level
0000 1XXT RRRR XXLL	Bus	XX = Reserved
		T = Timeout
		RRRR = Memory Transaction Type
		LL = Cache Level
0000 01UU 0000 0000	Internal Unclassified	UU = Internal Error Type

Table 20: Error code: transaction type (TT)

\mathcal{J}_{I}	
TT	Transaction Type
00	Instruction
01	Data
10	Generic
11	Reserved

Table 21: Error codes: cache level (LL)

LL	Cache Level

00	
01	L1: Level 1
10	L2: Level 2
11	LG: Generic

Table 22: Error codes: memory transaction type (RRRR)

RRRR	Memory Transaction Type
0000	Generic
0001	Generic Read
0010	Generic Write
0011	Data Read
0100	Data Write
0101	Instruction Fetch
0110	Prefetch
0111	Evict
1000	Snoop (Probe)

Errors can also be identified by the MCA_STATUS[ErrorCodeExt] field. MCA_STATUS[ErrorCodeExt] indicates which bit position in the corresponding MCA_CTL register enables error reporting for the logged error. For instance, MCA_STATUS[ErrorCodeExt]=0x9 means that the logged error is enabled by MCA_CTL[9], and the description of MCA_CTL[9] contains information on decoding the error log. Specific ErrorCodeExt values are implementation dependent, and should not be used by architectural or portable code.

3.15 Error Thresholding

For some types of errors, the hardware maintains counts of the number of errors. When the counter reaches a programmable threshold, an event may optionally be triggered to signal system software. This is known as error thresholding. The primary purpose of error thresholding is to help software recognize an excessive rate of errors, which may indicate marginal or failing hardware. This information can be used to make decisions about deconfiguring hardware or scheduling service actions. Counts are incremented for corrected, deferred, and uncorrected errors.

The MCA_MISCx registers contain the architectural interface for error thresholding. The registers contain a 12-bit error counter that can be initialized to any value, with the option to interrupt when the counter reaches FFFh.

MCA_MISCx[ThresholdIntType] determines the type of interrupt to be generated for threshold overflow errors in that counter. This can be set to None, LVT, or SMI. If this is set to LVT, Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset] specifies the LVT offset that is used. Only one LVT offset is used per socket and the interrupt is routed to the APIC of the logical core from which the MCA bank is visible.

3.16 Error Simulation

Error simulation involves creating the appearance to software that an error occurred, and can be used to debug machine check interrupt handlers. See Core::X86::Msr::HWCR[McStatusWrEn] for making MCA registers writable for non-zero values. When McStatusWrEn is set, privileged software can write non-zero values to the specified registers without generating exceptions, and then simulate a machine check using the INT18 instruction (INTn instruction with an operand of 18). Setting a reserved bit in these registers does not generate an exception when this mode is enabled. However, setting a reserved bit may result in undefined behavior.

3.17 MCA Registers

MCA MSRs are accessed through x86 WRMSR and RDMSR instructions. See 3 [Machine Check Architecture] for details on MCA MSRs.

3.17.1 Decoding Error Type

If a valid error is logged in MCA STATUS or MCA DESTAT of an MCA bank:

- 1. Read the values of this bank's MCA IPID and MCA STATUS registers.
- 2. Use 3.17.3 [Hardware IDs and McaType] to look up the block associated with the values of MCA_IPID[HwId] and MCA_IPID[McaType].
- 3. In 3.17.4 [MCA Banks], find the sub-section associated with the block in error.
- 4. In this sub-section, find the MCA STATUS table.
- 5. In the table, look up the row associated with the MCA STATUS[ErrorCodeExt] value.
- 6. The error type in this row is the logged error. The MCA_STATUS, MCA_ADDR and MCA_SYND tables contain information associated with this error.
- 7. If there is an error in both MCA_STATUS and MCA_DESTAT, the registers contain the same error if MCA_STATUS[Deferred] is set. If MCA_STATUS[Deferred] is not set, MCA_DESTAT contains information for a different error than MCA_STATUS. MCA_DESTAT does not contain an ErrorCodeExt field, so in this case it is not possible to determine the type of error logged in MCA_DESTAT.

3.17.2 Mapping of Banks to Blocks

Table 23: MCA Bank to Block Mapping

Block
LS
IF
L2
DE
RAZ
EX
FP
L3
UMC
UMC
Reserved
Reserved
PB
CS
CS
PIE

3.17.3 Hardware IDs and McaType

Table 24: MCA Block HWID and McaType Mapping

Block	Hardware ID	Mca Type
LS	0xb0	0x0
IF	0xb0	0x1
L2	0xb0	0x2
DE	0xb0	0x3
EX	0xb0	0x5
FP	0xb0	0x6
L3	0xb0	0x7
UMC	0x96	0x0
SMU	0x01	0x0
PSP	0xFF	0x0
PB	0x5	0x0
CS	0x2E	0x0
PIE	0x2E	0x1

3.17.4 MCA Banks

3.17.5 LS

MSR0000 0400...MSRC000 2000 [LS Machine Check Control] (MCA::LS::MCA CTL LS)

MISK	0000_0400MSRC0000_2000 [LS Machine Check Control] (MCA::LS::MCA_C1L_LS)		
Read-	write. Reset: 0000_0000_0000_0000h.		
	Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the		
1	ponding error. The MCA::LS::MCA_CTL_LS register must be enabled by the corresponding enable bit in		
	X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.		
	:0]_core[3:0]_inst0_alias[MSR,MSRLEGACY]; MSR[C00020,000004]00		
Bits	*		
63:21	Reserved.		
20	L2DataErr. Read-write. Reset: 0. L2 Fill Data error.		
19	DcTagErr5 . Read-write. Reset: 0. DC Tag error type 5.		
18	DcTagErr3 . Read-write. Reset: 0. DC Tag error type 3.		
17	PDC. Read-write. Reset: 0. PDC parity error. MCA ADDR LS logs a virtual address.		
16	L2DTLB . Read-write. Reset: 0. Level 2 TLB parity error. MCA_ADDR_LS logs a virtual address.		
15	DcTagErr4 . Read-write. Reset: 0. DC Tag error type 4.		
14	DcDataErr3 . Read-write. Reset: 0. DC Data error type 3.		
13	DcDataErr2 . Read-write. Reset: 0. DC Data error type 2.		
12	DcDataErr1 . Read-write. Reset: 0. DC Data error type 1 and poison consumption. MCA_STATUS[Poison] is set		
	on poison consumption from L2/L3.		
11	DcTagErr2 . Read-write. Reset: 0. DC Tag error type 2.		
10	SystemReadDataErrorT1. Read-write. Reset: 0. System Read Data Error Thread 1. An error in a read of a line		
	from the data fabric. Possible reasons include master abort and target abort.		
9	SystemReadDataErrorT0 . Read-write. Reset: 0. System Read Data Error Thread 0. An error in a read of a line		
	from the data fabric. Possible reasons include master abort and target abort.		

8	IntErrTyp2. Read-write. Reset: 0. Internal error type 2.
7	IntErrTyp1. Read-write. Reset: 0. Internal error type 1.
6	DcTagErr1 . Read-write. Reset: 0. DC Tag error type 1.
5	DcTagErr6 . Read-write. Reset: 0. DC Tag error type 6.
4	Reserved.
3	L1DTLB. Read-write. Reset: 0. Level 1 TLB parity error.
2	MAB. Read-write. Reset: 0. Miss address buffer payload parity error.
1	STQ. Read-write. Reset: 0. Store queue parity error.
0	LDQ . Read-write. Reset: 0. Load queue parity error.

MSR0000_0001...MSRC000_2001 [LS Machine Check Status Thread 0] (MCA::LS::MCA_STATUS_LS)

Reset:	0000_0000_0000_0000h.
\sim	nformation associated with errors.
	[:0]_core[3:0]_thread[1:0]_inst0_alias[MSR,MSRLEGACY,MSRLSLEGACY]; MSR[C0002001,00000401,00000001]
	Description
63	Val. Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has
	been read.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	Overflow . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.8 [Machine Check Errors].
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
60	En. Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in
	MCA::LS::MCA CTL LS. This bit is a copy of bit in MCA::LS::MCA CTL LS for this error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
59	MiscV. Reset: Cold,0. 1=Valid thresholding in MCA::LS::MCA_MISCO_LS.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	AddrV. Reset: Cold,0. 1=MCA::LS::MCA_ADDR_LS contains address information associated with the error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	PCC. Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
30	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
55	TCC. Reset: Cold, 0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer
33	address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The
	thread which consumed the error is not restartable and must be terminated. Only meaningful when
	MCA::LS::MCA STATUS LS[PCC]=0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
54	Reserved.
53	SyndV. Reset: Cold,0. 1=This error logged information in MCA::LS::MCA_SYND_LS. If
	MCA::LS::MCA SYND LS[ErrorPriority] is the same as the priority of the error in
	MCA::LS::MCA_STATUS_LS, then the information in MCA::LS::MCA_SYND_LS is associated with the error
	in MCA::LS::MCA_STATUS_LS.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	Reserved.
46	CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC

	algorithm. UC indicates whether the error was actually corrected by the processor.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
45	UECC . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC		
	algorithm. UC indicates whether the error was actually corrected by the processor.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
44	Deferred . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data		
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is		
	consumed.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
43	Poison . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
42:38	Reserved.		
37:32	ErrCoreId . Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is		
	associated with the error; Otherwise this field is reserved.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
31:22	Reserved.		
21:16	ErrorCodeExt . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause		
	analysis. This field indicates which bit position in MCA::LS::MCA_CTL_LS enables error reporting for the		
	logged error.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
15:0	ErrorCode . Reset: Cold,0000h. Error code for this error. See 3.14 [Error Codes] for details on decoding this		
	field.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		

Table 25: MCA_STATUS_LS[ErrorCodeExt] Decode

Error Type	Bits	Description
LDQ	[6:0]	0x0
STQ	[6:0]	0x1
MAB	[6:0]	0x2
L1DTLB	[6:0]	0x3
DcTagErr5	[6:0]	0x4
DcTagErr6	[6:0]	0x5
DcTagErr1	[6:0]	0x6
IntErrTyp1	[6:0]	0x7
IntErrTyp2	[6:0]	0x8
SystemReadDataErrorT0	[6:0]	0x9
SystemReadDataErrorT1	[6:0]	0xa
DcTagErr2	[6:0]	0xb
DcDataErr1	[6:0]	0xc
DcDataErr2	[6:0]	0xd
DcDataErr3	[6:0]	0xe
DcTagErr4	[6:0]	0xf
L2DTLB	[6:0]	0x10
PDC	[6:0]	0x11
DcTagErr3	[6:0]	0x12
DcTagErr5	[6:0]	0x13
L2DataErr	[6:0]	0x14

MSR0000_0000...MSRC000_2002 [LS Machine Check Address Thread 0] (MCA::LS::MCA_ADDR_LS)

Reset: 0000_0000_0000_0000h.
MCA::LS::MCA_ADDR_LS stores an address and other information associated with the error in
MCA::LS::MCA_STATUS_LS. The register is only meaningful if MCA::LS::MCA_STATUS_LS[Val]=1 and
MCA::LS::MCA_STATUS_LS[AddrV]=1.
_lthree[1:0]_core[3:0]_thread[1:0]_inst0_alias[MSR,MSRLEGACY,MSRLSLEGACY]; MSR[C0002002,00000402,00000000]
Bits Description
63:62 Reserved. Read-write. Reset: Cold,0h.
61:56 LSB . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in
MCA::LS::MCA_ADDR_LS[ErrorAddr]. A value of 0 indicates that MCA::LS::MCA_ADDR_LS[55:0] contain
a valid byte address. A value of 6 indicates that MCA::LS::MCA_ADDR_LS[55:6] contains a valid cache line
address and that MCA::LS::MCA_ADDR_LS[5:0] are not part of the address and should be ignored by error
handling software. A value of 12 indicates that MCA::LS::MCA_ADDR_LS[55:12] contain a valid 4KB memory
page and that MCA::LS::MCA_ADDR_LS[11:0] should be ignored by error handling software.
55:0 ErrorAddr . Read-write, Volatile. Reset: Cold,00 0000 0000h. Unless otherwise specified by an error,
contains the address associated with the error logged in MCA::LS::MCA_STATUS_LS. For physical addresses,
the most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].

Table 26: MCA_ADDR_LS Register

Error Type	Bits	Description
LDQ	[55:0]	Reserved
STQ	[55:0]	Reserved
MAB	[55:0]	Reserved
L1DTLB	[55:48]	Reserved
	[47:12]	Virtual Address
	[11:0]	Reserved
DcTagErr5	[55:0]	Reserved
DcTagErr6	[55:0]	Reserved
DcTagErr1	[55:0]	Reserved
IntErrTyp1	[55:0]	Reserved
IntErrTyp2	[55:0]	Reserved
SystemReadDataErrorT0	[55:48]	Reserved
	[47:6]	Physical Address
SystemReadDataErrorT1	[55:48]	Reserved
	[47:6]	Physical Address
DcTagErr2	[55:48]	Reserved
	[47:6]	Physical Address
DcDataErr1	[55:48]	Reserved
	[47:6]	Physical Address
DcDataErr2	[55:48]	Reserved
	[47:1]	Physical Address
DcDataErr3	[55:48]	Reserved
	[47:1]	Physical Address
DcTagErr4	[55:0]	Reserved
L2DTLB	[55:48]	Reserved
	[47:12]	Virtual Address
	[11:0]	Reserved
PDC	[55:48]	Reserved
	[47:12]	Virtual Address

	[11:0]	Reserved
DcTagErr3	[55:0]	Reserved
DcTagErr5	[55:0]	Reserved
L2DataErr	[55:48]	Reserved
	[47:6]	Physical Address

MSR0000 0403...MSRC000 2003 [LS Machine Check Miscellaneous 0 Thread 0] (MCA::LS::MCA MISC0 LS)

MSR0000_0403MSRC000_2003 [LS Machine Check Miscellaneous 0 Thread 0] (MCA::LS::MCA_MISC0_LS)								
Reset:	Reset: D000_0000_0100_0000h.							
	miscellaneous information associated with errors.							
	:0]_core[3:0]_thread[1:0]_inst0_alias[MSR,MSRLEGACY]; MSR[C00020,000004]03							
Bits	*							
63	Valid. Reset: 1. 1=A valid CntP field is present in this register.							
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.							
62	1							
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.							
61	Locked . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not							
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.							
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.							
60	IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt							
	generation are not supported.							
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write :							
	Read-only.							
	Reserved.							
55:52	LvtOffset . Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the							
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see							
	Core::X86::Apic::ExtendedInterruptLvtEntries).							
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write :							
	Read-only.							
51	CntEn. Reset: 0. 1=Count thresholding errors.							
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write :							
50.40	Read-only.							
50:49	ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b							
	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved.							
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write : Read-only.							
48	Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,							
40	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is							
	generated.							
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write :							
	Read-only.							
47:44	Reserved.							
	ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is							
	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover).							
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in orde							
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.							
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::LS::MCA_MISC0_LS[Locked]) ? Read-writ							
	Read-only.							
31:24	BlkPtr. Read-write. Reset: 01h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.							
23:0	Reserved.							

MSRC000_2004 [LS Machine Check Configuration] (MCA::LS::MCA_CONFIG_LS)

	2007 2007 [ES Macinic Check Connigulation] (MCM.ES.MCM_COMMIS_ES)					
Reset: 0000_0002_0000_0025h.						
	ols configuration of the associated machine check bank.					
	:0]_core[3:0]_inst0_aliasMSR; MSRC0002004					
	ts Description					
	Reserved.					
38:37	DeferredIntType. Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = SMI trigger event. 11b = Reserved.					
36:35	Reserved.					
34	LogDeferredInMcaStat. Read-write. Reset: 0. Init: BIOS,1. 1=Log deferred errors in MCA::LS::MCA_STATUS_LS and MCA::LS::MCA_ADDR_LS in addition to MCA::LS::MCA_DESTAT_LS and MCA::LS::MCA_DEADDR_LS. 0=Only log deferred errors in MCA::LS::MCA_DESTAT_LS and MCA::LS::MCA_DEADDR_LS. This bit does not affect logging of deferred errors in MCA::LS::MCA_SYND_LS, MCA::LS::MCA_MISCO_LS.					
33	Reserved. Read-write. Reset: 1.					
32	McaXEnable . Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.					
31:6	Reserved.					
5	DeferredIntTypeSupported . Read-only. Reset: 1. 1=MCA::LS::MCA_CONFIG_LS[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::LS::MCA_CONFIG_LS[DeferredErrorLoggingSupported]=1.					
4:3	Reserved.					
2	DeferredErrorLoggingSupported . Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and MCA::LS::MCA_CONFIG_LS[LogDeferredInMcaStat] controls the logging behavior of these errors. MCA::LS::MCA_DESTAT_LS and MCA::LS::MCA_DEADDR_LS are supported in this MCA bank. 0=Deferred errors are not supported in this bank.					
1	Reserved.					
0	McaX . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA::LS::MCA_MISC0_LS[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::LS::MCA_STATUS_LS[TCC] is present.					

MSRC000 2005 [LS IP Identification] (MCA::LS::MCA_IPID_LS)

MSRC000_2005 [LS IP Identification] (MCA::LS::MCA_IPID_LS)					
Reset: 0000_00B0_0000_0000h.					
he MCA::LS::MCA_IPID_LS register is used by software to determine what IP type and revision is associated with the					
MCA bank.					
Ithree[1:0]_core[3:0]_inst0_aliasMSR; MSRC0002005					
Bits Description					
63:48 McaType . Read-only. Reset: 0000h. The McaType of the MCA bank within this IP.					
47:44 Reserved.					
43:32 HardwareID . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.					
31:0 InstanceId . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per					
instance of this register.					

MSRC000_2006 [LS Machine Check Syndrome Thread 0] (MCA::LS::MCA_SYND_LS)

		3 (
Read-write, Volatile. Reset: 00	00_0000_0000_0000h.				
Logs physical location inform	ation associated with e	rror in MCA::LS::M	CA_STATUS_I	LS Thread	0
_lthree[1:0]_core[3:0]_thread[1:0]_inst0_	aliasMSR; MSRC0002006				

Bits	Description
63:39	Reserved.
38:32	Syndrome . Read-write, Volatile. Reset: Cold, 00h. Contains the syndrome, if any, associated with the error logged
	in MCA::LS::MCA_STATUS_LS. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a
	length specified by MCA::LS::MCA_SYND_LS[Length]. The Syndrome field is only valid when
	MCA::LS::MCA_SYND_LS[Length] is not 0.
31:27	Reserved.
26:24	ErrorPriority. Read-write, Volatile. Reset: Cold,0h. Encodes the priority of the error logged in
	MCA::LS::MCA_SYND_LS. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 = Deferred
	Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	Length. Read-write, Volatile. Reset: Cold,00h. Specifies the length in bits of the syndrome contained in
	MCA::LS::MCA_SYND_LS[Syndrome]. A value of 0 indicates that there is no valid syndrome in
	MCA::LS::MCA_SYND_LS. For example, a syndrome length of 9 means that
	MCA::LS::MCA_SYND_LS[Syndrome] bits [8:0] contains a valid syndrome.
17:0	ErrorInformation. Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the
	location of the error. Decoding is available in Table 27 [MCA_SYND_LS Register].

Table 27: MCA_SYND_LS Register

Error Type	Bits	Description
LDQ	[17:0]	Reserved
STQ	[17:0]	Reserved
MAB	[17:0]	Reserved
L1DTLB	[17:0]	Reserved
DcTagErr5	[17:16]	Reserved
	[15:8]	Index
	[7:0]	Way
DcTagErr6	[17:16]	Reserved
	[15:8]	Index
	[7:0]	Way
DcTagErr1	[17:16]	Reserved
	[15:8]	Index
	[7:0]	Way
IntErrTyp1	[17]	Reserved
	[16]	Thread ID
	[15:0]	Reserved
IntErrTyp2	[17]	Reserved
	[16]	Thread ID
	[15:0]	Reserved
SystemReadDataErrorT0	[17:2]	Reserved
_	[1:0]	2'b00 = Master Abort; 2'b01 = Target Abort; 2'b10 =
		Transaction Error; 2'b11 = Protection Violation
SystemReadDataErrorT1	[17:2]	Reserved
	[1:0]	2'b00 = Master Abort; 2'b01 = Target Abort; 2'b10 =
		Transaction Error; 2'b11 = Protection Violation
DcTagErr2	[17:16]	Reserved
	[15:8]	Index
	[7:0]	Way
DcDataErr1	[17:16]	Reserved

	[15:8]	Index
	[7:0]	Way
DcDataErr2	[17:16]	Reserved
	[15:8]	Index
	[7:0]	Way
DcDataErr3	[17:16]	Reserved
	[15:8]	Index
	[7:0]	Way
DcTagErr4	[17:16]	Reserved
	[15:8]	Index
	[7:0]	Way
L2DTLB	[17:15]	Reserved
	[14:8]	Reserved
	[7:4]	Reserved
	[3:0]	Reserved
PDC	[17:0]	Reserved
DcTagErr3	[17:16]	Reserved
	[15:8]	Index
	[7:0]	Way
DcTagErr5	[17:16]	Reserved
	[15:8]	Index
	[7:0]	Way
L2DataErr	[17:0]	Reserved

MSRC000_2008 [LS Machine Check Deferred Error Status Thread 0] (MCA::LS::MCA_DESTAT_LS)

	write, Volatile. Reset: 0000_0000_0000_0000h.		
Holds	Holds status information for the first deferred error seen in this bank.		
_lthree[1	:0]_core[3:0]_thread[1:0]_inst0_aliasMSR; MSRC0002008		
Bits	Description		
63	Val. Read-write, Volatile. Reset: Cold, 0. 1=A valid error has been detected (whether it is enabled or not).		
62	Overflow . Read-write, Volatile. Reset: Cold, 0. 1=An error was detected while the valid bit (Val) was set; at least		
	one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the		
	section on overwrite priorities.)		
61:59	Reserved.		
58	AddrV. Read-write, Volatile. Reset: Cold, 0. 1=MCA::LS::MCA_DEADDR_LS contains address information		
	associated with the error.		
57:54	Reserved.		
53	SyndV . Read-write, Volatile. Reset: Cold,0. 1=This error logged information in MCA::LS::MCA_SYND_LS. If		
	MCA::LS::MCA_SYND_LS[ErrorPriority] is the same as the priority of the error in		
	MCA::LS::MCA_STATUS_LS, then the information in MCA::LS::MCA_SYND_LS is associated with the error		
	in MCA::LS::MCA_DESTAT_LS.		
52:45	Reserved.		
44	Deferred . Read-write, Volatile. Reset: Cold, 0. 1=A deferred error was created. A deferred error is the result of an		
	uncorrectable data error which did not immediately cause a processor exception; poison is created and an		
	exception is deferred until the poison data is consumed.		
43:0	Reserved.		

MSRC000_2009 [LS Deferred Error Address Thread 0] (MCA::LS::MCA_DEADDR_LS)

Reset:	0000	0000	0000	0000h.

The M	The MCA::LS::MCA_DEADDR_LS register stores the address associated with the error in			
MCA:	MCA::LS::MCA_DESTAT_LS. The register is only meaningful if MCA::LS::MCA_DESTAT_LS[Val]=1 and			
MCA:	:LS::MCA_DESTAT_LS[AddrV]=1. The lowest valid bit of the address is defined by			
MCA:	:LS::MCA_DEADDR_LS[LSB].			
_lthree[1	:0]_core[3:0]_thread[1:0]_inst0_aliasMSR; MSRC0002009			
Bits	Description			
63:62	Reserved. Read-write. Reset: Cold,0h.			
61:56	LSB . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in			
	MCA::LS::MCA_DEADDR_LS[ErrorAddr]. A value of 0 indicates that MCA::LS::MCA_DEADDR_LS[55:0]			
	contains a valid byte address. A value of 6 indicates that MCA::LS::MCA_DEADDR_LS[55:6] contains a valid			
	cache line address and that MCA::LS::MCA_DEADDR_LS[5:0] are not part of the address and should be			
	ignored by error handling software. A value of 12 indicates that MCA::LS::MCA DEADDR LS[55:12] contain a			
	valid 4KB memory page and that MCA::LS::MCA DEADDR LS[11:0] should be ignored by error handling			
	software.			
55:0	ErrorAddr . Read-write, Volatile. Reset: Cold,00_0000_0000_0000h. Contains the address, if any, associated with			
	the error logged in MCA::LS::MCA_DESTAT_LS. The lowest-order valid bit of the address is specified in			
	MCA::LS::MCA_DEADDR_LS[LSB].			

MSRC001_0400 [LS Machine Check Control Mask] (MCA::LS::MCA_CTL_MASK_LS)

Read-v	Read-write. Reset: 0000 0000 0000 0000h.		
Inhibit	Inhibit detection of an error source.		
	_lthree[1:0]_core[3:0]_inst0_aliasMSR; MSRC0010400		
Bits	Description		
63:21			
20	L2DataErr. Read-write. Reset: 0. L2 Fill Data error.		
19	DcTagErr5 . Read-write. Reset: 0. DC Tag error type 5.		
18	DcTagErr3 . Read-write. Reset: 0. DC Tag error type 3.		
17	PDC. Read-write. Reset: 0. PDC parity error. MCA_ADDR_LS logs a virtual address.		
16	L2DTLB . Read-write. Reset: 0. Level 2 TLB parity error. MCA_ADDR_LS logs a virtual address.		
15	DcTagErr4 . Read-write. Reset: 0. DC Tag error type 4.		
14	DcDataErr3 . Read-write. Reset: 0. DC Data error type 3.		
13	DcDataErr2 . Read-write. Reset: 0. DC Data error type 2.		
12	DcDataErr1 . Read-write. Reset: 0. DC Data error type 1 and poison consumption. MCA_STATUS[Poison] is set		
	on poison consumption from L2/L3.		
11	DcTagErr2 . Read-write. Reset: 0. DC Tag error type 2.		
10	SystemReadDataErrorT1. Read-write. Reset: 0. Init: BIOS,1. System Read Data Error Thread 1. An error in a		
	read of a line from the data fabric. Possible reasons include master abort and target abort.		
9	SystemReadDataErrorT0 . Read-write. Reset: 0. Init: BIOS,1. System Read Data Error Thread 0. An error in a		
	read of a line from the data fabric. Possible reasons include master abort and target abort.		
8	IntErrTyp2. Read-write. Reset: 0. Internal error type 2.		
7	IntErrTyp1. Read-write. Reset: 0. Internal error type 1.		
6	6 DcTagErr1 . Read-write. Reset: 0. DC Tag error type 1.		
5	DcTagErr6 . Read-write. Reset: 0. DC Tag error type 6.		
4	Reserved.		
3	L1DTLB. Read-write. Reset: 0. Level 1 TLB parity error.		
2	MAB. Read-write. Reset: 0. Miss address buffer payload parity error.		
1	STQ. Read-write. Reset: 0. Store queue parity error.		
0	LDQ. Read-write. Reset: 0. Load queue parity error.		

MSR0000_0404...MSRC000_2010 [IF Machine Check Control] (MCA::IF::MCA_CTL_IF)

Read-write. Reset: 0000_0000_0000_0000h.		
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the		
corresponding error. The MCA::IF::MCA_CTL_IF register must be enabled by the corresponding enable bit in		
Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.		
lthree[1:0]_core[3:0]_inst1_alias[MSR,MSRLEGACY]; MSR[C0002010,00000404]		
Bits Description		
63:14 Reserved.		
13 SystemReadDataError . Read-write. Reset: 0. System Read Data Error. An error in a demand fetch of a line.		
Possible reasons include master abort and target abort.		
12 L2RespPoison . Read-write. Reset: 0. L2 Cache Response Poison Error. Error is the result of consuming poison		
data.		
11 L2BtbMultiHit . Read-write. Reset: 0. L2 BTB Multi-Match Error.		
10 L1BtbMultiHit . Read-write. Reset: 0. L1 BTB Multi-Match Error.		
9 BpqSnpParT1 . Read-write. Reset: 0. BPQ Thread 1 Snoop Parity Error.		
8 BpqSnpParT0 . Read-write. Reset: 0. BPQ Thread 0 Snoop Parity Error.		
7 L2ItlbParity . Read-write. Reset: 0. L2 ITLB Parity Error.		
6 L1ItlbParity. Read-write. Reset: 0. L1 ITLB Parity Error.		
5 L0ItlbParity . Read-write. Reset: 0. L0 ITLB Parity Error.		
4 DqParity . Read-write. Reset: 0. Decoupling Queue PhysAddr Parity Error.		
3 DataParity. Read-write. Reset: 0. IC Data Array Parity Error.		
2 TagParity . Read-write. Reset: 0. IC Full Tag Parity Error.		
TagMultiHit. Read-write. Reset: 0. IC Microtag or Full Tag Multi-hit Error.		
0 OcUtagParity . Read-write. Reset: 0. Op Cache Microtag Probe Port Parity Error.		

MSR0000 0405...MSRC000 2011 [IF Machine Check Status Thread 0] (MCA::IF::MCA STATUS IF)

MSK	0000_0405MSRC000_2011 [IF Machine Check Status Thread 0] (MCA::IF::MCA_STATUS_IF)			
Reset: 0000_0000_0000_0000h.				
	Logs information associated with errors.			
_lthree[1	:0]_core[3:0]_thread[1:0]_inst1_alias[MSR,MSRLEGACY]; MSR[C0002011,00000405]			
Bits	Description			
63	Val. Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has			
	been read.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
62	Overflow. Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not			
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.8 [Machine Check			
	Errors].			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
60	En. Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in			
	MCA::IF::MCA_CTL_IF. This bit is a copy of bit in MCA::IF::MCA_CTL_IF for this error.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
59	MiscV. Reset: Cold,0. 1=Valid thresholding in MCA::IF::MCA_MISC0_IF.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
58	AddrV . Reset: Cold,0. 1=MCA::IF::MCA_ADDR_IF contains address information associated with the error.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
57	PCC. Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of			
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be			
	reinitialized.			

	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	TCC. Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer
	address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The
	thread which consumed the error is not restartable and must be terminated. Only meaningful when
	MCA::IF::MCA_STATUS_IF[PCC]=0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	SyndV . Reset: Cold,0. 1=This error logged information in MCA::IF::MCA_SYND_IF. If
	MCA::IF::MCA_SYND_IF[ErrorPriority] is the same as the priority of the error in
	MCA::IF::MCA_STATUS_IF, then the information in MCA::IF::MCA_SYND_IF is associated with the error in
	MCA::IF::MCA_STATUS_IF.
52.47	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	
46	CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
15	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
45	UECC . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
44	Deferred . Reset: Cold, 0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data
44	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is
	consumed.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	Poison . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
42:38	Reserved.
	ErrCoreId . Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is
	associated with the error; Otherwise this field is reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	Reserved.
21:16	ErrorCodeExt. Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::IF::MCA_CTL_IF enables error reporting for the logged
	error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	ErrorCode . Reset: Cold,0000h. Error code for this error. See 3.14 [Error Codes] for details on decoding this
	field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

Table 28: MCA_STATUS_IF[ErrorCodeExt] Decode

Error Type	Bits	Description
OcUtagParity	[6:0]	0x0
TagMultiHit	[6:0]	0x1
TagParity	[6:0]	0x2
DataParity	[6:0]	0x3
DqParity	[6:0]	0x4
L0ItlbParity	[6:0]	0x5
L1ItlbParity	[6:0]	0x6

L2ItlbParity	[6:0]	0x7
BpqSnpParT0	[6:0]	0x8
BpqSnpParT1	[6:0]	0x9
L1BtbMultiHit	[6:0]	0xa
L2BtbMultiHit	[6:0]	0xb
L2RespPoison	[6:0]	0xc
SystemReadDataError	[6:0]	0xd

MSR0000_0406...MSRC000_2012 [IF Machine Check Address Thread 0] (MCA::IF::MCA_ADDR_IF)

	100 _ 100 ministre 000 _ 2012 [11 Machine Check Madress Thread 0] (Mericin Mineral Induity)		
Reset: 0000_0000_0000_0000h.			
MCA:	MCA::IF::MCA ADDR IF stores an address and other information associated with the error in		
	MCA::IF::MCA STATUS IF. The register is only meaningful if MCA::IF::MCA STATUS IF[Val]=1 and		
MCA:	:IF::MCA_STATUS_IF[AddrV]=1.		
_lthree[1	:0]_core[3:0]_thread[1:0]_inst1_alias[MSR,MSRLEGACY]; MSR[C0002012,00000406]		
Bits	Description		
63:62	Reserved. Read-write. Reset: Cold,0h.		
61:56	LSB . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in		
	MCA::IF::MCA_ADDR_IF[ErrorAddr]. A value of 0 indicates that MCA::IF::MCA_ADDR_IF[55:0] contains a		
	valid byte address. A value of 6 indicates that MCA::IF::MCA_ADDR_IF[55:6] contains a valid cache line		
	address and that MCA::IF::MCA_ADDR_IF[5:0] are not part of the address and should be ignored by error		
	handling software. A value of 12 indicates that MCA::IF::MCA_ADDR_IF[55:12] contain a valid 4KB memory		
	page and that MCA::IF::MCA_ADDR_IF[11:0] should be ignored by error handling software.		
55:0	ErrorAddr. Read-write, Volatile. Reset: Cold,00_0000_0000_0000h. Unless otherwise specified by an error,		
	contains the address associated with the error logged in MCA::IF::MCA_STATUS_IF. For physical addresses, the		
	most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].		

Table 29: MCA ADDR IF Register

Error Type	Bits	Description
OcUtagParity	[55:0]	Reserved
TagMultiHit	[55:48]	Reserved
	[47:0]	Physical Address
TagParity	[55:48]	Reserved
	[47:0]	Physical Address
DataParity	[55:48]	Reserved
	[47:0]	Physical Address
DqParity	[55:48]	Reserved
	[47:0]	Physical Address
L0ItlbParity	[55:48]	Reserved
	[47:12]	Linear Address
	[11:0]	Reserved
L1ItlbParity	[55:48]	Reserved
	[47:12]	Linear Address
	[11:0]	Reserved
L2ItlbParity	[55:48]	Reserved
	[47:12]	Linear Address
	[11:0]	Reserved
BpqSnpParT0	[55:0]	Reserved
BpqSnpParT1	[55:0]	Reserved
L1BtbMultiHit	[55:0]	Reserved

L2BtbMultiHit	[55:0]	Reserved
L2RespPoison	[55:48]	Reserved
	[47:5]	Physical Address
	[4:0]	Reserved
SystemReadDataError	[55:48]	Reserved
	[47:5]	Physical Address
	[4:0]	Reserved

MSR0000 0407...MSRC000 2013 [IF Machine Check Miscellaneous 0 Thread 0] (MCA::IF::MCA MISC0 IF)

MSR	0000_0407MSRC000_2013 [IF Machine Check Miscellaneous 0 Thread 0] (MCA::IF::MCA_MISC0_IF)		
Reset:	D000_0000_0100_0000h.		
Log m	Log miscellaneous information associated with errors.		
	:0]_core[3:0]_thread[1:0]_inst1_alias[MSR,MSRLEGACY]; MSR[C0002013,00000407]		
Bits	Description		
63	Valid. Reset: 1. 1=A valid CntP field is present in this register.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
62	CntP. Reset: 1. 1=A valid threshold counter is present.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
61	Locked . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not		
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
60	IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt		
	generation are not supported.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write :		
50.56	Read-only.		
	Reserved.		
55:52	LvtOffset . Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the		
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::IF::MCA MISC0 IF[Locked]) ? Read-write :		
	Read-only.		
51	CntEn. Reset: 0. 1=Count thresholding errors.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::IF::MCA MISC0 IF[Locked]) ? Read-write :		
	Read-only.		
50:49	ThresholdIntType . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b		
	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI		
	trigger event. 11b = Reserved.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write :		
	Read-only.		
48	Ovrflw . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,		
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is		
	generated.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write :		
47.44	Read-only.		
	Reserved.		
43:32	ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is		
	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The		
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::IF::MCA MISC0 IF[Locked]) ? Read-write :		
	Read-only.		
1			

31:24	BlkPtr . Read-write. Reset: 01h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

MSRC000_2014 [IF Machine Check Configuration] (MCA::IF::MCA_CONFIG_IF)

	2000_2011 [II Machine Check Conniguration] (MCM		
Reset:	0000_0002_0000_0021h.		
Controls configuration of the associated machine check bank.			
_lthree[1	_lthree[1:0]_core[3:0]_inst1_aliasMSR; MSRC0002014		
Bits	Description		
63:39	Reserved.		
38:37			
	00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b =		
	SMI trigger event. 11b = Reserved.		
36:34	Reserved.		
33	Reserved. Read-write. Reset: 1.		
32	McaXEnable. Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the		
	MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and		
	fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via		
	Core::X86::Msr::McaIntrCfg.		
31:6	Reserved.		
5	DeferredIntTypeSupported . Read-only. Reset: 1. 1=MCA::IF::MCA_CONFIG_IF[DeferredIntType] controls		
	the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if		
	MCA::IF::MCA_CONFIG_IF[DeferredErrorLoggingSupported]=1.		
4:3	Reserved.		
2	DeferredErrorLoggingSupported . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and		
	the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA_DESTAT and		
	MCA_DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.		
1	Reserved.		
0	McaX. Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional		
	MISC registers (MISC1-MISC4) are supported. MCA::IF::MCA_MISC0_IF[BlkPtr] indicates the presence of the		
	additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is		
	specifiable by MCA bank. MCA::IF::MCA_STATUS_IF[TCC] is present.		

MSRC000 2015 [IF IP Identification] (MCA::IF::MCA IPID IF)

TITOTE	2010 [II II Identification] (Fig. 11 II _ II)		
Reset:	Reset: 0001_00B0_0000_0000h.		
The M	The MCA::IF::MCA IPID IF register is used by software to determine what IP type and revision is associated with the		
MCA	MCA bank.		
_lthree[1	1:0]_core[3:0]_inst1_aliasMSR; MSRC0002015		
Bits	Description		
63:48	McaType. Read-only. Reset: 0001h. The McaType of the MCA bank within this IP.		
47:44	Reserved.		
43:32	HardwareID . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.		
31:0	InstanceId . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per		
	instance of this register.		

MSRC000_2016 [IF Machine Check Syndrome Thread 0] (MCA::IF::MCA_SYND_IF)

Read-v	Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
Logs physical location information associated with error in MCA::IF::MCA_STATUS_IF Thread 0			
_lthree[1	:0]_core[3:0]_thread[1:0]_inst1_aliasMSR; MSRC0002016		
Bits	Description		
63:33	Reserved.		
32	Syndrome . Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in		
	MCA::IF::MCA_STATUS_IF. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a length		

	specified by MCA::IF::MCA SYND IF[Length]. The Syndrome field is only valid when
	MCA::IF::MCA_SYND_IF[Length] is not 0.
31:27	Reserved.
26:24	ErrorPriority. Read-write, Volatile. Reset: Cold,0h. Encodes the priority of the error logged in
	MCA::IF::MCA_SYND_IF. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 = Deferred
	Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	Length . Read-write, Volatile. Reset: Cold,00h. Specifies the length in bits of the syndrome contained in
	MCA::IF::MCA_SYND_IF[Syndrome]. A value of 0 indicates that there is no valid syndrome in
	MCA::IF::MCA_SYND_IF. For example, a syndrome length of 9 means that
	MCA::IF::MCA_SYND_IF[Syndrome] bits [8:0] contains a valid syndrome.
17:0	ErrorInformation . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the
	location of the error. Decoding is available in Table 30 [MCA_SYND_IF Register].

Table 30: MCA SYND IF Register

Error Type	Bits	Description
OcUtagParity	[17:5]	Reserved
	[4:0]	Index
TagMultiHit	[17:16]	Reserved
	[15:8]	Subcache
	[8:0]	Reserved
TagParity	[17:8]	Reserved
	[7:0]	Way
DataParity	[17:16]	Reserved
	[15:8]	Subcache
	[8:0]	Way
DqParity	[17:0]	Reserved
L0ItlbParity	[17:4]	Reserved
	[3:0]	Reserved
L1ItlbParity	[17:6]	Reserved
	[5:0]	Reserved
L2ItlbParity	[17:8]	Reserved
	[7:0]	Reserved
BpqSnpParT0	[17:0]	Reserved
BpqSnpParT1	[17:0]	Reserved
L1BtbMultiHit	[17:0]	Reserved
L2BtbMultiHit	[17:0]	Reserved
L2RespPoison	[17:0]	Reserved
SystemReadDataError	[17:2]	Reserved
	[1:0]	2'b00 = Master Abort; 2'b01 = Target Abort; 2'b10 = Transaction Error; 2'b11 = Protection Violation

MSRC001_0401 [IF Machine Check Control Mask] (MCA::IF::MCA_CTL_MASK_IF)

Read-	Read-write. Reset: 0000_0000_0000_0000h.		
Inhibit	Inhibit detection of an error source.		
_lthree[1	:0]_core[3:0]_inst1_aliasMSR; MSRC0010401		
Bits	Description		
63:14	Reserved.		
13	SystemReadDataError. Read-write. Reset: 0. Init: BIOS,1. System Read Data Error. An error in a demand fetch		
	of a line. Possible reasons include master abort and target abort.		

12	L2RespPoison . Read-write. Reset: 0. L2 Cache Response Poison Error. Error is the result of consuming poison
	data.
11	L2BtbMultiHit. Read-write. Reset: 0. L2 BTB Multi-Match Error.
10	L1BtbMultiHit. Read-write. Reset: 0. L1 BTB Multi-Match Error.
9	BpqSnpParT1. Read-write. Reset: 0. BPQ Thread 1 Snoop Parity Error.
8	BpqSnpParT0 . Read-write. Reset: 0. BPQ Thread 0 Snoop Parity Error.
7	L2ItlbParity. Read-write. Reset: 0. L2 ITLB Parity Error.
6	L1ItlbParity. Read-write. Reset: 0. L1 ITLB Parity Error.
5	L0ItlbParity. Read-write. Reset: 0. L0 ITLB Parity Error.
4	DqParity . Read-write. Reset: 0. Decoupling Queue PhysAddr Parity Error.
3	DataParity. Read-write. Reset: 0. IC Data Array Parity Error.
2	TagParity. Read-write. Reset: 0. IC Full Tag Parity Error.
1	TagMultiHit. Read-write. Reset: 0. IC Microtag or Full Tag Multi-hit Error.
0	OcUtagParity. Read-write. Reset: 0. Op Cache Microtag Probe Port Parity Error.

3.17.7 L2

MSR0000_0408...MSRC000_2020 [L2 Machine Check Control] (MCA::L2::MCA_CTL_L2)

Read-write. Reset: 0000_0000_0000_0000h.			
0=Dis	0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the		
	corresponding error. The MCA::L2::MCA_CTL_L2 register must be enabled by the corresponding enable bit in		
	Core::X86::Msr::MCG CTL. Does not affect error detection, correction, or logging.		
_lthree[1	:0]_core[3:0]_inst2_alias[MSR,MSRLEGACY]; MSR[C0002020,00000408]		
Bits	Description		
63:4	Reserved.		
3	Hwa. Read-write. Reset: 0. Hardware Assert Error.		
2	Data. Read-write. Reset: 0. L2M Data Array ECC Error.		
1	Tag. Read-write. Reset: 0. L2M Tag or State Array ECC Error.		
0	MultiHit. Read-write. Reset: 0. L2M Tag Multiple-Way-Hit error.		

MSR0000 0409...MSRC000 2021 [L2 Machine Check Status Thread 0] (MCA::L2::MCA STATUS L2)

MISIX	1000_0407MSRC000_2021 [L2 Machine Check Status Thread 0] (MCAD2MCA_STATOS_D2)
Reset:	0000_0000_0000_0000h.
Logs i	nformation associated with errors.
_lthree[1	:0]_core[3:0]_thread[1:0]_inst2_alias[MSR,MSRLEGACY]; MSR[C0002021,00000409]
Bits	Description
63	Val. Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has
	been read.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	Overflow . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.8 [Machine Check
	Errors].
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	En. Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in
	MCA::L2::MCA_CTL_L2. This bit is a copy of bit in MCA::L2::MCA_CTL_L2 for this error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	MiscV. Reset: Cold,0. 1=Valid thresholding in MCA::L2::MCA_MISC0_L2.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

58	AddrV . Reset: Cold,0. 1=MCA::L2::MCA ADDR L2 contains address information associated with the error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
57	PCC. Reset: Cold, 0. 1=Hardware context held by the processor may have been corrupted. Continued operation of
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be
	reinitialized.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
55	TCC. Reset: Cold, 0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer
	address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The
	thread which consumed the error is not restartable and must be terminated. Only meaningful when
	MCA::L2::MCA STATUS L2[PCC]=0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	SyndV. Reset: Cold,0. 1=This error logged information in MCA::L2::MCA SYND L2. If
33	MCA::L2::MCA SYND L2[ErrorPriority] is the same as the priority of the error in
	MCA::L2::MCA_SYND_L2[EfforPriority] is the same as the priority of the error in MCA::L2::MCA_SYND_L2 is associated with the error
	in MCA::L2::MCA_STATUS_L2.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
52.47	Reserved.
46	CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
4.7	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	UECC . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
4.4	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	Deferred . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is
	consumed.
42	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	Poison . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
	Reserved.
37:32	ErrCoreId. Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is
	associated with the error; Otherwise this field is reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
31:22	Reserved.
21:16	ErrorCodeExt . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::L2::MCA_CTL_L2 enables error reporting for the
	logged error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	ErrorCode . Reset: Cold,0000h. Error code for this error. See 3.14 [Error Codes] for details on decoding this
	field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

Table 31: MCA_STATUS_L2[ErrorCodeExt] Decode

Error Type	Bits	Description
MultiHit	[6:0]	0x0
Tag	[6:0]	0x1

Data	[6:0]	0x2
Hwa	[6:0]	0x3

MSR0000 040A...MSRC000 2022 [L2 Machine Check Address Thread 0] (MCA::L2::MCA ADDR L2)

Reset: 0000_0000_0000_0000h.		
MCA::L2::MCA_ADDR_L2 stores an address and other information associated with the error in		
MCA::L2::MCA_STATUS_L2. The register is only meaningfu	if MCA::L2::MCA_STATUS_L2[Val]=1 and	
MCA::L2::MCA_STATUS_L2[AddrV]=1.		
_lthree[1:0]_core[3:0]_thread[1:0]_inst2_alias[MSR,MSRLEGACY]; MSR[C0002022	,0000040A]	
Bits Description		
63:62 Reserved. Read-write. Reset: Cold,0h.		
61:56 LSB . Read-write, Volatile. Reset: Cold, 00h. Specifies the	e least significant valid bit of the address contained in	
MCA::L2::MCA_ADDR_L2[ErrorAddr]. A value of 0 i	ndicates that MCA::L2::MCA_ADDR_L2[55:0] contains	
a valid byte address. A value of 6 indicates that MCA::L	2::MCA_ADDR_L2[55:6] contains a valid cache line	
address and that MCA::L2::MCA_ADDR_L2[5:0] are n	ot part of the address and should be ignored by error	
handling software. A value of 12 indicates that MCA::L2	2::MCA_ADDR_L2[55:12] contain a valid 4KB memory	
page and that MCA::L2::MCA_ADDR_L2[11:0] should	be ignored by error handling software.	
55:0 ErrorAddr . Read-write, Volatile. Reset: Cold, 00_0000	0000_0000h. Unless otherwise specified by an error,	
contains the address associated with the error logged in	MCA::L2::MCA_STATUS_L2. For physical addresses,	
the most significant bit is given by Core::X86::Cpuid::L	ongModeInfo[PhysAddrSize].	

Table 32: MCA ADDR L2 Register

Error Type	Bits	Description
MultiHit	[55:48]	Reserved
	[47:6]	Physical Address
	[5:0]	Reserved
Tag	[55:48]	Reserved
	[47:6]	Physical Address
	[5:0]	Reserved
Data	[55:48]	Reserved
	[47:6]	Physical Address
	[5:0]	Reserved
Hwa	[31:0]	Reserved

MSR0000_040B...MSRC000_2023 [L2 Machine Check Miscellaneous 0 Thread 0] (MCA::L2::MCA_MISC0_L2)

111011	institutus via instit		
Reset: D000_0000_0100_0000h.			
Log m	Log miscellaneous information associated with errors.		
_lthree[]	[:0]_core[3:0]_thread[1:0]_inst2_alias[MSR,MSRLEGACY]; MSR[C0002023,0000040B]		
Bits	Description		
63	Valid. Reset: 1. 1=A valid CntP field is present in this register.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
62	CntP. Reset: 1. 1=A valid threshold counter is present.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
61	Locked . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not		
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
60	IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt		
	generation are not supported.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write :		
	Read-only.		

59:56	Reserved.
55:52	LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see
	Core::X86::Apic::ExtendedInterruptLvtEntries).
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write :
	Read-only.
51	CntEn. Reset: 0. 1=Count thresholding errors.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write :
50.40	Read-only.
50:49	ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1.00b
	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI
	trigger event. 11b = Reserved.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write :
4.0	Read-only.
48	Ovrflw . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,
48	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is
48	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.
48	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write :
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L2::MCA_MISCO_L2[Locked]) ? Read-write : Read-only.
47:44	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L2::MCA_MISCO_L2[Locked]) ? Read-write : Read-only. Reserved.
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L2::MCA_MISCO_L2[Locked]) ? Read-write : Read-only. Reserved. ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is
47:44	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L2::MCA_MISCO_L2[Locked]) ? Read-write : Read-only. Reserved. ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The
47:44	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L2::MCA_MISCO_L2[Locked]) ? Read-write : Read-only. Reserved. ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order
47:44	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L2::MCA_MISCO_L2[Locked]) ? Read-write: Read-only. Reserved. ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.
47:44	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L2::MCA_MISCO_L2[Locked]) ? Read-write : Read-only. Reserved. ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L2::MCA_MISCO_L2[Locked]) ? Read-write :
47:44 43:32	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L2::MCA_MISCO_L2[Locked]) ? Read-write : Read-only. Reserved. ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L2::MCA_MISCO_L2[Locked]) ? Read-write : Read-only.
47:44 43:32	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L2::MCA_MISCO_L2[Locked]) ? Read-write : Read-only. Reserved. ErrCnt. Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L2::MCA_MISCO_L2[Locked]) ? Read-write :

MSRC000_2024 [L2 Machine Check Configuration] (MCA::L2::MCA_CONFIG_L2)

1110111	2000_2021[E2 Machine Check Comigaration] (Mericine20001011_COT(110_E2)		
Reset:	0000_0000_0000_0025h.		
Contro	Controls configuration of the associated machine check bank.		
_lthree[1	:0]_core[3:0]_inst2_aliasMSR; MSRC0002024		
Bits	Description		
63:39	Reserved.		
38:37	DeferredIntType . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged.		
	00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b =		
	SMI trigger event. 11b = Reserved.		
36:35	Reserved.		
34	LogDeferredInMcaStat. Read-write. Reset: 0. Init: BIOS,1. 1=Log deferred errors in		
	MCA::L2::MCA_STATUS_L2 and MCA::L2::MCA_ADDR_L2 in addition to MCA::L2::MCA_DESTAT_L2		
	and MCA::L2::MCA_DEADDR_L2. 0=Only log deferred errors in MCA::L2::MCA_DESTAT_L2 and		
	MCA::L2::MCA_DEADDR_L2. This bit does not affect logging of deferred errors in		
	MCA::L2::MCA_SYND_L2, MCA::L2::MCA_MISC0_L2.		
33	Reserved.		
32	McaXEnable. Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the		
	MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and		
	fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via		
	Core::X86::Msr::McaIntrCfg.		
31:6	Reserved.		
5	DeferredIntTypeSupported . Read-only. Reset: 1. 1=MCA::L2::MCA_CONFIG_L2[DeferredIntType] controls		

	the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if
	MCA::L2::MCA_CONFIG_L2[DeferredErrorLoggingSupported]=1.
4:	3 Reserved.
2	DeferredErrorLoggingSupported . Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and
	MCA::L2::MCA_CONFIG_L2[LogDeferredInMcaStat] controls the logging behavior of these errors.
	MCA::L2::MCA_DESTAT_L2 and MCA::L2::MCA_DEADDR_L2 are supported in this MCA bank. 0=Deferred
	errors are not supported in this bank.
1	Reserved.
0	McaX. Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional
	MISC registers (MISC1-MISC4) are supported. MCA::L2::MCA_MISC0_L2[BlkPtr] indicates the presence of
	the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is
	specifiable by MCA bank. MCA::L2::MCA STATUS L2[TCC] is present.

MSRC000_2025 [L2 IP Identification] (MCA::L2::MCA_IPID_L2)

Reset:	0002_00B0_0000_0000h.		
The M	The MCA::L2::MCA IPID L2 register is used by software to determine what IP type and revision is associated with the		
	MCA bank.		
_lthree[1	1:0]_core[3:0]_inst2_aliasMSR; MSRC0002025		
Bits	Description		
63:48	McaType. Read-only. Reset: 0002h. The McaType of the MCA bank within this IP.		
47:44	Reserved.		
43:32	HardwareID . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.		
31:0	InstanceId . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per		
	instance of this register.		

MSRC000_2026 [L2 Machine Check Syndrome Thread 0] (MCA::L2::MCA_SYND_L2)

1110111	2000_2020 [E2 Machine Check Syndrome Timedd of (Merk.:E2::Merk_STRD_E2)		
Read-v	Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
	Logs physical location information associated with error in MCA::L2::MCA_STATUS_L2 Thread 0		
_lthree[1	:0]_core[3:0]_thread[1:0]_inst2_aliasMSR; MSRC0002026		
Bits	Description		
63:49	Reserved.		
48:32	Syndrome . Read-write, Volatile. Reset: Cold, 0_0000h. Contains the syndrome, if any, associated with the error		
	logged in MCA::L2::MCA_STATUS_L2. The low-order bit of the syndrome is stored in bit 0, and the syndrome		
	has a length specified by MCA::L2::MCA_SYND_L2[Length]. The Syndrome field is only valid when		
	MCA::L2::MCA_SYND_L2[Length] is not 0.		
31:27	Reserved.		
26:24	ErrorPriority. Read-write, Volatile. Reset: Cold,0h. Encodes the priority of the error logged in		
	MCA::L2::MCA_SYND_L2. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 = Deferred		
	Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.		
23:18	Length. Read-write, Volatile. Reset: Cold,00h. Specifies the length in bits of the syndrome contained in		
	MCA::L2::MCA_SYND_L2[Syndrome]. A value of 0 indicates that there is no valid syndrome in		
	MCA::L2::MCA_SYND_L2. For example, a syndrome length of 9 means that		
	MCA::L2::MCA_SYND_L2[Syndrome] bits [8:0] contains a valid syndrome.		
17:0	ErrorInformation . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the		
	location of the error. Decoding is available in Table 33 [MCA_SYND_L2 Register].		

Table 33: MCA SYND L2 Register

100000000000000000000000000000000000000		
Error Type	Bits	Description
MultiHit	[17:8]	Index
	[7:0]	One-hot way vector
Tag	[17:13]	Reserved

	[12:3]	Index
	[2:0]	Way
Data	[17:15]	Reserved
	[14:5]	Index
	[4:3]	Quarter-line
	[2:0]	Way
Hwa	[17:0]	Reserved

MSRC000 2028 [L2 Machine Check Deferred Error Status Thread 0] (MCA::L2::MCA DESTAT L2)

MSK	2028 [L2 Machine Check Deferred Error Status Thread 0] (MCA::L2::MCA_DESTAT_L2)		
Read-	write, Volatile. Reset: 0000_0000_0000_0000h.		
Holds	Holds status information for the first deferred error seen in this bank.		
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]_inst2_aliasMSR; MSRC0002028		
Bits	Description		
63	Val. Read-write, Volatile. Reset: Cold, 0. 1=A valid error has been detected (whether it is enabled or not).		
62	Overflow . Read-write, Volatile. Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the section on overwrite priorities.)		
61:59	Reserved.		
58	AddrV . Read-write, Volatile. Reset: Cold, 0. 1=MCA::L2::MCA_DEADDR_L2 contains address information associated with the error.		
57:54	Reserved.		
53	SyndV . Read-write, Volatile. Reset: Cold,0. 1=This error logged information in MCA::L2::MCA_SYND_L2. If MCA::L2::MCA_SYND_L2[ErrorPriority] is the same as the priority of the error in MCA::L2::MCA_STATUS_L2, then the information in MCA::L2::MCA_SYND_L2 is associated with the error in MCA::L2::MCA_DESTAT_L2.		
52:45	Reserved.		
44	Deferred . Read-write, Volatile. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; poison is created and an exception is deferred until the poison data is consumed.		
43:0	Reserved.		

MSR	C000_2029 [L2 Deferred Error Address Thread 0] (MCA::L2::MCA_DEADDR_L2)		
Reset:	0000_0000_0000_0000h.		
The M	The MCA::L2::MCA DEADDR L2 register stores the address associated with the error in		
	:L2::MCA_DESTAT_L2. The register is only meaningful if MCA::L2::MCA_DESTAT_L2[Val]=1 and		
MCA:	:L2::MCA_DESTAT_L2[AddrV]=1. The lowest valid bit of the address is defined by		
	:L2::MCA_DEADDR_L2[LSB].		
	:0]_core[3:0]_thread[1:0]_inst2_aliasMSR; MSRC0002029		
Bits	Description		
63:62	Reserved. Read-write. Reset: Cold,0h.		
61:56	LSB . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in		
	MCA::L2::MCA_DEADDR_L2[ErrorAddr]. A value of 0 indicates that MCA::L2::MCA_DEADDR_L2[55:0]		
	contains a valid byte address. A value of 6 indicates that MCA::L2::MCA_DEADDR_L2[55:6] contains a valid		
	cache line address and that MCA::L2::MCA_DEADDR_L2[5:0] are not part of the address and should be ignored		
	by error handling software. A value of 12 indicates that MCA::L2::MCA_DEADDR_L2[55:12] contain a valid		
	4KB memory page and that MCA::L2::MCA_DEADDR_L2[11:0] should be ignored by error handling software.		
55:0	ErrorAddr . Read-write, Volatile. Reset: Cold,00_0000_0000_0000h. Contains the address, if any, associated with		
	the error logged in MCA::L2::MCA_DESTAT_L2. The lowest-order valid bit of the address is specified in		
	MCA::L2::MCA DEADDR L2[LSB].		

MSRC001_0402 [L2 Machine Check Control Mask] (MCA::L2::MCA_CTL_MASK_L2)

Read-write. Reset: 0000_0000_0000_0000h.		
Inhibit detection of an error source.		
_lthree[1:0]_core[3:0]_inst2_aliasMSR; MSRC0010402		
Bits	Description	
63:4	Reserved.	
3	Hwa. Read-write. Reset: 0. Init: BIOS,1. Hardware Assert Error.	
2	Data. Read-write. Reset: 0. L2M Data Array ECC Error.	
1	Tag. Read-write. Reset: 0. L2M Tag or State Array ECC Error.	
0	MultiHit. Read-write. Reset: 0. L2M Tag Multiple-Way-Hit error.	

3.17.8 DE

MSR0000_040C...MSRC000_2030 [DE Machine Check Control] (MCA::DE::MCA_CTL_DE)

Read-write. Reset: 0000_0000_0000_0000h.		
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the		
corresponding error. The MCA::DE::MCA CTL DE register must be enabled by the corresponding enable bit in		
Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.		
_lthree[1:0]_core[3:0]_inst3_alias[MSR,MSRLEGACY]; MSR[C0002030,0000040C]		
Bits Description		
63:9 Reserved.		
8 OCBQ . Read-write. Reset: 0. Micro-op buffer parity error.		
7 UcSeq. Read-write. Reset: 0. Patch RAM sequencer parity error.		
6 UcDat. Read-write. Reset: 0. Patch RAM data parity error.		
5 Faq . Read-write. Reset: 0. Fetch address FIFO parity error.		
4 Idq . Read-write. Reset: 0. Instruction dispatch queue parity error.		
3 UopQ . Read-write. Reset: 0. Micro-op queue parity error.		
2 Ibq . Read-write. Reset: 0. Instruction buffer parity error.		
1 OcDat. Read-write. Reset: 0. Micro-op cache data parity error.		
0 OcTag. Read-write. Reset: 0. Micro-op cache tag parity error.		

MSR0000 040D...MSRC000 2031 [DE Machine Check Status Thread 0] (MCA::DE::MCA STATUS DE)

MISIK	1000_040DMSRC000_2001 [DE Machine Check Status 1 in cau 0] (MexDeMexS1M105_DE)		
Reset: 0000_0000_0000_0000h.			
Logs i	Logs information associated with errors.		
_lthree[]	_lthree[1:0]_core[3:0]_thread[1:0]_inst3_alias[MSR,MSRLEGACY]; MSR[C0002031,0000040D]		
Bits	Description		
63	Val. Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has		
	been read.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
62	Overflow. Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not		
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.8 [Machine Check		
	Errors].		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
60	En. Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in		
	MCA::DE::MCA_CTL_DE. This bit is a copy of bit in MCA::DE::MCA_CTL_DE for this error.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
59	MiscV. Reset: Cold,0. 1=Valid thresholding in MCA::DE::MCA_MISC0_DE.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		

58	AddrV. Reset: Cold,0. 1=MCA::DE::MCA ADDR DE contains address information associated with the error.
36	
57	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	PCC . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be
	reinitialized.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	7.5
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	TCC. Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer
	address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The
	thread which consumed the error is not restartable and must be terminated. Only meaningful when
	MCA::DE::MCA_STATUS_DE[PCC]=0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	SyndV. Reset: Cold,0. 1=This error logged information in MCA::DE::MCA_SYND_DE. If
	MCA::DE::MCA_SYND_DE[ErrorPriority] is the same as the priority of the error in
	MCA::DE::MCA_STATUS_DE, then the information in MCA::DE::MCA_SYND_DE is associated with the
	error in MCA::DE::MCA_STATUS_DE.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	
46	CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	UECC. Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	Deferred . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is
	consumed.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	Poison . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
	Reserved.
37:32	ErrCoreId . Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is
	associated with the error; Otherwise this field is reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	Reserved.
21:16	ErrorCodeExt . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::DE::MCA_CTL_DE enables error reporting for the
	logged error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	ErrorCode . Reset: Cold,0000h. Error code for this error. See 3.14 [Error Codes] for details on decoding this
	field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
	21 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Table 34: MCA_STATUS_DE[ErrorCodeExt] Decode

Error Type	Bits	Description
OcTag	[6:0]	0x0
OcDat	[6:0]	0x1

Ibq	[6:0]	0x2
UopQ	[6:0]	0x3
Idq	[6:0]	0x4
Faq	[6:0]	0x5
UcDat	[6:0]	0x6
UcSeq	[6:0]	0x7
OCBQ	[6:0]	0x8

MSR0000_040E...MSRC000_2032 [DE Machine Check Address Thread 0] (MCA::DE::MCA_ADDR_DE)

Mistrovo_viveministeovo_2002 [DE Machine Check Radiess Thread v] (Michine Linder 11001 [DE)			
Reset:	Reset: 0000_0000_0000_0000h.		
MCA:	MCA::DE::MCA_ADDR_DE stores an address and other information associated with the error in		
	MCA::DE::MCA_STATUS_DE. The register is only meaningful if MCA::DE::MCA_STATUS_DE[Val]=1 and		
	:DE::MCA_STATUS_DE[AddrV]=1.		
_lthree[1	:0]_core[3:0]_thread[1:0]_inst3_alias[MSR,MSRLEGACY]; MSR[C0002032,0000040E]		
Bits	Description		
63:62	Reserved. Read-write. Reset: Cold,0h.		
61:56	LSB . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in		
	MCA::DE::MCA_ADDR_DE[ErrorAddr]. A value of 0 indicates that MCA::DE::MCA_ADDR_DE[55:0]		
	contains a valid byte address. A value of 6 indicates that MCA::DE::MCA_ADDR_DE[55:6] contains a valid		
	cache line address and that MCA::DE::MCA_ADDR_DE[5:0] are not part of the address and should be ignored		
	by error handling software. A value of 12 indicates that MCA::DE::MCA_ADDR_DE[55:12] contain a valid 4KB		
	memory page and that MCA::DE::MCA_ADDR_DE[11:0] should be ignored by error handling software.		
55:0	ErrorAddr. Read-write, Volatile. Reset: Cold,00_0000_0000_0000h. Unless otherwise specified by an error,		
	contains the address associated with the error logged in MCA::DE::MCA_STATUS_DE. For physical addresses,		
	the most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].		

Table 35: MCA ADDR DE Register

Error Type	Bits	Description
OcTag	[55:0]	Reserved
OcDat	[55:0]	Reserved
Ibq	[55:0]	Reserved
UopQ	[55:0]	Reserved
Idq	[55:0]	Reserved
Faq	[55:0]	Reserved
UcDat	[55:0]	Reserved
UcSeq	[55:0]	Reserved
OCBQ	[55:0]	Reserved

MSR0000_040F...MSRC000_2033 [DE Machine Check Miscellaneous 0 Thread 0] (MCA::DE::MCA_MISC0_DE)

Reset:	eset: D000_0000_0100_0000h.			
Log m	iscellaneous information associated with errors.			
_lthree[1	:0]_core[3:0]_thread[1:0]_inst3_alias[MSR,MSRLEGACY]; MSR[C0002033,0000040F]			
Bits	Description			
63	Valid. Reset: 1. 1=A valid CntP field is present in this register.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.			
62	CntP. Reset: 1. 1=A valid threshold counter is present.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.			
61	Locked . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not			
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.			

1 1	
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	IntP . Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt
	generation are not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write :
	Read-only.
59:56	Reserved.
55:52	LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see
	Core::X86::Apic::ExtendedInterruptLvtEntries).
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write :
	Read-only.
51	CntEn. Reset: 0. 1=Count thresholding errors.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write :
	Read-only.
50:49	ThresholdIntType . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b
	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI
	trigger event. $11b = Reserved$.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write :
	Read-only.
48	Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is
	generated.
	$Access Type: (Core::X86::Msr::HWCR[McStatusWrEn] \mid !MCA::DE::MCA_MISC0_DE[Locked]) \ ? \ Read-write: (Core::X86::Msr::Msr::Msr::Msr::Msr::Msr::Msr::Ms$
	Read-only.
	Reserved.
43:32	\mathcal{E}
	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write :
	Read-only.
	BlkPtr . Read-write. Reset: 01h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

MSRC000 2034 [DE Machine Check Configuration] (MCA::DE::MCA CONFIG DE)

MSKC000_2054 [DE Machine Check Comiguration] (MCKDEMCK_COMTG_DE)
Reset: 0000_0002_0000_0021h.
Controls configuration of the associated machine check bank.
_lthree[1:0]_core[3:0]_inst3_aliasMSR; MSRC0002034
Bits Description
63:39 Reserved.
38:37 DeferredIntType . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged.
00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b =
SMI trigger event. 11b = Reserved.
36:34 Reserved.
Reserved. Read-write. Reset: 1.
32 McaXEnable . Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the
MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and
fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via
Core::X86::Msr::McaIntrCfg.
31:6 Reserved.
5 DeferredIntTypeSupported . Read-only. Reset: 1. 1=MCA::DE::MCA_CONFIG_DE[DeferredIntType] controls

	the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if
	MCA::DE::MCA_CONFIG_DE[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	DeferredErrorLoggingSupported . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and
	the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA_DESTAT and
	MCA_DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	McaX. Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional
	MISC registers (MISC1-MISC4) are supported. MCA::DE::MCA_MISC0_DE[BlkPtr] indicates the presence of
	the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is
	specifiable by MCA bank. MCA::DE::MCA_STATUS_DE[TCC] is present.

MSRC000_2035 [DE IP Identification] (MCA::DE::MCA_IPID_DE)

eset: 0003_00B0_0000_0000h.	
the MCA::DE::MCA_IPID_DE register is used by software to determine what IP type and revision is associated with	
ne MCA bank.	
three[1:0]_core[3:0]_inst3_aliasMSR; MSRC0002035	
Bits Description	
3:48 McaType . Read-only. Reset: 0003h. The McaType of the MCA bank within this IP.	
7:44 Reserved.	
3:32 HardwareID . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.	
1:0 InstanceId . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per	
instance of this register.	

MSRC000_2036 [DE Machine Check Syndrome Thread 0] (MCA::DE::MCA_SYND_DE)

Read-v	write, Volatile. Reset: 0000_0000_0000_0000h.
Logs p	physical location information associated with error in MCA::DE::MCA_STATUS_DE Thread 0
_lthree[1	:0]_core[3:0]_thread[1:0]_inst3_aliasMSR; MSRC0002036
Bits	Description
63:33	Reserved.
32	Syndrome . Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in
	MCA::DE::MCA_STATUS_DE. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a
	length specified by MCA::DE::MCA_SYND_DE[Length]. The Syndrome field is only valid when
	MCA::DE::MCA_SYND_DE[Length] is not 0.
31:27	Reserved.
26:24	ErrorPriority. Read-write, Volatile. Reset: Cold,0h. Encodes the priority of the error logged in
	MCA::DE::MCA_SYND_DE. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 =
	Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	Length. Read-write, Volatile. Reset: Cold,00h. Specifies the length in bits of the syndrome contained in
	MCA::DE::MCA_SYND_DE[Syndrome]. A value of 0 indicates that there is no valid syndrome in
	MCA::DE::MCA_SYND_DE. For example, a syndrome length of 9 means that
	MCA::DE::MCA_SYND_DE[Syndrome] bits [8:0] contains a valid syndrome.
17:0	ErrorInformation . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the
	location of the error. Decoding is available in Table 36 [MCA_SYND_DE Register].

Table 36: MCA_SYND_DE Register

Error Type	Bits	Description
OcTag	[17:16]	Reserved
	[15:8]	Index
	[7:0]	Way
OcDat	[17:16]	Reserved

	[15:8]	Index
	[7:0]	Way
Ibq	[17:0]	Reserved
UopQ	[17:0]	Reserved
Idq	[17:0]	Reserved
Faq	[17:0]	Reserved
UcDat	[17:0]	Reserved
UcSeq	[17:0]	Reserved
OCBQ	[17:0]	Reserved

MSRC001 0403 [DE Machine Check Control Mask] (MCA::DE::MCA CTL MASK DE)

	2001_0100 [DE Fracimic Circle Control Franks] (Franksiz-Circ_Circ_Franksiz-DE)		
Read-v	Read-write. Reset: 0000_0000_0000_0000h.		
Inhibit	Inhibit detection of an error source.		
_lthree[1	:0]_core[3:0]_inst3_aliasMSR; MSRC0010403		
Bits	Description		
63:9	Reserved.		
8	OCBQ. Read-write. Reset: 0. Micro-op buffer parity error.		
7	UcSeq. Read-write. Reset: 0. Patch RAM sequencer parity error.		
6	UcDat. Read-write. Reset: 0. Patch RAM data parity error.		
5	Faq. Read-write. Reset: 0. Fetch address FIFO parity error.		
4	Idq. Read-write. Reset: 0. Instruction dispatch queue parity error.		
3	UopQ. Read-write. Reset: 0. Micro-op queue parity error.		
2	Ibq . Read-write. Reset: 0. Instruction buffer parity error.		
1	OcDat. Read-write. Reset: 0. Micro-op cache data parity error.		
0	OcTag. Read-write. Reset: 0. Micro-op cache tag parity error.		

3.17.9 EX

MSR0000_0414...MSRC000_2050 [EX Machine Check Control] (MCA::EX::MCA_CTL_EX)

write. Reset: 0000_0000_0000_0000h.		
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the		
ponding error. The MCA::EX::MCA_CTL_EX register must be enabled by the corresponding enable bit in		
X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.		
:0]_core[3:0]_inst5_alias[MSR,MSRLEGACY]; MSR[C0002050,00000414]		
Description		
Reserved.		
BBQ . Read-write. Reset: 0. Branch buffer queue parity error.		
SQ . Read-write. Reset: 0. Scheduling queue parity error.		
STATQ. Read-write. Reset: 0. Retire status queue parity error.		
RETDISP . Read-write. Reset: 0. Retire dispatch queue parity error.		
CHKPTQ. Read-write. Reset: 0. CHKPTQ. Checkpoint queue parity error.		
PLDAL. Read-write. Reset: 0. EX payload parity error.		
PLDAG. Read-write. Reset: 0. Address generator payload parity error.		
IDRF. Read-write. Reset: 0. Immediate displacement register file parity error.		
FRF. Read-write. Reset: 0. Flag register file parity error.		
PRF . Read-write. Reset: 0. Physical register file parity error.		
WDT. Read-write. Reset: 0. Watchdog Timeout error.		

MSR0000_0415...MSRC000_2051 [EX Machine Check Status Thread 0] (MCA::EX::MCA_STATUS_EX)

Dagat.	0000 0000 0000
	0000_0000_0000_0000h.
	nformation associated with errors.
	:0]_core[3:0]_thread[1:0]_inst5_alias[MSR,MSRLEGACY]; MSR[C0002051,00000415]
Bits	A
63	Val . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has been read.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
62	Overflow. Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not
02	logged. Overflow is set independently of whether the existing error is overwritten. See 3.8 [Machine Check
	Errors].
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.
01	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
60	En. Reset: Cold, 0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in
60	MCA::EX::MCA CTL EX. This bit is a copy of bit in MCA::EX::MCA CTL EX for this error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
59	MiscV. Reset: Cold,0. 1=Valid thresholding in MCA::EX::MCA MISCO EX.
) J J	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
58	AddrV. Reset: Cold, 0. 1=MCA::EX::MCA ADDR EX contains address information associated with the error.
00	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
57	PCC. Reset: Cold, 0. 1=Hardware context held by the processor may have been corrupted. Continued operation of
37	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be
	reinitialized.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
55	TCC. Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer
	address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The
	thread which consumed the error is not restartable and must be terminated. Only meaningful when
	MCA::EX::MCA_STATUS_EX[PCC]=0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	SyndV. Reset: Cold,0. 1=This error logged information in MCA::EX::MCA_SYND_EX. If
	MCA::EX::MCA_SYND_EX[ErrorPriority] is the same as the priority of the error in
	MCA::EX::MCA_STATUS_EX, then the information in MCA::EX::MCA_SYND_EX is associated with the
	error in MCA::EX::MCA_STATUS_EX.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	Reserved.
46	CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	UECC. Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	Deferred . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is
	consumed.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	Poison . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

42:38	Reserved.
37:32	ErrCoreId . Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is
	associated with the error; Otherwise this field is reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	Reserved.
21:16	ErrorCodeExt . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::EX::MCA_CTL_EX enables error reporting for the
	logged error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	ErrorCode . Reset: Cold,0000h. Error code for this error. See 3.14 [Error Codes] for details on decoding this
	field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

Table 37: MCA STATUS EX[ErrorCodeExt] Decode

Error Type	Bits	Description
WDT	[6:0]	0x0
PRF	[6:0]	0x1
FRF	[6:0]	0x2
IDRF	[6:0]	0x3
PLDAG	[6:0]	0x4
PLDAL	[6:0]	0x5
CHKPTQ	[6:0]	0x6
RETDISP	[6:0]	0x7
STATQ	[6:0]	0x8
SQ	[6:0]	0x9
BBQ	[6:0]	0xa

MSR0000_0416...MSRC000_2052 [EX Machine Check Address Thread 0] (MCA::EX::MCA_ADDR_EX)

MSR0000_0416MSRC000_2052 [EX Machine Check Address Thread 0] (MCA::EX::MCA_ADDR_EX)		
Read-only. Reset: 0000_0000_0000_0000h.		
MCA::EX::MCA ADDR EX stores an address and other information associated with the error in		
MCA::EX::MCA_STATUS_EX. The register is only meaningful if MCA::EX::MCA_STATUS_EX[Val]=1 and		
MCA::EX::MCA_STATUS_EX[AddrV]=1.		
_lthree[1:0]_core[3:0]_thread[1:0]_inst5_alias[MSR,MSRLEGACY]; MSR[C0002052,00000416]		
Bits Description		
63:62 Reserved.		
61:56 LSB . Read-only. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in		
MCA::EX::MCA_ADDR_EX[ErrorAddr]. A value of 0 indicates that MCA::EX::MCA_ADDR_EX[55:0]		
contains a valid byte address. A value of 6 indicates that MCA::EX::MCA_ADDR_EX[55:6] contains a valid		
cache line address and that MCA::EX::MCA_ADDR_EX[5:0] are not part of the address and should be ignored		
by error handling software. A value of 12 indicates that MCA::EX::MCA_ADDR_EX[55:12] contain a valid 4KB		
memory page and that MCA::EX::MCA_ADDR_EX[11:0] should be ignored by error handling software.		
55:0 ErrorAddr . Read-only. Reset: Cold,00_0000_0000_0000h. Contains the address, if any, associated with the error		
logged in MCA::EX::MCA_STATUS_EX.		

Table 38: MCA_ADDR_EX Register

Error Type	Bits	Description
WDT	55:49]	Reserved
	[48:0]	RIP of thread triggering the watchdog timeout
PRF	[55:0]	Reserved

FRF	[55:0]	Reserved
IDRF	[55:0]	Reserved
PLDAG	[55:0]	Reserved
PLDAL	[55:0]	Reserved
CHKPTQ	[55:0]	Reserved
RETDISP	[55:0]	Reserved
STATQ	[55:0]	Reserved
SQ	[55:0]	Reserved
BBQ	[55:0]	Reserved

MSR0000_0417...MSRC000_2053 [EX Machine Check Miscellaneous 0 Thread 0] (MCA::EX::MCA MISC0 EX)

(MCA	A::EX::MCA_MISCU_EX)		
	D000_0000_0100_0000h.		
	Log miscellaneous information associated with errors.		
	:0]_core[3:0]_thread[1:0]_inst5_alias[MSR,MSRLEGACY]; MSR[C0002053,00000417]		
	Description		
63	Valid. Reset: 1. 1=A valid CntP field is present in this register.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
62	CntP. Reset: 1. 1=A valid threshold counter is present.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
61	Locked . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.		
	**		
(0)	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
60	IntP . Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::EX::MCA MISC0 EX[Locked]) ? Read-write :		
	Read-only.		
59.56	Reserved.		
	LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the		
33.32	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see		
	Core::X86::Apic::ExtendedInterruptLvtEntries).		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::EX::MCA MISC0 EX[Locked]) ? Read-write :		
	Read-only.		
51	CntEn. Reset: 0. 1=Count thresholding errors.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::EX::MCA MISC0 EX[Locked]) ? Read-write :		
	Read-only.		
50:49	ThresholdIntType . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1.00b		
	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI		
	trigger event. 11b = Reserved.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write :		
	Read-only.		
48	Ovrflw . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,		
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is		
	generated.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write :		
	Read-only.		
47:44			
43:32	· · · · · · · · · · · · · · · · · · ·		
	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The		
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order		
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.		

	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write :
	Read-only.
31:24	BlkPtr. Read-write. Reset: 01h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

MSRC000_2054 [EX Machine Check Configuration] (MCA::EX::MCA_CONFIG_EX)

Reset:	0000 0002 0000 0021h.		
	Controls configuration of the associated machine check bank.		
	_lthree[1:0]_core[3:0]_inst5_aliasMSR; MSRC0002054		
	Description		
	Reserved.		
38:37	DeferredIntType . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged.		
	00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b =		
2521	SMI trigger event. 11b = Reserved.		
	Reserved.		
33	Reserved. Read-write. Reset: 1.		
32	McaXEnable . Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the		
	MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and		
	fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via		
	Core::X86::Msr::McaIntrCfg.		
31:6	Reserved.		
5	DeferredIntTypeSupported . Read-only. Reset: 1. 1=MCA::EX::MCA_CONFIG_EX[DeferredIntType] controls		
	the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if		
	MCA::EX::MCA_CONFIG_EX[DeferredErrorLoggingSupported]=1.		
4:3	Reserved.		
2	DeferredErrorLoggingSupported . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and		
	the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA DESTAT and		
	MCA DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.		
1	Reserved.		
0	McaX. Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional		
	MISC registers (MISC1-MISC4) are supported. MCA::EX::MCA MISC0 EX[BlkPtr] indicates the presence of		
	the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is		
	specifiable by MCA bank. MCA::EX::MCA STATUS EX[TCC] is present.		
	1		

MSRC000_2055 [EX IP Identification] (MCA::EX::MCA_IPID_EX)

Reset: 0005_00B0_0000_0000h.		
The MCA::EX::MCA IPID EX register is used by software to determine what IP type and revision is associated with		
the MCA bank.		
hree[1:0]_core[3:0]_inst5_aliasMSR; MSRC0002055		
its Description		
:48 McaType . Read-only. Reset: 0005h. The McaType of the MCA bank within this IP.		
7:44 Reserved.		
Hardware ID. Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.		
1:0 InstanceId . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per		
instance of this register.		

MSRC000_2056 [EX Machine Check Syndrome Thread 0] (MCA::EX::MCA_SYND_EX)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
Logs physical location information associated with error in MCA::EX::MCA_STATUS_EX Thread 0		
_lthree[1:0]_core[3:0]_thread[1:0]_inst5_aliasMSR; MSRC0002056		
Bits Description		
63:33 Reserved.		

32	Syndrome . Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in
	MCA::EX::MCA_STATUS_EX. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a
	length specified by MCA::EX::MCA_SYND_EX[Length]. The Syndrome field is only valid when
	MCA::EX::MCA_SYND_EX[Length] is not 0.
31:27	Reserved.
26:24	ErrorPriority. Read-write, Volatile. Reset: Cold,0h. Encodes the priority of the error logged in
	MCA::EX::MCA_SYND_EX. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 =
	Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	Length . Read-write, Volatile. Reset: Cold,00h. Specifies the length in bits of the syndrome contained in
	MCA::EX::MCA_SYND_EX[Syndrome]. A value of 0 indicates that there is no valid syndrome in
	MCA::EX::MCA_SYND_EX. For example, a syndrome length of 9 means that
	MCA::EX::MCA_SYND_EX[Syndrome] bits [8:0] contains a valid syndrome.
17:0	ErrorInformation . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the
	location of the error. Decoding is available in Table 39 [MCA_SYND_EX Register].

Table 39: MCA_SYND_EX Register

Error Type	Bits	Description
WDT	[17:0]	Reserved
PRF	[17:0]	Reserved
FRF	[17:4]	Reserved
	[3:0]	Reserved
IDRF	[17:6]	Reserved
	[5:4]	Reserved
	[3:0]	Reserved
PLDAG	[17:2]	Reserved
	[1:0]	Reserved
PLDAL	[17:4]	Reserved
	[3:0]	Reserved
СНКРТО	[17:4]	Reserved
	[3:2]	Reserved
	[1:0]	Reserved
RETDISP	[17:2]	Reserved
	[1:0]	Reserved
STATQ	[17:0]	Reserved
SQ	[17:6]	Reserved
	[5:0]	Reserved
BBQ	[17:6]	Reserved
	[5:0]	Reserved

MSRC001_0405 [EX Machine Check Control Mask] (MCA::EX::MCA_CTL_MASK_EX)

Read-write. Reset: 0000_0000_0000_0000h.			
Inhibit	Inhibit detection of an error source.		
_lthree[1	_tthree[1:0]_core[3:0]_inst5_aliasMSR; MSRC0010405		
Bits	Description		
63:11	Reserved.		
10	BBQ . Read-write. Reset: 0. Branch buffer queue parity error.		
9	SQ . Read-write. Reset: 0. Scheduling queue parity error.		
8	STATQ. Read-write. Reset: 0. Retire status queue parity error.		
7	RETDISP . Read-write. Reset: 0. Retire dispatch queue parity error.		

6	CHKPTQ. Read-write. Reset: 0. CHKPTQ. Checkpoint queue parity error.
5	PLDAL. Read-write. Reset: 0. EX payload parity error.
4	PLDAG. Read-write. Reset: 0. Address generator payload parity error.
3	IDRF. Read-write. Reset: 0. Immediate displacement register file parity error.
2	FRF. Read-write. Reset: 0. Flag register file parity error.
1	PRF . Read-write. Reset: 0. Physical register file parity error.
0	WDT. Read-write. Reset: 0. Watchdog Timeout error.

3.17.10 FP

MSR0000_0418...MSRC000_2060 [FP Machine Check Control] (MCA::FP::MCA_CTL_FP)

Read-	write. Reset: 0000_0000_0000_0000h.	
0=Dis	0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the	
corres	ponding error. The MCA::FP::MCA_CTL_FP register must be enabled by the corresponding enable bit in	
	X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.	
_lthree[1	:0]_core[3:0]_inst6_alias[MSR,MSRLEGACY]; MSR[C0002060,00000418]	
Bits	Description	
63:7	Reserved.	
6	HWA . Read-write. Reset: 0. Hardware assertion.	
5	SRF . Read-write. Reset: 0. Status register file (SRF) parity error.	
4	RQ . Read-write. Reset: 0. Retire queue (RQ) parity error.	
3	NSQ. Read-write. Reset: 0. NSQ parity error.	
2	SCH. Read-write. Reset: 0. Schedule queue parity error.	
1	FL. Read-write. Reset: 0. Freelist (FL) parity error.	
0	PRF . Read-write. Reset: 0. Physical register file (PRF) parity error.	

MSR0000 0419...MSRC000 2061 [FP Machine Check Status Thread 0] (MCA::FP::MCA STATUS FP)

MSK	0000_0419MSRC000_2061 [FP Machine Check Status Thread 0] (MCA::FP::MCA_STATUS_FP)
Reset:	0000_0000_0000_0000h.
Logs i	nformation associated with errors.
_lthree[1	:0]_core[3:0]_thread[1:0]_inst6_alias[MSR,MSRLEGACY]; MSR[C0002061,00000419]
Bits	Description
63	Val. Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has
	been read.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	Overflow. Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.8 [Machine Check
	Errors].
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	En. Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in
	MCA::FP::MCA_CTL_FP. This bit is a copy of bit in MCA::FP::MCA_CTL_FP for this error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	MiscV. Reset: Cold,0. 1=Valid thresholding in MCA::FP::MCA_MISC0_FP.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	AddrV. Reset: Cold,0. 1=MCA::FP::MCA_ADDR_FP contains address information associated with the error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	PCC. Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be

	reinitialized.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
55	TCC. Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The thread which consumed the error is not restartable and must be terminated. Only meaningful when MCA::FP::MCA_STATUS_FP[PCC]=0. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
54	Reserved.
53	SyndV . Reset: Cold,0. 1=This error logged information in MCA::FP::MCA_SYND_FP. If MCA::FP::MCA_SYND_FP[ErrorPriority] is the same as the priority of the error in MCA::FP::MCA_STATUS_FP, then the information in MCA::FP::MCA_SYND_FP is associated with the error in MCA::FP::MCA_STATUS_FP.
52.47	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	
46	CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
45	UECC . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
44	Deferred . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	Poison . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
_	Reserved.
37:32	ErrCoreId . Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is associated with the error; Otherwise this field is reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	Reserved.
21:16	ErrorCodeExt . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause analysis. This field indicates which bit position in MCA::FP::MCA_CTL_FP enables error reporting for the logged error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	ErrorCode . Reset: Cold,0000h. Error code for this error. See 3.14 [Error Codes] for details on decoding this field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

Table 40: MCA_STATUS_FP[ErrorCodeExt] Decode

Error Type	Bits	Description
PRF	[6:0]	0x0
FL	[6:0]	0x1
SCH	[6:0]	0x2
NSQ	[6:0]	0x3
RQ	[6:0]	0x4
SRF	[6:0]	0x5

TTXX	FC 01	0.6
HWA	[[6:0]	0x6

MSR0000_041A...MSRC000_2062 [FP Machine Check Address Thread 0] (MCA::FP::MCA_ADDR_FP)

Read-only. Reset: 0000_0000_0000_0000h.	
MCA::FP::MCA_ADDR_FP stores an address and other information associated with the error in	
MCA::FP::MCA_STATUS_FP. The register is only meaningful if MCA::FP::MCA_STATUS_FP[Val]=1 and	
MCA::FP::MCA_STATUS_FP[AddrV]=1.	
_lthree[1:0]_core[3:0]_thread[1:0]_inst6_alias[MSR,MSRLEGACY]; MSR[C0002062,0000041A]	
Bits Description	
63:62 Reserved.	
61:56 LSB . Read-only. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in	
MCA::FP::MCA_ADDR_FP[ErrorAddr]. A value of 0 indicates that MCA::FP::MCA_ADDR_FP[55:0] contains	
a valid byte address. A value of 6 indicates that MCA::FP::MCA_ADDR_FP[55:6] contains a valid cache line	
address and that MCA::FP::MCA_ADDR_FP[5:0] are not part of the address and should be ignored by error	
handling software. A value of 12 indicates that MCA::FP::MCA_ADDR_FP[55:12] contain a valid 4KB mem	ory
page and that MCA::FP::MCA_ADDR_FP[11:0] should be ignored by error handling software.	
55:0 ErrorAddr . Read-only. Reset: Cold,00_0000_0000_0000h. Contains the address, if any, associated with the e	rror
logged in MCA::FP::MCA_STATUS_FP.	

Table 41: MCA_ADDR_FP Register

Error Type	Bits	Description
PRF	[55:0	Reserved
FL	[55:0	Reserved
SCH	[55:0	Reserved
NSQ	[55:0	Reserved
RQ	[55:0	Reserved
SRF	[55:0	Reserved
HWA	[55:0	Reserved

MSR0000_041B...MSRC000_2063 [FP Machine Check Miscellaneous 0 Thread 0] (MCA::FP::MCA_MISC0_FP)

MISING	11 Machine Check Miscenaneous v Infeat v (Mert11Mert_Misce_11)	
Reset: D000_0000_0100_0000h.		
Log miscellaneous information associated with errors.		
_lthree[1	:0]_core[3:0]_thread[1:0]_inst6_alias[MSR,MSRLEGACY]; MSR[C0002063,0000041B]	
Bits	Description	
63	Valid. Reset: 1. 1=A valid CntP field is present in this register.	
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.	
62	CntP. Reset: 1. 1=A valid threshold counter is present.	
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.	
61	Locked . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not	
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.	
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.	
60	IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt	
	generation are not supported.	
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write :	
	Read-only.	
59:56	Reserved.	
55:52	LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the	
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see	
	Core::X86::Apic::ExtendedInterruptLvtEntries).	
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write :	

	Read-only.		
51	CntEn. Reset: 0. 1=Count thresholding errors.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::FP::MCA MISC0 FP[Locked]) ? Read-write :		
	Read-only.		
50:49	ThresholdIntType . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b		
	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI		
	trigger event. 11b = Reserved.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write :		
	Read-only.		
48	Ovrflw . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,		
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is		
	generated.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write :		
	Read-only.		
47:44	Reserved.		
43:32	ErrCnt . Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is		
	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The		
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order		
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write :		
	Read-only.		
31:24	BlkPtr. Read-write. Reset: 01h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		
23:0	Reserved.		

MSRC000_2064 [FP Machine Check Configuration] (MCA::FP::MCA_CONFIG_FP)

Reset:	0000_0002_0000_0021h.		
Controls configuration of the associated machine check bank.			
	_lthree[1:0]_core[3:0]_inst6_aliasMSR; MSRC0002064		
Bits	Description		
63:39	Reserved.		
38:37	DeferredIntType . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = SMI trigger event. 11b = Reserved.		
36:34	Reserved.		
33	Reserved. Read-write. Reset: 1.		
32	McaXEnable. Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.		
31:6	Reserved.		
5	DeferredIntTypeSupported . Read-only. Reset: 1. 1=MCA::FP::MCA_CONFIG_FP[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::FP::MCA_CONFIG_FP[DeferredErrorLoggingSupported]=1.		
4:3	Reserved.		
2	DeferredErrorLoggingSupported . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA_DESTAT and MCA_DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.		
1	Reserved.		
0	McaX . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA::FP::MCA_MISC0_FP[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is		

specifiable by MCA bank. MCA::FP::MCA STATUS FP[TCC] is present.

MSRC000_2065 [FP IP Identification] (MCA::FP::MCA_IPID_FP)

Reset: 0006_00B0_0000_0000h.			
The MCA::FP::MCA IPID FP register is used by software to determine what IP type and revision is associated with the			
MCA bank.			
_lthree[1:0]_core[3:0]_inst6_aliasMSR; MSRC0002065			
Bits Description			
8 McaType. Read-only. Reset: 0006h. The McaType of the MCA bank within this IP.			
47:44 Reserved.			
43:32 HardwareID . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.			
31:0 InstanceId . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per			
instance of this register.			

MSRC000_2066 [FP Machine Check Syndrome Thread 0] (MCA::FP::MCA_SYND_FP)

WISH	2000_2000 [F1 Machine Check Syndrome Tinead 0] (MCAF1MCA_S1ND_F1)			
Read-v	Read-write, Volatile. Reset: 0000_0000_0000_0000h.			
Logs p	Logs physical location information associated with error in MCA::FP::MCA_STATUS_FP Thread 0			
_lthree[1	_lthree[1:0]_core[3:0]_thread[1:0]_inst6_aliasMSR; MSRC0002066			
Bits	Description			
63:33	Reserved.			
32	Syndrome . Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in			
	MCA::FP::MCA_STATUS_FP. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a			
	length specified by MCA::FP::MCA_SYND_FP[Length]. The Syndrome field is only valid when			
	MCA::FP::MCA_SYND_FP[Length] is not 0.			
31:27	Reserved.			
26:24	ErrorPriority . Read-write, Volatile. Reset: Cold,0h. Encodes the priority of the error logged in			
	MCA::FP::MCA_SYND_FP. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 = Deferred			
	Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.			
23:18	Length. Read-write, Volatile. Reset: Cold,00h. Specifies the length in bits of the syndrome contained in			
	MCA::FP::MCA_SYND_FP[Syndrome]. A value of 0 indicates that there is no valid syndrome in			
	MCA::FP::MCA_SYND_FP. For example, a syndrome length of 9 means that			
	MCA::FP::MCA_SYND_FP[Syndrome] bits [8:0] contains a valid syndrome.			
17:0	ErrorInformation . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the			
	location of the error. Decoding is available in Table 42 [MCA_SYND_FP Register].			

Table 42: MCA SYND FP Register

Error Type	Bits	Description
PRF	[17:0]	Reserved
FL	[17:0]	Reserved
SCH	[17:0]	Reserved
NSQ	[17:0]	Reserved
RQ	[17:0]	Reserved
SRF	[17:0]	Reserved
HWA	[17:0]	Reserved

MSRC001_0406 [FP Machine Check Control Mask] (MCA::FP::MCA_CTL_MASK_FP)

Read-	Read-write. Reset: 0000_0000_0000_0000h.		
Inhibi	Inhibit detection of an error source.		
_lthree[1	1:0]_core[3:0]_inst6_aliasMSR; MSRC0010406		
Bits	Description		
63:7	Reserved.		

6	HWA . Read-write. Reset: 0. Init: BIOS,1. Hardware assertion.
5	SRF. Read-write. Reset: 0. Status register file (SRF) parity error.
4	RQ . Read-write. Reset: 0. Retire queue (RQ) parity error.
3	NSQ. Read-write. Reset: 0. NSQ parity error.
2	SCH. Read-write. Reset: 0. Schedule queue parity error.
1	FL. Read-write. Reset: 0. Freelist (FL) parity error.
0	PRF . Read-write. Reset: 0. Physical register file (PRF) parity error.

3.17.11 L3 Cache

MSR0000_041C...MSRC000_20E0 [L3 Machine Check Control] (MCA::L3::MCA_CTL_L3)

Read-write. Reset: 0000_0000_0000_0000h. 0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::L3::MCA_CTL_L3 register must be enabled by the corresponding enable bit in Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging. ccx0_inst[10:7]_aliasMSRLEGACY; MSR0000_04[28,24,20,1C] ccx1_inst[10:7]_aliasMSR_MSRC000_20[4:2]0 ccx0_inst[10:7]_aliasMSR; MSRC000_20[4:38,34,30,2C] ccx1_inst[10:7]_aliasMSR; MSRC000_20[E:B]0 Bits Description 63:8 Reserved. 7 Hwa. Read-write. Reset: 0. L3 Hardware Assertion. 6 XiVictimQueue. Read-write. Reset: 0. L3 Victim Queue Parity Error. 5 SdpParity. Read-write. Reset: 0. SDP Parity Error from XI. 4 DataArray. Read-write. Reset: 0. L3M Data ECC Error. 3 MultiHitTag. Read-write. Reset: 0. L3M Tag Multi-way-hit Error. 2 Tag. Read-write. Reset: 0. L3M Tag ECC Error. 1 MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error. 0 ShadowTag. Read-write. Reset: 0. Shadow Tag Macro ECC Error.		(Menvey transfer of the first o			
corresponding error. The MCA::L3::MCA_CTL_L3 register must be enabled by the corresponding enable bit in Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging. ccx0_inst[10:7]_aliasMSRLEGACY; MSR0000_04[28,24,20,1C]ccx1_inst[10:7]_aliasMSRLEGACY; MSR0000_04[38,34,30,2C]ccx0_inst[10:7]_aliasMSR; MSRC000_20[A:7]0ccx1_inst[10:7]_aliasMSR; MSRC000_20[E:B]0 Bits	Read-	Read-write. Reset: 0000_0000_0000_0000h.			
Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging. ccx0_inst[10:7]_aliasMsRLEGACY; MsR0000_04[28,24,20,1C] ccx1_inst[10:7]_aliasMsRLEGACY; MsR0000_04[38,34,30,2C] ccx0_inst[10:7]_aliasMsR; MsRC000_20[A:7]0 ccx1_inst[10:7]_aliasMsR; MsRC000_20[E:B]0 Bits	0=Dis	=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the			
ccx0_inst[10:7]_aliasMSRLEGACY; MSR0000_04[28,24,20,1C] ccx1_inst[10:7]_aliasMSRLEGACY; MSR0000_04[38,34,30,2C] ccx0_inst[10:7]_aliasMSR; MSRC000_20[A:7]0 ccx1_inst[10:7]_aliasMSR; MSRC000_20[E:B]0 Bits Description 63:8 Reserved. 7 Hwa. Read-write. Reset: 0. L3 Hardware Assertion. 6 XiVictimQueue. Read-write. Reset: 0. L3 Victim Queue Parity Error. 5 SdpParity. Read-write. Reset: 0. SDP Parity Error from XI. 4 DataArray. Read-write. Reset: 0. L3M Data ECC Error. 3 MultiHitTag. Read-write. Reset: 0. L3M Tag Multi-way-hit Error. 2 Tag. Read-write. Reset: 0. L3M Tag ECC Error. 1 MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error.	corres				
ccx1_inst[10:7]_aliasMSRLEGACY; MSR0000_04[38,34,30,2C] ccx0_inst[10:7]_aliasMSR; MSRC000_20[A:7]0 ccx1_inst[10:7]_aliasMSR; MSRC000_20[E:B]0 Bits Description 63:8 Reserved. 7 Hwa. Read-write. Reset: 0. L3 Hardware Assertion. 6 XiVictimQueue. Read-write. Reset: 0. L3 Victim Queue Parity Error. 5 SdpParity. Read-write. Reset: 0. SDP Parity Error from XI. 4 DataArray. Read-write. Reset: 0. L3M Data ECC Error. 3 MultiHitTag. Read-write. Reset: 0. L3M Tag Multi-way-hit Error. 2 Tag. Read-write. Reset: 0. L3M Tag ECC Error. 1 MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error.	Core::	X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.			
ccx0_inst[10:7]_aliasMSR; MSRC000_20[A:7]0 ccx1_inst[10:7]_aliasMSR; MSRC000_20[E:B]0 Bits Description 63:8 Reserved. 7 Hwa. Read-write. Reset: 0. L3 Hardware Assertion. 6 XiVictimQueue. Read-write. Reset: 0. L3 Victim Queue Parity Error. 5 SdpParity. Read-write. Reset: 0. SDP Parity Error from XI. 4 DataArray. Read-write. Reset: 0. L3M Data ECC Error. 3 MultiHitTag. Read-write. Reset: 0. L3M Tag Multi-way-hit Error. 2 Tag. Read-write. Reset: 0. L3M Tag ECC Error. 1 MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error.	_ccx0_ir	st[10:7]_aliasMSRLEGACY; MSR0000_04[28,24,20,1C]			
Bits Description 63:8 Reserved. 7 Hwa. Read-write. Reset: 0. L3 Hardware Assertion. 6 XiVictimQueue. Read-write. Reset: 0. L3 Victim Queue Parity Error. 5 SdpParity. Read-write. Reset: 0. SDP Parity Error from XI. 4 DataArray. Read-write. Reset: 0. L3M Data ECC Error. 3 MultiHitTag. Read-write. Reset: 0. L3M Tag Multi-way-hit Error. 2 Tag. Read-write. Reset: 0. L3M Tag ECC Error. 1 MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error.	_ccx1_ir	st[10:7]_aliasMSRLEGACY; MSR0000_04[38,34,30,2C]			
Bits Description 63:8 Reserved. 7 Hwa. Read-write. Reset: 0. L3 Hardware Assertion. 6 XiVictimQueue. Read-write. Reset: 0. L3 Victim Queue Parity Error. 5 SdpParity. Read-write. Reset: 0. SDP Parity Error from XI. 4 DataArray. Read-write. Reset: 0. L3M Data ECC Error. 3 MultiHitTag. Read-write. Reset: 0. L3M Tag Multi-way-hit Error. 2 Tag. Read-write. Reset: 0. L3M Tag ECC Error. 1 MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error.	_ccx0_ir	st[10:7]_aliasMSR; MSRC000_20[A:7]0			
63:8 Reserved. 7 Hwa. Read-write. Reset: 0. L3 Hardware Assertion. 6 XiVictimQueue. Read-write. Reset: 0. L3 Victim Queue Parity Error. 5 SdpParity. Read-write. Reset: 0. SDP Parity Error from XI. 4 DataArray. Read-write. Reset: 0. L3M Data ECC Error. 3 MultiHitTag. Read-write. Reset: 0. L3M Tag Multi-way-hit Error. 2 Tag. Read-write. Reset: 0. L3M Tag ECC Error. 1 MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error.	_ccx1_ir	st[10:7]_aliasMSR; MSRC000_20[E:B]0			
 Hwa. Read-write. Reset: 0. L3 Hardware Assertion. XiVictimQueue. Read-write. Reset: 0. L3 Victim Queue Parity Error. SdpParity. Read-write. Reset: 0. SDP Parity Error from XI. DataArray. Read-write. Reset: 0. L3M Data ECC Error. MultiHitTag. Read-write. Reset: 0. L3M Tag Multi-way-hit Error. Tag. Read-write. Reset: 0. L3M Tag ECC Error. MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error. 	Bits	Description			
6 XiVictimQueue. Read-write. Reset: 0. L3 Victim Queue Parity Error. 5 SdpParity. Read-write. Reset: 0. SDP Parity Error from XI. 4 DataArray. Read-write. Reset: 0. L3M Data ECC Error. 3 MultiHitTag. Read-write. Reset: 0. L3M Tag Multi-way-hit Error. 2 Tag. Read-write. Reset: 0. L3M Tag ECC Error. 1 MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error.	63:8	Reserved.			
5 SdpParity. Read-write. Reset: 0. SDP Parity Error from XI. 4 DataArray. Read-write. Reset: 0. L3M Data ECC Error. 3 MultiHitTag. Read-write. Reset: 0. L3M Tag Multi-way-hit Error. 2 Tag. Read-write. Reset: 0. L3M Tag ECC Error. 1 MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error.	7	Hwa. Read-write. Reset: 0. L3 Hardware Assertion.			
4 DataArray. Read-write. Reset: 0. L3M Data ECC Error. 3 MultiHitTag. Read-write. Reset: 0. L3M Tag Multi-way-hit Error. 2 Tag. Read-write. Reset: 0. L3M Tag ECC Error. 1 MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error.	6	XiVictimQueue. Read-write. Reset: 0. L3 Victim Queue Parity Error.			
 3 MultiHitTag. Read-write. Reset: 0. L3M Tag Multi-way-hit Error. 2 Tag. Read-write. Reset: 0. L3M Tag ECC Error. 1 MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error. 	5	SdpParity. Read-write. Reset: 0. SDP Parity Error from XI.			
2 Tag. Read-write. Reset: 0. L3M Tag ECC Error. 1 MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error.	4	DataArray. Read-write. Reset: 0. L3M Data ECC Error.			
1 MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error.	3	MultiHitTag. Read-write. Reset: 0. L3M Tag Multi-way-hit Error.			
· ·	2	Tag. Read-write. Reset: 0. L3M Tag ECC Error.			
0 ShadowTag. Read-write. Reset: 0. Shadow Tag Macro ECC Error.	1	MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error.			
	0	ShadowTag. Read-write. Reset: 0. Shadow Tag Macro ECC Error.			

MSR0000 041D...MSRC000 20E1 [L3 Machine Check Status] (MCA::L3::MCA STATUS L3)

MISIKO	000_041DVISKC000_20E1 [L3 Machine Check Status] (MCAL3MCA_51A1 05_L3)			
Reset:	Reset: 0000_0000_0000_0000h.			
Logs i	Logs information associated with errors.			
_ccx0_in	_ccx0_inst[10:7]_aliasMSRLEGACY; MSR0000_04[29,25,21,1D]			
	st[10:7]_aliasMSRLEGACY; MSR0000_04[39,35,31,2D]			
	st[10:7]_aliasMSR; MSRC000_20[A:7]1			
	st[10:7]_aliasMSR; MSRC000_20[E:B]1			
Bits	Description			
63	Val. Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has			
	been read.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.			
62	Overflow . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not			
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.8 [Machine Check			
	Errors].			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
60	En. Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in			
	MCA::L3::MCA_CTL_L3. This bit is a copy of bit in MCA::L3::MCA_CTL_L3 for this error.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
59	MiscV. Reset: Cold,0. 1=Valid thresholding in MCA::L3::MCA_MISCO_L3.			

	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
58	AddrV. Reset: Cold, 0. 1=MCA::L3::MCA ADDR L3 contains address information associated with the error.
30	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
	V A
57	PCC . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be
	reinitialized.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	TCC. Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer
	address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The
	thread which consumed the error is not restartable and must be terminated. Only meaningful when
	MCA::L3::MCA_STATUS_L3[PCC]=0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	SyndV . Reset: Cold,0. 1=This error logged information in MCA::L3::MCA_SYND_L3. If
	MCA::L3::MCA_SYND_L3[ErrorPriority] is the same as the priority of the error in
	MCA::L3::MCA_STATUS_L3, then the information in MCA::L3::MCA_SYND_L3 is associated with the error
	in MCA::L3::MCA_STATUS_L3.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	Reserved.
46	CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	UECC . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	Deferred . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is
	consumed.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	Poison . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:38	Reserved.
37:32	· · · · · · · · · · · · · · · · · · ·
	associated with the error; Otherwise this field is reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	Reserved.
21:16	ErrorCodeExt. Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::L3::MCA_CTL_L3 enables error reporting for the
	logged error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	ErrorCode . Reset: Cold,0000h. Error code for this error. See 3.14 [Error Codes] for details on decoding this
	field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

Table 43: MCA STATUS L3[ErrorCodeExt] Decode

Error Type	Bits	Description
ShadowTag	[6:0]	0x0

MultiHitShadowTag	[6:0]	0x1
Tag	[6:0]	0x2
MultiHitTag	[6:0]	0x3
DataArray	[6:0]	0x4
SdpParity	[6:0]	0x5
XiVictimQueue	[6:0]	0x6
Hwa	[6:0]	0x7

MSR0000_041E...MSRC000_20E2 [L3 Machine Check Address] (MCA::L3::MCA_ADDR_L3)

MSK0000_041EMSKC000_20E2 [E5 Machine Check Address] (MCAE5MCA_ADDK_E5)				
Reset: 0000_0000_0000_0000h.				
MCA::L3::MCA_ADDR_L3 stores an address and other information associated with the error in				
MCA::L3::MCA_STATUS_L3. The register is only meaningful if MCA::L3::MCA_STATUS_L3[Val]=1 and				
MCA::L3::MCA_STATUS_L3[AddrV]=1.				
_ccx0_inst[10:7]_aliasMSRLEGACY; MSR0000_04[2A,26,22,1E]				
_ccx1_inst[10:7]_aliasMSRLEGACY; MSR0000_04[3A,36,32,2E]				
_ccx0_inst[10:7]_aliasMSR; MSRC000_20[A:7]2				
_ccx1_inst[10:7]_aliasMSR; MSRC000_20[E:B]2				
Bits Description				
63:62 Reserved. Read-write. Reset: Cold,0h.				
61:56 LSB . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in				
MCA::L3::MCA_ADDR_L3[ErrorAddr]. A value of 0 indicates that MCA::L3::MCA_ADDR_L3[55:0] contains				
a valid byte address. A value of 6 indicates that MCA::L3::MCA ADDR L3[55:6] contains a valid cache line				
address and that MCA::L3::MCA_ADDR_L3[5:0] are not part of the address and should be ignored by error				
handling software. A value of 12 indicates that MCA::L3::MCA_ADDR_L3[55:12] contain a valid 4KB memory				
page and that MCA::L3::MCA_ADDR_L3[11:0] should be ignored by error handling software.				
55:0 ErrorAddr . Read-write, Volatile. Reset: Cold,00_0000_0000h. Unless otherwise specified by an error,				
contains the address associated with the error logged in MCA::L3::MCA_STATUS_L3. For physical addresses,				
the most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].				

Table 44: MCA_ADDR_L3 Register

Error Type	Bits	Description
ShadowTag	[55:16]	Reserved
	[15:0]	16'b{8'b{Index}, 2'b{Slice}, 6'b{0}}
MultiHitShadowTag	[55:16]	Reserved
	[15:0]	16'b{8'b{Index}, 2'b{Slice}, 6'b{0}}
Tag	[55:19]	Reserved
	[18:0]	19'b{1'b{Bank[3]}, 7'b{Index}, 3'b{Bank[2:0]}, 2'b{slice},
		6'b{0}}
MultiHitTag	[55:19]	Reserved
	[18:0]	19'b{1'b{Bank[3]}, 7'b{Index}, 3'b{Bank[2:0]}, 2'b{slice},
		6'b{0}}
DataArray	[55:48]	Reserved
	[47:0]	Physical Address
SdpParity	[55:48]	Reserved
	[47:0]	Physical Address
XiVictimQueue	[55:48]	Reserved
	[47:0]	Physical Address
Hwa	[55:34]	Reserved
	[33:0]	Reserved

MSR0000_041F...MSRC000_20E3 [L3 Machine Check Miscellaneous 0] (MCA::L3::MCA_MISC0_L3)

Reset:	D000 0000 0100 0000h.				
	iscellaneous information associated with errors.				
	ccx0_inst[10:7]_aliasMSRLEGACY; MSR0000_04[2B,27,23,1F]				
_ccx1_ir	_ccx1_inst[10:7]_aliasMSRLEGACY; MSR0000_04[3B,37,33,2F]				
_ccx0_inst[10:7]_aliasMSR; MSRC000_20[A:7]3					
	st[10:7]_aliasMSR; MSRC000_20[E:B]3				
	Description				
63	Valid. Reset: 1. 1=A valid CntP field is present in this register.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.				
62	<u> </u>				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.				
61	Locked . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not				
available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.					
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.				
60	IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt				
	generation are not supported.				
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L3::MCA MISC0 L3[Locked]) ? Read-write :				
	Read-only.				
59:56	Reserved.				
55:52	LvtOffset . Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the				
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see				
	Core::X86::Apic::ExtendedInterruptLvtEntries).				
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L3::MCA MISC0 L3[Locked]) ? Read-write :				
	Read-only.				
51	CntEn. Reset: 0. 1=Count thresholding errors.				
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L3::MCA_MISC0_L3[Locked]) ? Read-write :				
	Read-only.				
50:49	ThresholdIntType . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1.00b				
	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI				
	trigger event. 11b = Reserved.				
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L3::MCA_MISC0_L3[Locked]) ? Read-write :				
	Read-only.				
48	Ovrflw . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,				
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is				
	generated.				
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L3::MCA_MISC0_L3[Locked]) ? Read-write :				
	Read-only.				
47:44	Reserved.				
43:32	ErrCnt . Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is				
	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The				
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order				
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.				
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::L3::MCA_MISC0_L3[Locked]) ? Read-write :				
	Read-only.				
31:24	BlkPtr. Read-write. Reset: 01h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.				
23:0	Reserved.				

MSRC000_20[7...E]4 [L3 Machine Check Configuration] (MCA::L3::MCA_CONFIG_L3)

Reset: 0000_0000_0000_0025h.	
Controls configuration of the associated machine check bank.	

	_ccx0_inst[10:7]_aliasMSR; MSRC000_20[A:7]4				
	_ccx1_inst[10:7]_aliasMSR; MSRC000_20[E:B]4				
	l l				
	Reserved.				
38:37	DeferredIntType . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = SMI trigger event. 11b = Reserved.				
36:35	Reserved.				
34	LogDeferredInMcaStat. Read-write. Reset: 0. Init: BIOS,1. 1=Log deferred errors in MCA::L3::MCA_STATUS_L3 and MCA::L3::MCA_ADDR_L3 in addition to MCA::L3::MCA_DESTAT_L3 and MCA::L3::MCA_DEADDR_L3. 0=Only log deferred errors in MCA::L3::MCA_DESTAT_L3 and MCA::L3::MCA_DEADDR_L3. This bit does not affect logging of deferred errors in MCA::L3::MCA_SYND_L3, MCA::L3::MCA_MISCO_L3.				
33	Reserved.				
32	McaXEnable . Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.				
31:6	Reserved.				
5	DeferredIntTypeSupported . Read-only. Reset: 1. 1=MCA::L3::MCA_CONFIG_L3[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::L3::MCA_CONFIG_L3[DeferredErrorLoggingSupported]=1.				
4:3	Reserved.				
2	DeferredErrorLoggingSupported . Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and MCA::L3::MCA_CONFIG_L3[LogDeferredInMcaStat] controls the logging behavior of these errors. MCA::L3::MCA_DESTAT_L3 and MCA::L3::MCA_DEADDR_L3 are supported in this MCA bank. 0=Deferred errors are not supported in this bank.				
1	Reserved.				
0	McaX . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA::L3::MCA_MISC0_L3[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::L3::MCA_STATUS_L3[TCC] is present.				

MSRC000_20[7...E]5 [L3 IP Identification] (MCA::L3::MCA_IPID_L3)

Reset: 0007_00B0_0000_0000h.				
The MCA::L3::MCA_IPID_L3 register is used by software to determine what IP type and revision is associated with the				
MCA bank.				
_ccx0_inst[10:7]_aliasMSR; MSRC000_20[A:7]5				
_ccx1_inst[10:7]_aliasMSR; MSRC000_20[E:B]5				
Bits	Description			
63:48	McaType. Read-only. Reset: 0007h. The McaType of the MCA bank within this IP.			
47:44	Reserved.			
43:32	:32 HardwareID . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.			
31:0	:0 InstanceId . Read-write. Reset: 0000 0000h. The instance ID of this IP. This is initialized to a unique ID per			
	instance of this register.			

MSRC000_20[7...E]6 [L3 Machine Check Syndrome] (MCA::L3::MCA_SYND_L3)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
Logs physical location information associated with error in MCA::L3::MCA_STATUS	_L3 Thread 0	
_ccx0_inst[10:7]_aliasMSR; MSRC000_20[A:7]6		
_ccx1_inst[10:7]_aliasMSR; MSRC000_20[E:B]6		
Bits Description		

63:49	Reserved.		
48:32	Syndrome . Read-write, Volatile. Reset: Cold, 0_0000h. Contains the syndrome, if any, associated with the error		
	logged in MCA::L3::MCA_STATUS_L3. The low-order bit of the syndrome is stored in bit 0, and the syndrome		
	has a length specified by MCA::L3::MCA_SYND_L3[Length]. The Syndrome field is only valid when		
	MCA::L3::MCA_SYND_L3[Length] is not 0.		
31:27	Reserved.		
26:24	ErrorPriority. Read-write, Volatile. Reset: Cold,0h. Encodes the priority of the error logged in		
	MCA::L3::MCA_SYND_L3. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 = Deferred		
	Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.		
23:18	Length . Read-write, Volatile. Reset: Cold,00h. Specifies the length in bits of the syndrome contained in		
	MCA::L3::MCA_SYND_L3[Syndrome]. A value of 0 indicates that there is no valid syndrome in		
	MCA::L3::MCA_SYND_L3. For example, a syndrome length of 9 means that		
	MCA::L3::MCA_SYND_L3[Syndrome] bits [8:0] contains a valid syndrome.		
17:0	ErrorInformation . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the		
	location of the error. Decoding is available in Table 45 [MCA_SYND_L3 Register].		

Table 45: MCA_SYND_L3 Register

Error Type	Bits	Description
ShadowTag	[17:12]	Reserved
	[11:8]	Pack
	[7:3]	Reserved
	[2:0]	Way
MultiHitShadowTag	[17:12]	Reserved
	[11:8]	Pack
	[7:0]	Reserved
Tag	[17:12]	Reserved
	[11:8]	Bank.
	[7:0]	Way
MultiHitTag	[17:0]	Reserved
DataArray	[17:12]	Reserved
	[11:8]	Bank[2:0]
	[7:3]	Reserved
	[2:0]	Way
SdpParity	[17:0]	Reserved
XiVictimQueue	[17:0]	Reserved
Hwa	[17:0]	Reserved

MSRC000 20[7...E]8 [L3 Machine Check Deferred Error Status] (MCA::L3::MCA DESTAT L3)

MISIN	2000_20[7D]0 [Do Machine Check Deferred Error Status] (MCMDSMCM_DESIMI_DS)		
Read-v	Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
Holds	Holds status information for the first deferred error seen in this bank.		
_ccx0_in	ccx0_inst[10:7]_aliasMSR; MSRC000_20[A:7]8		
_ccx1_in	st[10:7]_aliasMSR; MSRC000_20[E:B]8		
Bits	Description		
63	Val. Read-write, Volatile. Reset: Cold, 0. 1=A valid error has been detected (whether it is enabled or not).		
62	Overflow . Read-write, Volatile. Reset: Cold, 0. 1=An error was detected while the valid bit (Val) was set; at least		
	one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the		
	section on overwrite priorities.)		
61:59	Reserved.		
58	AddrV. Read-write, Volatile. Reset: Cold, 0. 1=MCA::L3::MCA_DEADDR_L3 contains address information		

	associated with the error.
57:54	Reserved.
53	SyndV . Read-write, Volatile. Reset: Cold, 0. 1=This error logged information in MCA::L3::MCA_SYND_L3. If
	MCA::L3::MCA_SYND_L3[ErrorPriority] is the same as the priority of the error in
	MCA::L3::MCA_STATUS_L3, then the information in MCA::L3::MCA_SYND_L3 is associated with the error
	in MCA::L3::MCA_DESTAT_L3.
52:45	Reserved.
44	Deferred . Read-write, Volatile. Reset: Cold, 0. 1=A deferred error was created. A deferred error is the result of an
	uncorrectable data error which did not immediately cause a processor exception; poison is created and an
	exception is deferred until the poison data is consumed.
43:0	Reserved.

MSRC000_20[7...E]9 [L3 Deferred Error Address] (MCA::L3::MCA_DEADDR_L3)

Reset:	0000_0000_0000_0000h.		
The M	e MCA::L3::MCA_DEADDR_L3 register stores the address associated with the error in		
	MCA::L3::MCA DESTAT L3. The register is only meaningful if MCA::L3::MCA DESTAT L3[Val]=1 and		
MCA:	::L3::MCA_DESTAT_L3[AddrV]=1. The lowest valid bit of the address is defined by		
MCA:	::L3::MCA_DEADDR_L3[LSB].		
	nst[10:7]_aliasMSR; MSRC000_20[A:7]9		
	nst[10:7]_aliasMSR; MSRC000_20[E:B]9		
Bits	Description		
63:62	Reserved. Read-write. Reset: Cold,0h.		
61:56	LSB. Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in		
	MCA::L3::MCA DEADDR L3[ErrorAddr]. A value of 0 indicates that MCA::L3::MCA DEADDR L3[55:0]		
	contains a valid byte address. A value of 6 indicates that MCA::L3::MCA_DEADDR_L3[55:6] contains a valid		
	cache line address and that MCA::L3::MCA_DEADDR_L3[5:0] are not part of the address and should be ignored		
	by error handling software. A value of 12 indicates that MCA::L3::MCA DEADDR L3[55:12] contain a valid		
	4KB memory page and that MCA::L3::MCA_DEADDR_L3[11:0] should be ignored by error handling software.		
55:0	ErrorAddr. Read-write, Volatile. Reset: Cold,00 0000 0000 0000h. Contains the address, if any, associated with		
	the error logged in MCA::L3::MCA DESTAT L3. The lowest-order valid bit of the address is specified in		
	MCA::L3::MCA DEADDR L3[LSB].		

MSRC001 040[7...E] [L3 Machine Check Control Mask] (MCA::L3::MCA CTL MASK L3)

Read-	Read-write. Reset: 0000_0000_0000_0000h.		
Inhibi	Inhibit detection of an error source.		
_ccx0_ii	nst[10:7]_aliasMSR; MSRC001_040[A:7]		
_ccx1_ir	nst[10:7]_aliasMSR; MSRC001_040[E:B]		
Bits	s Description		
63:8	Reserved.		
7	Hwa. Read-write. Reset: 0. Init: BIOS,1. L3 Hardware Assertion.		
6	XiVictimQueue. Read-write. Reset: 0. L3 Victim Queue Parity Error.		
5	SdpParity . Read-write. Reset: 0. SDP Parity Error from XI.		
4	DataArray. Read-write. Reset: 0. L3M Data ECC Error.		
3	MultiHitTag. Read-write. Reset: 0. L3M Tag Multi-way-hit Error.		
2	Tag. Read-write. Reset: 0. L3M Tag ECC Error.		
1	MultiHitShadowTag. Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error.		
0	ShadowTag. Read-write. Reset: 0. Shadow Tag Macro ECC Error.		

3.17.12 CS

Read-	Read-write. Reset: 0000_0000_0000_0000h.		
0=Dis	0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the		
	corresponding error. The MCA::CS::MCA_CTL_CS register must be enabled by the corresponding enable bit in		
	X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.		
_	_alias[MSR,MSRLEGACY]; MSR[C000214,0000045]0		
	_alias[MSR,MSRLEGACY]; MSR[C0002150,00000454]		
Bits	Description		
63:9	Reserved.		
8	SPF_ECC_ERR . Read-write. Reset: 0. Probe Filter ECC Error: An ECC error occurred on a probe filter access.		
7	ATM_PAR_ERR. Read-write. Reset: 0. Atomic Request Parity Error: Parity error on read of an atomic		
	transaction.		
6	SDP_PAR_ERR . Read-write. Reset: 0. Read Response Parity Error: Parity error on incoming read response data.		
5	FTI_PAR_ERR. Read-write. Reset: 0. Request or Probe Parity Error: Parity error on incoming request or probe		
	response data.		
4	FTI_RSP_NO_MTCH. Read-write. Reset: 0. Unexpected Response: A response was received from the transport		
	layer which does not match any request.		
3	FTI_ILL_RSP. Read-write. Reset: 0. Illegal Response: An illegal response was received from the transport layer.		
2	FTI_SEC_VIOL. Read-write. Reset: 0. Security Violation: A security violation was received from the transport		
	layer.		
1	FTI_ADDR_VIOL. Read-write. Reset: 0. Address Violation: An address violation was received from the		
	transport layer.		
0	FTI_ILL_REQ. Read-write. Reset: 0. Illegal Request: An illegal request was received from the transport layer.		

MSR0000_0451...MSRC000_2151 [CS Machine Check Status] (MCA::CS::MCA_STATUS_CS)

Reset:	0000 0000 0000 0000h.		
	Logs information associated with errors.		
	instCS0 alias[MSR,MSRLEGACY]; MSR[C000214,0000045]1		
	instCS1 alias[MSR,MSRLEGACY]; MSR[C0002151,00000455]		
Bits	Description		
63	Val . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has been read.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
62	Overflow . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. See 3.8 [Machine Check Errors].		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
60	En . Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in MCA::CS::MCA_CTL_CS. This bit is a copy of bit in MCA::CS::MCA_CTL_CS for this error.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
59	MiscV. Reset: Cold,0. 1=Valid thresholding in MCA::CS::MCA MISCO CS.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
58	AddrV. Reset: Cold,0. 1=MCA::CS::MCA ADDR CS contains address information associated with the error.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
57	PCC . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.		

55	TCC. Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The thread which consumed the error is not restartable and must be terminated. Only meaningful when				
	MCA::CS::MCA STATUS CS[PCC]=0.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.				
54	Reserved.				
53	SyndV. Reset: Cold,0. 1=This error logged information in MCA::CS::MCA SYND CS. If				
33	MCA::CS::MCA SYND CS[ErrorPriority] is the same as the priority of the error in				
	MCA::CS::MCA_STND_CS[EntorPriority] is the same as the priority of the error in MCA::CS::MCA_STND_CS[EntorPriority] is the same as the priority of the error in MCA::CS::MCA_STND_CS is associated with the error				
	in MCA::CS::MCA_STATUS_CS, then the information in MCA::CS::MCA_STAD_CS is associated with the error in MCA::CS::MCA_STATUS_CS is associated with the MCA::CS::MCA_STATUS_CS is associat				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.				
52.47	2 2				
_	Reserved.				
46	CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC				
	algorithm. UC indicates whether the error was actually corrected by the processor.				
1.5	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
45	UECC. Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC				
	algorithm. UC indicates whether the error was actually corrected by the processor.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
44	Deferred . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data				
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is				
	consumed.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
43	Poison . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
	Reserved.				
37:32	ErrCoreId. Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is				
	associated with the error; Otherwise this field is reserved.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
31:22	Reserved.				
21:16	ErrorCodeExt. Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause				
	analysis. This field indicates which bit position in MCA::CS::MCA_CTL_CS enables error reporting for the				
	logged error.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
15:0	ErrorCode . Reset: Cold,0000h. Error code for this error. See 3.14 [Error Codes] for details on decoding this				
	field.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				

Table 46: MCA_STATUS_CS[ErrorCodeExt] Decode

Error Type	Bits	Description
FTI_ILL_REQ	[6:0]	0x0
FTI_ADDR_VIOL	[6:0]	0x1
FTI_SEC_VIOL	[6:0]	0x2
FTI_ILL_RSP	[6:0]	0x3
FTI_RSP_NO_MTCH	[6:0]	0x4
FTI_PAR_ERR	[6:0]	0x5
SDP_PAR_ERR	[6:0]	0x6
ATM_PAR_ERR	[6:0]	0x7
SPF_ECC_ERR	[6:0]	0x8

MSR0000_0452...MSRC000_2152 [CS Machine Check Address] (MCA::CS::MCA_ADDR_CS)

Reset:	0000_0000_0000_0000h.		
MCA:	:CS::MCA_ADDR_CS stores an address and other information associated with the error in		
MCA:	MCA::CS::MCA STATUS CS. The register is only meaningful if MCA::CS::MCA STATUS CS[Val]=1 and		
MCA:	:CS::MCA_STATUS_CS[AddrV]=1.		
_instCS0	_alias[MSR,MSRLEGACY]; MSR[C000214,0000045]2		
_instCS1	_alias[MSR,MSRLEGACY]; MSR[C0002152,00000456]		
Bits	Description		
63:62	Reserved. Read-write. Reset: Cold,0h.		
61:56	LSB . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in		
	MCA::CS::MCA ADDR CS[ErrorAddr]. A value of 0 indicates that MCA::CS::MCA ADDR CS[55:0]		
	contains a valid byte address. A value of 6 indicates that MCA::CS::MCA_ADDR_CS[55:6] contains a valid		
	cache line address and that MCA::CS::MCA_ADDR_CS[5:0] are not part of the address and should be ignored		
	by error handling software. A value of 12 indicates that MCA::CS::MCA_ADDR_CS[55:12] contain a valid 4KB		
	memory page and that MCA::CS::MCA_ADDR_CS[11:0] should be ignored by error handling software.		
55:0	ErrorAddr. Read-write, Volatile. Reset: Cold,00_0000_0000_0000h. Unless otherwise specified by an error,		
	contains the address associated with the error logged in MCA::CS::MCA_STATUS_CS. For physical addresses,		
	the most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].		

Table 47: MCA_ADDR_CS Register

Error Type	Bits	Description
FTI_ILL_REQ	[55:0]	Reserved
FTI_ADDR_VIOL	[55:0]	Reserved
FTI_SEC_VIOL	[55:0]	Reserved
FTI_ILL_RSP	[55:0]	Reserved
FTI_RSP_NO_MTCH	[55:0]	Reserved
FTI_PAR_ERR	[55:0]	Reserved
SDP_PAR_ERR	[55:0]	Reserved
ATM_PAR_ERR	[55:0]	Reserved
SPF_ECC_ERR	[55:0]	Reserved

MSR0000 0453...MSRC000 2153 [CS Machine Check Miscellaneous 0] (MCA::CS::MCA MISC0 CS)

MISIN	0000_0435MSRC000_2135 [C5 Machine Check Miscenaneous 0] (MCAC5MCA_Misco_C5)
Reset:	D000_0000_0100_0000h.
Log m	iscellaneous information associated with errors.
	_alias[MSR,MSRLEGACY]; MSR[C000214,0000045]3
_instCS1	_alias[MSR,MSRLEGACY]; MSR[C0002153,00000457]
Bits	Description
63	Valid. Reset: 1. 1=A valid CntP field is present in this register.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
62	CntP. Reset: 1. 1=A valid threshold counter is present.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	Locked . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt
	generation are not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::CS::MCA MISC0 CS[Locked]) ? Read-write :
	Read-only.
59:56	Reserved.
55:52	LvtOffset . Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see

	Core::X86::Apic::ExtendedInterruptLvtEntries).
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::CS::MCA_MISC0_CS[Locked]) ? Read-write :
	Read-only.
51	CntEn. Reset: 0. 1=Count thresholding errors.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::CS::MCA_MISC0_CS[Locked]) ? Read-write : Read-only.
50:49	ThresholdIntType . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1.00b
	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI
	trigger event. 11b = Reserved.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::CS::MCA_MISC0_CS[Locked]) ? Read-write :
	Read-only.
48	Ovrflw . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is
	generated.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::CS::MCA_MISC0_CS[Locked]) ? Read-write :
	Read-only.
47:44	Reserved.
43:32	ErrCnt . Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is
	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::CS::MCA_MISC0_CS[Locked]) ? Read-write :
	Read-only.
31:24	BlkPtr . Read-write. Reset: 01h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

MSRC000_21[4...5]4 [CS Machine Check Configuration] (MCA::CS::MCA_CONFIG_CS)

111011	21 [] Tes machine check configuration] (Merinesin Meri_config_cs)		
	0000_0000_0000_0025h.		
Controls configuration of the associated machine check bank.			
_inst[CS	_inst[CS[1:0]]_aliasMSR; MSRC000_21[5:4]4		
Bits	Description		
63:39	Reserved.		
38:37	237 DeferredIntType . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b =		
	SMI trigger event. 11b = Reserved.		
36:35	Reserved.		
34	LogDeferredInMcaStat. Read-write. Reset: 0. Init: BIOS,1. 1=Log deferred errors in		
	MCA::CS::MCA_STATUS_CS and MCA::CS::MCA_ADDR_CS in addition to MCA::CS::MCA_DESTAT_CS		
	and MCA::CS::MCA_DEADDR_CS. 0=Only log deferred errors in MCA::CS::MCA_DESTAT_CS and		
	MCA::CS::MCA_DEADDR_CS. This bit does not affect logging of deferred errors in		
	MCA::CS::MCA_SYND_CS, MCA::CS::MCA_MISC0_CS.		
33	Reserved.		
32	McaXEnable. Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the		
	MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and		
	fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via		
	Core::X86::Msr::McaIntrCfg.		
31:6	Reserved.		
5	DeferredIntTypeSupported . Read-only. Reset: 1. 1=MCA::CS::MCA_CONFIG_CS[DeferredIntType] controls		
	the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if		
	MCA::CS::MCA_CONFIG_CS[DeferredErrorLoggingSupported]=1.		
4:3	Reserved.		

2	DeferredErrorLoggingSupported . Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and
	MCA::CS::MCA_CONFIG_CS[LogDeferredInMcaStat] controls the logging behavior of these errors.
	MCA::CS::MCA_DESTAT_CS and MCA::CS::MCA_DEADDR_CS are supported in this MCA bank.
	0=Deferred errors are not supported in this bank.
1	Reserved.
0	McaX. Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional
	MISC registers (MISC1-MISC4) are supported. MCA::CS::MCA_MISC0_CS[BlkPtr] indicates the presence of
	the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is
	specifiable by MCA bank. MCA::CS::MCA STATUS CS[TCC] is present.

MSRC000_21[4...5]5 [CS IP Identification] (MCA::CS::MCA_IPID_CS)

Reset: 0000_002E_0000_0000h.		
The MCA::CS::MCA_IPID_CS register is used by software to determine what IP type and revision is associated with the		
MCA bank.		
_inst[CS[1:0]]_aliasMSR; MSRC000_21[5:4]5		
Bits Description		
McaType. Read-only. Reset: 0000h. The McaType of the MCA bank within this IP.		
Reserved.		
43:32 HardwareID . Read-only. Reset: 02Eh. The Hardware ID of the IP associated with the	HardwareID. Read-only. Reset: 02Eh. The Hardware ID of the IP associated with this MCA bank.	
31:0 InstanceId . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initial	InstanceId . Read-write. Reset: 0000 0000h. The instance ID of this IP. This is initialized to a unique ID per	
instance of this register.		

MSRC000_21[4...5]6 [CS Machine Check Syndrome] (MCA::CS::MCA_SYND_CS)

	2000_11[.me]o [es mineme enten symmetrics 1112_es)		
Read-v	Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
Logs p	Logs physical location information associated with error in MCA::CS::MCA_STATUS_CS Thread 0		
_inst[CS	_inst[CS[1:0]]_aliasMSR; MSRC000_21[5:4]6		
Bits	Description		
63:48	Reserved.		
47:32	2 Syndrome . Read-write, Volatile. Reset: Cold,0000h. Contains the syndrome, if any, associated with the error		
	logged in MCA::CS::MCA_STATUS_CS. The low-order bit of the syndrome is stored in bit 0, and the syndrome		
	has a length specified by MCA::CS::MCA_SYND_CS[Length]. The Syndrome field is only valid when		
	MCA::CS::MCA_SYND_CS[Length] is not 0.		
31:27	Reserved.		
26:24	ErrorPriority. Read-write, Volatile. Reset: Cold,0h. Encodes the priority of the error logged in		
	MCA::CS::MCA_SYND_CS. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 =		
	Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.		
23:18	Length. Read-write, Volatile. Reset: Cold,00h. Specifies the length in bits of the syndrome contained in		
	MCA::CS::MCA_SYND_CS[Syndrome]. A value of 0 indicates that there is no valid syndrome in		
	MCA::CS::MCA_SYND_CS. For example, a syndrome length of 9 means that		
	MCA::CS::MCA_SYND_CS[Syndrome] bits [8:0] contains a valid syndrome.		
17:0	ErrorInformation . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the		
	location of the error. Decoding is available in Table 48 [MCA_SYND_CS Register].		

Table 48: MCA_SYND_CS Register

Error Type	Bits	Description
FTI_ILL_REQ	[8:0]	
FTI_ADDR_VIOL	[8:0]	
FTI_SEC_VIOL	[8:0]	
FTI_ILL_RSP	[2:0]	
FTI_RSP_NO_MTCH	[2:0]	
FTI_PAR_ERR	[7:0]	

SDP_PAR_ERR	[7:0]	
ATM_PAR_ERR	[7:0]	
SPF_ECC_ERR	[17:0]	

MSRC000_21[4...5]8 [CS Machine Check Deferred Error Status] (MCA::CS::MCA_DESTAT_CS)

WISIX	2000_21[45]0 [C5 Machine Cheek Deletted Error Status] (MCAC5MCA_DESTAT_C5)			
Read-	Read-write, Volatile. Reset: 0000_0000_0000_0000h.			
Holds status information for the first deferred error seen in this bank.				
_inst[CS	[1:0]]_aliasMSR; MSRC000_21[5:4]8			
Bits	Description			
63	Val . Read-write, Volatile. Reset: Cold,0. 1=A valid error has been detected (whether it is enabled or not).			
62	Overflow . Read-write, Volatile. Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the section on overwrite priorities.)			
61:59	Reserved.			
58	AddrV. Read-write, Volatile. Reset: Cold, 0. 1=MCA::CS::MCA_DEADDR_CS contains address information			
	associated with the error.			
57:54	Reserved.			
53	SyndV . Read-write, Volatile. Reset: Cold,0. 1=This error logged information in MCA::CS::MCA_SYND_CS. If			
	MCA::CS::MCA_SYND_CS[ErrorPriority] is the same as the priority of the error in			
	MCA::CS::MCA_STATUS_CS, then the information in MCA::CS::MCA_SYND_CS is associated with the error			
	in MCA::CS::MCA_DESTAT_CS.			
52:45	Reserved.			
44	Deferred . Read-write, Volatile. Reset: Cold, 0. 1=A deferred error was created. A deferred error is the result of an			
	uncorrectable data error which did not immediately cause a processor exception; poison is created and an			
	exception is deferred until the poison data is consumed.			
43:0	Reserved.			

MSRC000 21[4...5]9 [CS Deferred Error Address] (MCA::CS::MCA DEADDR CS)

MSK	C000_21[45]9 [CS Deferred Error Address] (MCA::CS::MCA_DEADDR_CS)			
Reset:	0000_0000_0000_0000h.			
The MCA::CS::MCA DEADDR CS register stores the address associated with the error in				
MCA::CS::MCA_DESTAT_CS. The register is only meaningful if MCA::CS::MCA_DESTAT_CS[Val]=1 and				
MCA:	:CS::MCA_DESTAT_CS[AddrV]=1. The lowest valid bit of the address is defined by			
	:CS::MCA_DEADDR_CS[LSB].			
	[1:0]]_aliasMSR; MSRC000_21[5:4]9			
Bits	Description			
63:62	Reserved. Read-write. Reset: Cold,0h.			
61:56	LSB . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in			
	MCA::CS::MCA_DEADDR_CS[ErrorAddr]. A value of 0 indicates that MCA::CS::MCA_DEADDR_CS[55:0]			
	contains a valid byte address. A value of 6 indicates that MCA::CS::MCA DEADDR CS[55:6] contains a valid			
	cache line address and that MCA::CS::MCA_DEADDR_CS[5:0] are not part of the address and should be			
	ignored by error handling software. A value of 12 indicates that MCA::CS::MCA_DEADDR_CS[55:12] contain a			
	valid 4KB memory page and that MCA::CS::MCA_DEADDR_CS[11:0] should be ignored by error handling			
	software.			
55:0	ErrorAddr . Read-write, Volatile. Reset: Cold,00_0000_0000_0000h. Contains the address, if any, associated with			
	the error logged in MCA::CS::MCA_DESTAT_CS. The lowest-order valid bit of the address is specified in			
	MCA::CS::MCA_DEADDR_CS[LSB].			

MSRC001_041[4...5] [CS Machine Check Control Mask] (MCA::CS::MCA_CTL_MASK_CS)

	3 (<u> </u>	
Read-write. Reset: 0000_0000_0000_0000h.			
Inhibit detection of an error source.			
_inst[CS[1:0]]_aliasMSR; MSRC001_041[5:4]			
Bits Description			

63:9	Reserved.
8	SPF_ECC_ERR. Read-write. Reset: 0. Probe Filter ECC Error: An ECC error occurred on a probe filter access.
7	ATM_PAR_ERR. Read-write. Reset: 0. Atomic Request Parity Error: Parity error on read of an atomic
	transaction.
6	SDP_PAR_ERR. Read-write. Reset: 0. Read Response Parity Error: Parity error on incoming read response data.
5	FTI_PAR_ERR. Read-write. Reset: 0. Request or Probe Parity Error: Parity error on incoming request or probe
	response data.
4	FTI_RSP_NO_MTCH. Read-write. Reset: 0. Unexpected Response: A response was received from the transport
	layer which does not match any request.
3	FTI_ILL_RSP. Read-write. Reset: 0. Illegal Response: An illegal response was received from the transport layer.
2	FTI_SEC_VIOL. Read-write. Reset: 0. Security Violation: A security violation was received from the transport
	layer.
1	FTI_ADDR_VIOL. Read-write. Reset: 0. Address Violation: An address violation was received from the
	transport layer.
0	FTI_ILL_REQ. Read-write. Reset: 0. Illegal Request: An illegal request was received from the transport layer.

3.17.13 PIE

MSR0000_0458...MSRC000_2160 [PIE Machine Check Control] (MCA::PIE::MCA_CTL_PIE)

Read-	write. Reset: 0000_0000_0000_0000h.		
0=Dis	0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the		
corres	ponding error. The MCA::PIE::MCA_CTL_PIE register must be enabled by the corresponding enable bit in		
Core::	X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.		
_instPIE	_alias[MSR,MSRLEGACY]; MSR[C0002160,00000458]		
Bits	Description		
63:4	Reserved.		
3	FTI_DAT_STAT. Read-write. Reset: 0. Poison data consumption: Poison data was written to an internal PIE		
	register.		
2	GMI . Read-write. Reset: 0. Link Error: An error occurred on a GMI or xGMI link.		
1	CSW. Read-write. Reset: 0. Register security violation: A security violation was detected on an access to an		
	internal PIE register.		
0	HW_ASSERT. Read-write. Reset: 0. Hardware Assert: A hardware assert was detected.		

MSR0000_0459...MSRC000_2161 [PIE Machine Check Status] (MCA::PIE::MCA_STATUS_PIE)

1120110	1000_0455VISICEOU0_2101 [11E Wittenine Cheek Status] (WEAL11EWEALSTATES_11E)	
Reset: 0000_0000_0000_0000h.		
Logs i	nformation associated with errors.	
_instPIE	_alias[MSR,MSRLEGACY]; MSR[C0002161,00000459]	
Bits	Description	
63	Val. Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has	
	been read.	
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.	
62	Overflow . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not	
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.8 [Machine Check	
	Errors].	
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.	
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.	
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.	
60	En. Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in	
	MCA::PIE::MCA_CTL_PIE. This bit is a copy of bit in MCA::PIE::MCA_CTL_PIE for this error.	
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.	

59	MiscV. Reset: Cold,0. 1=Valid thresholding in MCA::PIE::MCA_MISC0_PIE.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	AddrV . Reset: Cold,0. 1=MCA::PIE::MCA_ADDR_PIE contains address information associated with the error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	PCC. Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be
	reinitialized.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	TCC. Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer
	address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The
	thread which consumed the error is not restartable and must be terminated. Only meaningful when
	MCA::PIE::MCA_STATUS_PIE[PCC]=0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	SyndV . Reset: Cold,0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE. If
	MCA::PIE::MCA_SYND_PIE[ErrorPriority] is the same as the priority of the error in
	MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the
	error in MCA::PIE::MCA_STATUS_PIE.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	Reserved.
46	CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	UECC . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	Deferred . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is
	consumed.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	Poison . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
	Reserved.
37:32	ErrCoreId . Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is
	associated with the error; Otherwise this field is reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
	Reserved.
21:16	ErrorCodeExt . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::PIE::MCA_CTL_PIE enables error reporting for the
	logged error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	ErrorCode . Reset: Cold,0000h. Error code for this error. See 3.14 [Error Codes] for details on decoding this
	field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

Table 49: MCA_STATUS_PIE[ErrorCodeExt] Decode

Error Type	Bits	Description

HW_ASSERT	[6:0]	0x0
CSW	[6:0]	0x1
GMI	[6:0]	0x2
FTI DAT STAT	[6:0]	0x3

MSR0000_045A...MSRC000_2162 [PIE Machine Check Address] (MCA::PIE::MCA_ADDR_PIE)

Read-or	nly. Reset: 0000_0000_0000_0000h.
MCA::I	PIE::MCA_ADDR_PIE stores an address and other information associated with the error in
	PIE::MCA_STATUS_PIE. The register is only meaningful if MCA::PIE::MCA_STATUS_PIE[Val]=1 and
	PIE::MCA_STATUS_PIE[AddrV]=1.
_instPIE_a	alias[MSR,MSRLEGACY]; MSR[C0002162,0000045A]
Bits 1	Description
63:62 I	Reserved.
61:56 I	LSB. Read-only. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in
	MCA::PIE::MCA_ADDR_PIE[ErrorAddr]. A value of 0 indicates that MCA::PIE::MCA_ADDR_PIE[55:0]
	contains a valid byte address. A value of 6 indicates that MCA::PIE::MCA_ADDR_PIE[55:6] contains a valid
	cache line address and that MCA::PIE::MCA_ADDR_PIE[5:0] are not part of the address and should be ignored
	by error handling software. A value of 12 indicates that MCA::PIE::MCA_ADDR_PIE[55:12] contain a valid
	4KB memory page and that MCA::PIE::MCA_ADDR_PIE[11:0] should be ignored by error handling software.
55:0 I	ErrorAddr. Read-only. Reset: Cold,00_0000_0000_0000h. Contains the address, if any, associated with the error
1	logged in MCA::PIE::MCA_STATUS_PIE.

Table 50: MCA ADDR PIE Register

Error Type	Bits	Description
HW_ASSERT	[55:0]	Reserved
CSW	[55:0]	Reserved
GMI	[55:0]	Reserved
FTI_DAT_STAT	[55:0]	Reserved

MSR0000_045B...MSRC000_2163 [PIE Machine Check Miscellaneous 0] (MCA::PIE::MCA_MISC0_PIE)

D000_0000_0100_0000h.		
Log miscellaneous information associated with errors.		
_alias[MSR,MSRLEGACY]; MSR[C0002163,0000045B]		
Description		
Valid. Reset: 1. 1=A valid CntP field is present in this register.		
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
CntP. Reset: 1. 1=A valid threshold counter is present.		
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
Locked . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not		
available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.		
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt		
generation are not supported.		
AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::PIE::MCA_MISC0_PIE[Locked]) ? Read-		
write: Read-only.		
Reserved.		
LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the		
APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see		
Core::X86::Apic::ExtendedInterruptLvtEntries).		
AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::PIE::MCA_MISC0_PIE[Locked]) ? Read-		

	write: Read-only.
51	CntEn. Reset: 0. 1=Count thresholding errors.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::PIE::MCA_MISC0_PIE[Locked]) ? Read-
	write: Read-only.
50:49	ThresholdIntType . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1.00b
	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI
	trigger event. 11b = Reserved.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::PIE::MCA_MISC0_PIE[Locked]) ? Read-
	write: Read-only.
48	Ovrflw . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is
	generated.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::PIE::MCA_MISC0_PIE[Locked]) ? Read-
	write: Read-only.
47:44	Reserved.
43:32	ErrCnt . Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is
	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::PIE::MCA_MISC0_PIE[Locked]) ? Read-
	write: Read-only.
31:24	BlkPtr . Read-write. Reset: 01h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

MSRC000_2164 [PIE Machine Check Configuration] (MCA::PIE::MCA_CONFIG_PIE)

Reset:	0000_0002_0000_0025h.
	ols configuration of the associated machine check bank.
	aliasMSR; MSRC0002164
Bits	Description
63:39	Reserved.
	DeferredIntType . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = SMI trigger event. 11b = Reserved.
36:35	Reserved.
33 32	LogDeferredInMcaStat. Read-write. Reset: 0. Init: BIOS,1. 1=Log deferred errors in MCA::PIE::MCA_STATUS_PIE and MCA::PIE::MCA_ADDR_PIE in addition to MCA::PIE::MCA_DESTAT_PIE and MCA::PIE::MCA_DEADDR_PIE. 0=Only log deferred errors in MCA::PIE::MCA_DESTAT_PIE and MCA::PIE::MCA_DEADDR_PIE. This bit does not affect logging of deferred errors in MCA::PIE::MCA_SYND_PIE, MCA::PIE::MCA_MISCO_PIE. Reserved. Read-write. Reset: 1. McaXEnable. Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	DeferredIntTypeSupported . Read-only. Reset: 1. 1=MCA::PIE::MCA_CONFIG_PIE[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::PIE::MCA_CONFIG_PIE[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	DeferredErrorLoggingSupported . Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and MCA::PIE::MCA_CONFIG_PIE[LogDeferredInMcaStat] controls the logging behavior of these errors.

	MCA::PIE::MCA DESTAT PIE and MCA::PIE::MCA DEADDR PIE are supported in this MCA bank.
	0=Deferred errors are not supported in this bank.
1	Reserved.
0	McaX. Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional
	MISC registers (MISC1-MISC4) are supported. MCA::PIE::MCA_MISC0_PIE[BlkPtr] indicates the presence of
	the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is
	specifiable by MCA bank. MCA::PIE::MCA STATUS PIE[TCC] is present.

MSRC000 2165 [PIE IP Identification] (MCA::PIE::MCA IPID PIE)

Reset:	0001_002E_0000_0000h.
The M	ICA::PIE::MCA_IPID_PIE register is used by software to determine what IP type and revision is associated with
the Mo	CA bank.
_instPIE	_aliasMSR; MSRC0002165
Bits	Description
63:48	McaType. Read-only. Reset: 0001h. The McaType of the MCA bank within this IP.
47:44	Reserved.
43:32	HardwareID. Read-only. Reset: 02Eh. The Hardware ID of the IP associated with this MCA bank.
31:0	InstanceId . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per
	instance of this register.

MSRC000_2166 [PIE Machine Check Syndrome] (MCA::PIE::MCA_SYND_PIE)

2000_2100 [112 Machine Cheek Syndrome] (Machine Individual Sind Individual Si		
Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
Logs physical location information associated with error in MCA::PIE::MCA_STATUS_PIE Thread 0		
_aliasMSR; MSRC0002166		
Description		
Reserved.		
Syndrome . Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in		
MCA::PIE::MCA_STATUS_PIE. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a		
length specified by MCA::PIE::MCA_SYND_PIE[Length]. The Syndrome field is only valid when		
MCA::PIE::MCA_SYND_PIE[Length] is not 0.		
Reserved.		
ErrorPriority. Read-write, Volatile. Reset: Cold,0h. Encodes the priority of the error logged in		
MCA::PIE::MCA_SYND_PIE. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 =		
Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.		
Length. Read-write, Volatile. Reset: Cold,00h. Specifies the length in bits of the syndrome contained in		
MCA::PIE::MCA_SYND_PIE[Syndrome]. A value of 0 indicates that there is no valid syndrome in		
MCA::PIE::MCA_SYND_PIE. For example, a syndrome length of 9 means that		
MCA::PIE::MCA_SYND_PIE[Syndrome] bits [8:0] contains a valid syndrome.		
ErrorInformation . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the		
location of the error. Decoding is available in Table 51 [MCA_SYND_PIE Register].		

Table 51: MCA_SYND_PIE Register

Error Type	Bits	Description
HW_ASSERT	[17:0]	Reserved
CSW	[17:0]	Reserved
GMI	[4:0]	
FTI_DAT_STAT	[3:0]	

MSRC000_2168 [PIE Machine Check Deferred Error Status] (MCA::PIE::MCA_DESTAT_PIE)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Holds status information for the first deferred error seen in this bank.	

_instPIE	_instPIE_aliasMSR; MSRC0002168		
Bits	Description		
63	Val. Read-write, Volatile. Reset: Cold, 0. 1=A valid error has been detected (whether it is enabled or not).		
62	Overflow. Read-write, Volatile. Reset: Cold, 0. 1=An error was detected while the valid bit (Val) was set; at least		
	one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the		
	section on overwrite priorities.)		
61:59	Reserved.		
58	AddrV. Read-write, Volatile. Reset: Cold, 0. 1=MCA::PIE::MCA_DEADDR_PIE contains address information		
	associated with the error.		
57:54	Reserved.		
53	SyndV . Read-write, Volatile. Reset: Cold,0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE. If		
	MCA::PIE::MCA_SYND_PIE[ErrorPriority] is the same as the priority of the error in		
	MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the		
	error in MCA::PIE::MCA_DESTAT_PIE.		
52:45	Reserved.		
44	Deferred . Read-write, Volatile. Reset: Cold, 0. 1=A deferred error was created. A deferred error is the result of an		
	uncorrectable data error which did not immediately cause a processor exception; poison is created and an		
	exception is deferred until the poison data is consumed.		
43:0	Reserved.		

MSRC000 2169 [PIE Deferred Error Address] (MCA::PIE::MCA DEADDR PIE)

1110111	2000_2107 [The Deterred Error Address] (MeATheMeA_DEADDR_The)		
Reset:	0000_0000_0000_0000h.		
The M	The MCA::PIE::MCA DEADDR PIE register stores the address associated with the error in		
MCA:	:PIE::MCA_DESTAT_PIE. The register is only meaningful if MCA::PIE::MCA_DESTAT_PIE[Val]=1 and		
MCA:	:PIE::MCA_DESTAT_PIE[AddrV]=1. The lowest valid bit of the address is defined by		
MCA:	:PIE::MCA_DEADDR_PIE[LSB].		
_instPIE	aliasMSR; MSRC0002169		
Bits	Description		
63:62	Reserved. Read-write. Reset: Cold,0h.		
61:56	LSB . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in		
	MCA::PIE::MCA_DEADDR_PIE[ErrorAddr]. A value of 0 indicates that		
	MCA::PIE::MCA_DEADDR_PIE[55:0] contains a valid byte address. A value of 6 indicates that		
	MCA::PIE::MCA_DEADDR_PIE[55:6] contains a valid cache line address and that		
	MCA::PIE::MCA_DEADDR_PIE[5:0] are not part of the address and should be ignored by error handling		
	software. A value of 12 indicates that MCA::PIE::MCA_DEADDR_PIE[55:12] contain a valid 4KB memory		
	page and that MCA::PIE::MCA_DEADDR_PIE[11:0] should be ignored by error handling software.		
55:0	ErrorAddr. Read-write, Volatile. Reset: Cold,00_0000_0000_0000h. Contains the address, if any, associated with		
	the error logged in MCA::PIE::MCA_DESTAT_PIE. The lowest-order valid bit of the address is specified in		
	MCA::PIE::MCA_DEADDR_PIE[LSB].		

MSRC001_0416 [PIE Machine Check Control Mask] (MCA::PIE::MCA_CTL_MASK_PIE)

Read-	write. Reset: 0000_0000_0000_0000h.		
Inhibit	Inhibit detection of an error source.		
_instPIE	_aliasMSR; MSRC0010416		
Bits	Description		
63:4	Reserved.		
3	FTI_DAT_STAT. Read-write. Reset: 0. Poison data consumption: Poison data was written to an internal PIE		
	register.		
2	GMI . Read-write. Reset: 0. Link Error: An error occurred on a GMI or xGMI link.		
1	CSW. Read-write. Reset: 0. Register security violation: A security violation was detected on an access to an		
	internal PIE register.		
0	HW_ASSERT . Read-write. Reset: 0. Hardware Assert: A hardware assert was detected.		

3.17.14 UMC

MSR0000_043C...MSRC000_2100 [UMC Machine Check Control] (MCA::UMC::MCA_CTL_UMC)

Read-write. Reset: 0000_0000_0000_0000h.		
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the		
corresponding error. The MCA::UMC::MCA CTL UMC register must be enabled by the corresponding enable bit in		
Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.		
_instUMC_umc0_alias[MSR,MSRLEGACY]; MSR[C00020F0,0000043C]		
_instUMC_umc1_alias[MSR,MSRLEGACY]; MSR[C000210,0000044]0		
Bits Description		
63:6 Reserved.		
5 WriteDataCrcErr . Read-write. Reset: 0. Write data CRC error. A write data CRC error on the DRAM data bus.		
4 AddressCommandParityErr. Read-write. Reset: 0. Address/command parity error. A parity error on the DRAM		
address/command bus.		
3 ApbErr . Read-write. Reset: 0. Advanced peripheral bus error. An error on the advanced peripheral bus.		
2 SdpParityErr . Read-write. Reset: 0. SDP parity error. A parity error on write data from the data fabric.		
1 WriteDataPoisonErr. Read-write. Reset: 0. Data poison error.		
0 DramEccErr . Read-write. Reset: 0. DRAM ECC error. An ECC error on a DRAM read.		

MSR0000 043D...MSRC000 2101 [UMC Machine Check Status] (MCA::UMC::MCA STATUS UMC)

Reset:	0000_0000_0000_0000h.
Logs i	nformation associated with errors.
	C_umc0_alias[MSR,MSRLEGACY]; MSR[C00020F1,0000043D]
	C_umc1_alias[MSR,MSRLEGACY]; MSR[C000210,0000044]1
	Description
63	Val. Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has
	been read.
(2)	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	Overflow. Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.8 [Machine Check
	Errors].
(1	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.
60	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
60	En. Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in
	MCA::UMC::MCA_CTL_UMC. This bit is a copy of bit in MCA::UMC::MCA_CTL_UMC for this error.
50	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	MiscV. Reset: Cold,0. 1=Valid thresholding in MCA::UMC::MCA_MISCO_UMC.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	AddrV . Reset: Cold,0. 1=MCA::UMC::MCA_ADDR_UMC contains address information associated with the
	error.
L	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	PCC . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be
	reinitialized.
7.6	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read, Write-0-only, Error-on-write-1.
55	TCC. Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer
	address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The
	thread which consumed the error is not restartable and must be terminated. Only meaningful when

	MCA::UMC::MCA_STATUS_UMC[PCC]=0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	SyndV. Reset: Cold,0. 1=This error logged information in MCA::UMC::MCA_SYND_UMC. If
	MCA::UMC::MCA_SYND_UMC[ErrorPriority] is the same as the priority of the error in
	MCA::UMC::MCA_STATUS_UMC, then the information in MCA::UMC::MCA_SYND_UMC is associated with the error in MCA::UMC::MCA_STATUS_UMC.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	Reserved.
46	CECC. Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	UECC . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	Deferred . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	Poison . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:38	Reserved.
37:32	ErrCoreId . Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is
	associated with the error; Otherwise this field is reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	Reserved.
21:16	ErrorCodeExt. Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::UMC::MCA_CTL_UMC enables error reporting for the
	logged error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	ErrorCode. Reset: Cold,0000h. Error code for this error. See 3.14 [Error Codes] for details on decoding this
	field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

Table 52: MCA_STATUS_UMC[ErrorCodeExt] Decode

Error Type	Bits	Description
DramEccErr	[6:0]	0x0
WriteDataPoisonErr	[6:0]	0x1
SdpParityErr	[6:0]	0x2
ApbErr	[6:0]	0x3
AddressCommandParityErr	[6:0]	0x4
WriteDataCrcErr	[6:0]	0x5

MSR0000_043E...MSRC000_2102 [UMC Machine Check Address] (MCA::UMC::MCA_ADDR_UMC)

Reset: 0000_0000_0000_0000h.
MCA::UMC::MCA_ADDR_UMC stores an address and other information associated with the error in
MCA::UMC::MCA_STATUS_UMC. The register is only meaningful if MCA::UMC::MCA_STATUS_UMC[Val]=1 and
MCA::UMC::MCA_STATUS_UMC[AddrV]=1.
_instUMC_umc0_alias[MSR,MSRLEGACY]; MSR[C00020F2,0000043E]
_instUMC_umc1_alias[MSR,MSRLEGACY]; MSR[C000210,0000044]2

Bits	Description
63:62	Reserved. Read-write. Reset: Cold,0h.
61:56	LSB. Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in
	MCA::UMC::MCA_ADDR_UMC[ErrorAddr]. A value of 0 indicates that
	MCA::UMC::MCA_ADDR_UMC[55:0] contains a valid byte address. A value of 6 indicates that
	MCA::UMC::MCA_ADDR_UMC[55:6] contains a valid cache line address and that
	MCA::UMC::MCA_ADDR_UMC[5:0] are not part of the address and should be ignored by error handling
	software. A value of 12 indicates that MCA::UMC::MCA_ADDR_UMC[55:12] contain a valid 4KB memory
	page and that MCA::UMC::MCA_ADDR_UMC[11:0] should be ignored by error handling software.
55:0	ErrorAddr . Read-write, Volatile. Reset: Cold,00_0000_0000_0000h. Unless otherwise specified by an error,
	contains the address associated with the error logged in MCA::UMC::MCA_STATUS_UMC. For physical
	addresses, the most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].

Table 53: MCA_ADDR_UMC Register

Error Type	Bits	Description
DramEccErr	[55:39]	Reserved
	[39:4]	Reserved
WriteDataPoisonErr	[55:0]	Reserved
SdpParityErr	[55:0]	Reserved
ApbErr	[55:30]	Reserved
	[29:0]	Reserved
AddressCommandParityErr	[55:38]	Reserved
	[37:36]	Reserved
	[35:32]	Chip Select
	[31:0]	Reserved
WriteDataCrcErr	[55:38]	Reserved
	[37:36]	Reserved
	[35:32]	Chip Select
	[31:0]	Reserved

MSR0000_043F...MSRC000_2103 [UMC Machine Check Miscellaneous 0] (MCA::UMC::MCA_MISC0_UMC)

1110110	(Merine Marie Content of the Marie Content of the Marie Mari		
Reset:	D000_0000_0100_0000h.		
Log m	Log miscellaneous information associated with errors.		
	_instUMC_umc0_alias[MSR,MSRLEGACY]; MSR[C00020F3,0000043F]		
_instUM	C_umc1_alias[MSR,MSRLEGACY]; MSR[C000210,0000044]3		
Bits	Description		
63	Valid. Reset: 1. 1=A valid CntP field is present in this register.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
62	CntP. Reset: 1. 1=A valid threshold counter is present.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
61	Locked . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not		
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
60	IntP . Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt		
	generation are not supported.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::UMC::MCA_MISC0_UMC[Locked]) ? Read-		
	write: Read-only.		
59:56	Reserved.		
55:52	LvtOffset . Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see		

	Core::X86::Apic::ExtendedInterruptLvtEntries).
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::UMC::MCA_MISC0_UMC[Locked]) ? Read-
	write: Read-only.
51	CntEn. Reset: 0. 1=Count thresholding errors.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::UMC::MCA_MISC0_UMC[Locked]) ? Readwrite : Read-only.
50.49	ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b
30.47	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI
	trigger event. 11b = Reserved.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::UMC::MCA MISC0 UMC[Locked]) ? Read-
	write: Read-only.
48	Ovrflw. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is
	generated.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::UMC::MCA_MISC0_UMC[Locked]) ? Readwrite : Read-only.
47:44	Reserved.
43:32	ErrCnt . Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is
	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::UMC::MCA_MISC0_UMC[Locked]) ? Read-
	write: Read-only.
31:24	BlkPtr. Read-write. Reset: 01h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

MSRC000_2[0F...10]4 [UMC Machine Check Configuration] (MCA::UMC::MCA_CONFIG_UMC)

1110111	2000_2[0110] [[01.00 Miletime enter comiguration] (Mexiconficing confidence)
	0000_0002_0000_0025h.
	ols configuration of the associated machine check bank.
_instUM	C_umc[1:0]_aliasMSR; MSRC000_2[10:0F]4
Bits	Description
63:39	Reserved.
38:37	DeferredIntType . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged.
	00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b =
	SMI trigger event. 11b = Reserved.
36:35	Reserved.
34	LogDeferredInMcaStat. Read-write. Reset: 0. Init: BIOS,1. 1=Log deferred errors in
	MCA::UMC::MCA_STATUS_UMC and MCA::UMC::MCA_ADDR_UMC in addition to
	MCA::UMC::MCA_DESTAT_UMC and MCA::UMC::MCA_DEADDR_UMC. 0=Only log deferred errors in
	MCA::UMC::MCA_DESTAT_UMC and MCA::UMC::MCA_DEADDR_UMC. This bit does not affect logging
	of deferred errors in MCA::UMC::MCA_SYND_UMC, MCA::UMC::MCA_MISC0_UMC.
33	Reserved. Read-write. Reset: 1.
32	McaXEnable. Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the
	MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and
	fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via
	Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	DeferredIntTypeSupported . Read-only. Reset: 1. 1=MCA::UMC::MCA_CONFIG_UMC[DeferredIntType]
	controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if
	$MCA:: UMC:: MCA_CONFIG_UMC[DeferredErrorLoggingSupported] = 1.$
4:3	Reserved.

2	DeferredErrorLoggingSupported . Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and
	MCA::UMC::MCA_CONFIG_UMC[LogDeferredInMcaStat] controls the logging behavior of these errors.
	MCA::UMC::MCA_DESTAT_UMC and MCA::UMC::MCA_DEADDR_UMC are supported in this MCA bank.
	0=Deferred errors are not supported in this bank.
1	Reserved.
0	McaX. Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional
	MISC registers (MISC1-MISC4) are supported. MCA::UMC::MCA_MISC0_UMC[BlkPtr] indicates the
	presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error
	interrupt type is specifiable by MCA bank. MCA::UMC::MCA STATUS UMC[TCC] is present.

MSRC000_2[0F...10]5 [UMC IP Identification] (MCA::UMC::MCA_IPID_UMC)

Reset: 0000_0096_0000_0000h.	
The MCA::UMC::MCA IPID UMC register is used by software to determine what IP type and revision is associated	
with the MCA bank.	
_instUMC_umc[1:0]_aliasMSR; MSRC000_2[10:0F]5	
Bits Description	
63:48 McaType. Read-only. Reset: 0000h. The McaType	pe of the MCA bank within this IP.
47:44 Reserved.	
43:32 HardwareID . Read-only. Reset: 096h. The Har	dware ID of the IP associated with this MCA bank.
31:0 InstanceId . Read-write. Reset: 0000_0000h. Th	e instance ID of this IP. This is initialized to a unique ID per
instance of this register.	

MSRC000 2[0F...10]6 [UMC Machine Check Syndrome] (MCA::UMC::MCA SYND UMC)

	2000_2[0110]0 [01.10 Machine Check Syndrome] (Michine Michine II _51115_0116)		
Read-v	write, Volatile. Reset: 0000_0000_0000_0000h.		
Logs p	Logs physical location information associated with error in MCA::UMC::MCA_STATUS_UMC Thread 0		
_instUM	C_umc[1:0]_aliasMSR; MSRC000_2[10:0F]6		
Bits	Description		
63:48	Reserved.		
47:32	Syndrome . Read-write, Volatile. Reset: Cold,0000h. Contains the syndrome, if any, associated with the error		
	logged in MCA::UMC::MCA_STATUS_UMC. The low-order bit of the syndrome is stored in bit 0, and the		
	syndrome has a length specified by MCA::UMC::MCA_SYND_UMC[Length]. The Syndrome field is only valid		
	when MCA::UMC::MCA_SYND_UMC[Length] is not 0.		
31:27	Reserved.		
26:24	ErrorPriority. Read-write, Volatile. Reset: Cold,0h. Encodes the priority of the error logged in		
	MCA::UMC::MCA_SYND_UMC. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 =		
	Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.		
23:18	Length. Read-write, Volatile. Reset: Cold,00h. Specifies the length in bits of the syndrome contained in		
	MCA::UMC::MCA_SYND_UMC[Syndrome]. A value of 0 indicates that there is no valid syndrome in		
	MCA::UMC::MCA_SYND_UMC. For example, a syndrome length of 9 means that		
	MCA::UMC::MCA_SYND_UMC[Syndrome] bits [8:0] contains a valid syndrome.		
17:0	ErrorInformation . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the		
	location of the error. Decoding is available in Table 54 [MCA_SYND_UMC Register].		

Table 54: MCA_SYND_UMC Register

Error Type	Bits	Description
DramEccErr	[17:16]	Reserved
	[15]	Software-Managed Bad Symbol ID Error
	[14]	Reserved
	[13:8]	Symbol. Only contains valid information if ErrorPriority indicates a corrected error.
	[7]	Reserved

	[6:4]	Cid. Specifies the rank multiply ID for supported DIMMs.
	[3]	Reserved
	[2:0]	Chip Select
WriteDataPoisonErr	[17:0]	Reserved
SdpParityErr	[17:0]	Reserved
ApbErr	[17:0]	Reserved
AddressCommandParityErr	[17:0]	Reserved
WriteDataCrcErr	[17:0]	Reserved

MSRC000 2[0F...10]8 [UMC Machine Check Deferred Error Status] (MCA::UMC::MCA DESTAT UMC)

MSK	2000_2[0F10]8 [UMC Machine Check Deferred Error Status] (MCA::UMC::MCA_DESTAT_UMC)	
Read-	write, Volatile. Reset: 0000_0000_0000_0000h.	
Holds	Holds status information for the first deferred error seen in this bank.	
_instUM	C_umc[1:0]_aliasMSR; MSRC000_2[10:0F]8	
Bits	Description	
63	Val. Read-write, Volatile. Reset: Cold, 0. 1=A valid error has been detected (whether it is enabled or not).	
62	Overflow . Read-write, Volatile. Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the section on overwrite priorities.)	
61:59	Reserved.	
58	AddrV. Read-write, Volatile. Reset: Cold, 0. 1=MCA::UMC::MCA_DEADDR_UMC contains address	
	information associated with the error.	
57:54	Reserved.	
53	SyndV . Read-write, Volatile. Reset: Cold,0. 1=This error logged information in	
	MCA::UMC::MCA_SYND_UMC. If MCA::UMC::MCA_SYND_UMC[ErrorPriority] is the same as the priority	
	of the error in MCA::UMC::MCA_STATUS_UMC, then the information in MCA::UMC::MCA_SYND_UMC is	
	associated with the error in MCA::UMC::MCA_DESTAT_UMC.	
52:45	Reserved.	
44	Deferred . Read-write, Volatile. Reset: Cold, 0. 1=A deferred error was created. A deferred error is the result of an	
	uncorrectable data error which did not immediately cause a processor exception; poison is created and an	
	exception is deferred until the poison data is consumed.	
43:0	Reserved.	

MSRC000 210F...1019 [UMC Deferred Error Address] (MCA::UMC::MCA DEADDR UMC)

MSRC000_2[0F10]9 [UMC Deferred Error Address] (MCA::UMC::MCA_DEADDR_UMC)		
Reset: 0000_0000_0000_0000h.		
The MCA::UMC::MCA_DEADDR_UMC register stores the address associated with the error in		
MCA::UMC::MCA_DESTAT_UMC. The register is only meaningful if MCA::UMC::MCA_DESTAT_UMC[Val]=1		
and MCA::UMC::MCA_DESTAT_UMC[AddrV]=1. The lowest valid bit of the address is defined by		
MCA::UMC::MCA_DEADDR_UMC[LSB].		
_instUMC_umc[1:0]_aliasMSR; MSRC000_2[10:0F]9		
Bits Description		
63:62 Reserved. Read-write. Reset: Cold,0h.		
61:56 LSB . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in		
MCA::UMC::MCA_DEADDR_UMC[ErrorAddr]. A value of 0 indicates that		
MCA::UMC::MCA_DEADDR_UMC[55:0] contains a valid byte address. A value of 6 indicates that		
MCA::UMC::MCA_DEADDR_UMC[55:6] contains a valid cache line address and that		
MCA::UMC::MCA_DEADDR_UMC[5:0] are not part of the address and should be ignored by error handling		
software. A value of 12 indicates that MCA::UMC::MCA_DEADDR_UMC[55:12] contain a valid 4KB memory		
page and that MCA::UMC::MCA_DEADDR_UMC[11:0] should be ignored by error handling software.		
55:0 ErrorAddr . Read-write, Volatile. Reset: Cold,00_0000_0000h. Contains the address, if any, associated with		
the error logged in MCA::UMC::MCA_DESTAT_UMC. The lowest-order valid bit of the address is specified in		
MCA::UMC::MCA_DEADDR_UMC[LSB].		

MSRC000_2[0F...10]A [UMC Machine Check Miscellaneous 1] (MCA::UMC::MCA_MISC1_UMC)

	write. Reset: D000_0000_0100_0000h.		
	Log miscellaneous information associated with errors, as defined by each error type.		
	_instUMC_umc[1:0]_aliasMSR; MSRC000_2[10:0F]A		
Bits	Description		
63	Valid. Read-write. Reset: 1. 1=A valid CntP field is present in this register.		
62	CntP. Read-write. Reset: 1. 1=A valid threshold counter is present.		
61	Locked . Read-write. Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this		
	register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.		
60	IntP. Read-write. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and		
	interrupt generation are not supported.		
59:52	Reserved.		
51	CntEn. Read-write. Reset: 0. 1=Count thresholding errors.		
50:49	ThresholdIntType . Read-write. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set. 00b =		
	No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]) to all cores.		
	10b = SMI trigger event. 11b = Reserved.		
48	Ovrflw . Read-write. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh; also set by		
	hardware if ErrCnt is initialized to FFFh and transitions from FFFh to 000h. When this field is set, ErrCnt no		
	longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.		
47:44	Reserved.		
43:32	ErrCnt . Read-write. Reset: Cold,000h. This is written by software to set the starting value of the error counter.		
	This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no		
	rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors		
	necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not		
	supported.		
31:24	BlkPtr . Read-write. Reset: 01h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.		
23:0	Reserved.		

MSRC001 04[0F...10] [UMC Machine Check Control Mask] (MCA::UMC::MCA CTL MASK UMC)

MSRC001_04[0F10] [UNIC Machine Check Control Mask] (MICA::UMIC::MICA_CTL_MASK_UMIC)		
Read-write. Reset: 0000_0000_0000_0000h.		
Inhibit	Inhibit detection of an error source.	
_instUM	C_umc[1:0]_aliasMSR; MSRC001_04[10:0F]	
Bits	Description	
63:6	Reserved.	
5	WriteDataCrcErr. Read-write. Reset: 0. Write data CRC error. A write data CRC error on the DRAM data bus.	
4	AddressCommandParityErr. Read-write. Reset: 0. Address/command parity error. A parity error on the DRAM	
	address/command bus.	
3	ApbErr. Read-write. Reset: 0. Advanced peripheral bus error. An error on the advanced peripheral bus.	
2	SdpParityErr . Read-write. Reset: 0. SDP parity error. A parity error on write data from the data fabric.	
1	WriteDataPoisonErr. Read-write. Reset: 0. Data poison error.	
0	DramEccErr . Read-write. Reset: 0. DRAM ECC error. An ECC error on a DRAM read.	

3.17.15 Parameter Block

MSR0000_044C...MSRC000_2130 [PB Machine Check Control] (MCA::PB::MCA_CTL_PB)

Read-write. Reset: 0000_0000_0000_0000h.
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the
corresponding error. The MCA::PB::MCA_CTL_PB register must be enabled by the corresponding enable bit in
Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.
instPB alias[MSR,MSRLEGACY]; MSR[C0002130,0000044C]

Bits	Description
63:1	Reserved.
0	EccError. Read-write. Reset: 0. An ECC error in the Parameter Block RAM array.

MSR0000_044D...MSRC000_2131 [PB Machine Check Status] (MCA::PB::MCA_STATUS_PB)

register has
legister mas
ite-1.
vas not
Check
ite-1.
ite-1.
oit in
ite-1.
ite-1.
the error.
ite-1.
peration of
should be
ite-1.
ite-1.
n pointer
re. 1=The
4- 1
ite-1.
th the error
tii tiic ciioi
ite-1.
CC
ite-1.
ECC
ite-1.
able data
ite

	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is	
	consumed.	
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.	
43	Poison . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.	
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.	
42:38	Reserved.	
37:32	ErrCoreId . Reset: Cold,00h. When ErrCoreIdVal=1 this field indicates which core within the processor is	
	associated with the error; Otherwise this field is reserved.	
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.	
31:22	Reserved.	
21:16	ErrorCodeExt . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause	
	analysis. This field indicates which bit position in MCA::PB::MCA_CTL_PB enables error reporting for the	
	logged error.	
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.	
15:0	ErrorCode . Reset: Cold,0000h. Error code for this error. See 3.14 [Error Codes] for details on decoding this	
	field.	
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.	

Table 55: MCA_STATUS_PB[ErrorCodeExt] Decode

Error Type	Bits	Description
EccError	[6:0]	0x0

MSR0000_044E...MSRC000_2132 [PB Machine Check Address] (MCA::PB::MCA_ADDR_PB)

Read-only. Reset: 0000_0000_0000_0000h.		
MCA::PB::MCA_ADDR_PB stores an address and other information associated with the error in		
MCA::PB::MCA STATUS PB. The register is only meaningful if MCA::PB::MCA STATUS PB[Val]=1 and		
MCA::PB::MCA_STATUS_PB[AddrV]=1.		
_instPB_alias[MSR,MSRLEGACY]; MSR[C0002132,0000044E]		
Bits Description		
63:62 Reserved.		
61:56 LSB . Read-only. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in		
MCA::PB::MCA_ADDR_PB[ErrorAddr]. A value of 0 indicates that MCA::PB::MCA_ADDR_PB[55:0]		
contains a valid byte address. A value of 6 indicates that MCA::PB::MCA_ADDR_PB[55:6] contains a valid		
cache line address and that MCA::PB::MCA_ADDR_PB[5:0] are not part of the address and should be ignored		
by error handling software. A value of 12 indicates that MCA::PB::MCA_ADDR_PB[55:12] contain a valid 4KI		
memory page and that MCA::PB::MCA_ADDR_PB[11:0] should be ignored by error handling software.		
55:0 ErrorAddr . Read-only. Reset: Cold,00_0000_0000_0000h. Contains the address, if any, associated with the error		
logged in MCA::PB::MCA STATUS PB.		

Table 56: MCA ADDR PB Register

Error Type	Bits	Description
EccError	[55:0]	Reserved

MSR0000_044F...MSRC000_2133 [PB Machine Check Miscellaneous 0] (MCA::PB::MCA_MISC0_PB)

Reset:	D000_0000_0100_0000h.		
Log m	Log miscellaneous information associated with errors.		
instPB	_alias[MSR,MSRLEGACY]; MSR[C0002133,0000044F]		
Bits	Bits Description		
63	Valid. Reset: 1. 1=A valid CntP field is present in this register.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		

62	CntP. Reset: 1. 1=A valid threshold counter is present.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	Locked . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	IntP . Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt
	generation are not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::PB::MCA_MISC0_PB[Locked]) ? Read-write :
	Read-only.
	Reserved.
55:52	LvtOffset . Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see
	Core::X86::Apic::ExtendedInterruptLvtEntries).
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::PB::MCA_MISC0_PB[Locked]) ? Read-write :
5.1	Read-only.
51	CntEn. Reset: 0. 1=Count thresholding errors.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::PB::MCA_MISC0_PB[Locked]) ? Read-write : Read-only.
50:49	ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1.00b
30.47	= No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI
	trigger event. 11b = Reserved.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::PB::MCA MISC0 PB[Locked]) ? Read-write :
	Read-only.
48	Ovrflw . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is
	generated.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::PB::MCA_MISC0_PB[Locked]) ? Read-write :
	Read-only.
	Reserved.
43:32	ErrCnt . Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is
	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order
	for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn] !MCA::PB::MCA_MISC0_PB[Locked]) ? Read-write :
21.24	Read-only. Plipter Pand write Panet: 01h 00h=Extended MISC MSP block is not valid 01h=Extended MSP block is valid.
23:0	Reserved.

MSRC000_2134 [PB Machine Check Configuration] (MCA::PB::MCA_CONFIG_PB)

Reset: 0	Reset: 0000_0002_0000_0021h.	
Control	Controls configuration of the associated machine check bank.	
_instPB_a	aliasMSR; MSRC0002134	
Bits	Description	
63:39	Reserved.	
38:37	DeferredIntType . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged.	
	00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b =	
	SMI trigger event. 11b = Reserved.	
36:34	Reserved.	
33	Reserved. Read-write. Reset: 1.	
32	McaXEnable. Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the	
	MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and	

	fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5 DeferredIntTypeSupported . Read-only. Reset: 1. 1=MCA::PB::MCA CONFIG PB[DeferredIntType]	
	the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if
	MCA::PB::MCA_CONFIG_PB[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	DeferredErrorLoggingSupported . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and
	the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA_DESTAT and
	MCA_DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	McaX. Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional
	MISC registers (MISC1-MISC4) are supported. MCA::PB::MCA_MISC0_PB[BlkPtr] indicates the presence of
	the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is
	specifiable by MCA bank. MCA::PB::MCA STATUS PB[TCC] is present.

MSRC000_2135 [PB IP Identification] (MCA::PB::MCA_IPID_PB)

Reset: 0000_0005_0000_0000h.
The MCA::PB::MCA_IPID_PB register is used by software to determine what IP type and revision is associated with the
MCA bank.
_instPB_aliasMSR; MSRC0002135
Bits Description
63:48 McaType. Read-only. Reset: 0000h. The McaType of the MCA bank within this IP.
47:44 Reserved.
43:32 HardwareID . Read-only. Reset: 005h. The Hardware ID of the IP associated with this MCA bank.
31:0 InstanceId . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per
instance of this register.

MSRC000 2136 [PB Machine Check Syndrome] (MCA::PB::MCA SYND PB)

1110111	2000_2130 [1 D Machine Check Syndrome] (MCM1 DMCM_STAD_1 D)					
Read-	write, Volatile. Reset: 0000_0000_0000_0000h.					
Logs p	Logs physical location information associated with error in MCA::PB::MCA STATUS PB Thread 0					
instPB	aliasMSR; MSRC0002136					
Bits	Description					
63:33	Reserved.					
32	Syndrome . Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in					
	MCA::PB::MCA_STATUS_PB. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a					
	length specified by MCA::PB::MCA_SYND_PB[Length]. The Syndrome field is only valid when					
	MCA::PB::MCA_SYND_PB[Length] is not 0.					
31:27	Reserved.					
26:24	ErrorPriority. Read-write, Volatile. Reset: Cold,0h. Encodes the priority of the error logged in					
	MCA::PB::MCA_SYND_PB. 3'b000 = No error; 3'b001 = Reserved; 3'b010 = Corrected Error; 3'b011 =					
	Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.					
23:18	Length. Read-write, Volatile. Reset: Cold,00h. Specifies the length in bits of the syndrome contained in					
	MCA::PB::MCA_SYND_PB[Syndrome]. A value of 0 indicates that there is no valid syndrome in					
	MCA::PB::MCA_SYND_PB. For example, a syndrome length of 9 means that					
	MCA::PB::MCA_SYND_PB[Syndrome] bits [8:0] contains a valid syndrome.					
17:0	ErrorInformation . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the					
	location of the error. Decoding is available in Table 57 [MCA_SYND_PB Register].					

Table 57: MCA SYND PB Register

E	D.:	Danamintian
Error Type	Rife	Description
LIIUI IYDC	Dits	Description

EccError [[1/:0] Reserved	EccError	[17:0]	Reserved
---------------------------	----------	--------	----------

MSRC001_0413 [PB Machine Check Control Mask] (MCA::PB::MCA_CTL_MASK_PB)

Read-	write. Reset: 0000_0000_0000_0000h.
Inhibit	t detection of an error source.
instPB	aliasMSR; MSRC0010413
Bits	Description
63:1	Reserved.
0	EccError. Read-write. Reset: 0. An ECC error in the Parameter Block RAM array.

4 SMU Registers

The system management unit (SMU) is a subcomponent of the processor that is responsible for a variety of system and power management tasks during boot and runtime.

4.1 MP0 Configuration Unit Registers

SEVx00010580 [SEV CmdResp mailbox register.] (MP::MP0CRU::SEVCmdResp)

Read-	write. Reset: 0000_0000h.
SEVx00	010580; SEV=NBIFEPFNCFG::BASE_ADDR_3_instNBIF0_func2_aliasHOST[BASE_ADDR]
Bits	Description
31:0	CmdMailbox. Read-write. Reset: 0000_0000h. SEV Cmd Response mailbox register. See: AMD SEV API
	Specification (PID 55766) for details.

SEVx000105E0 [SEV CmdBufAddr_Lo mailbox register.] (MP::MP0CRU::SEVCmdBufLo)

Read-	write. Reset: 0000_0000h.
SEVx00	0105E0; SEV=NBIFEPFNCFG::BASE_ADDR_3_instNBIF0_func2_aliasHOST[BASE_ADDR]
Bits	Description
31:0	RespMailboxLo . Read-write. Reset: 0000_0000h. SEV Command buffer address low mailbox register. See:
	AMD SEV API Specification (PID 55766) for details.

SEVx000105E4 [SEV CmdBufAddr_Hi mailbox register.] (MP::MP0CRU::SEVCmdBufHi)

Read-	write. Reset: 0000_0000h.
SEVx00	0105E4; SEV=NBIFEPFNCFG::BASE_ADDR_3_instNBIF0_func2_aliasHOST[BASE_ADDR]
Bits	Description
31:0	RespMailboxHi . Read-write. Reset: 0000_0000h. SEV Command buffer address high mailbox register. See:
	AMD SEV API Specification (PID 55766) for details.

4.2 Thermal (THM)

The thermal block contains all the features related to temperature sensing, control, and reporting. It includes:

- Temperature collection and calculation using TCON (digital control logic) and TMON and Remote Diode Interface macros.
- Fan speed control for off-chip fans.
- Temperature reporting through the SMBUS interface.

4.2.1 Registers

SMUTHMx00000000 (SMU::THM::THM TCON CUR TMP)

Read-	write. Reset: 0000_0000h.
_aliasSN	IN; SMUTHMx00000000; SMUTHM=0005_9800h
Bits	Description
31:21	CUR_TEMP. Read-write. Reset: 000h. Provides current control temperature.
20	Reserved.
19	CUR_TEMP_RANGE_SEL. Read-write. Reset: 0. 0=Report on 0C to 225C scale range. 1=Report on -49C to
	206C scale range.
18:0	Reserved.

5 Advanced Platform Management Link (APML)

5.1 Overview

The Advanced Platform Management Link (APML) is a SMBus v2.0 compatible 2-wire processor slave interface. APML is also referred as the sideband interface (SBI).

APML is used to communicate with the SBI Temperature Sensor Interface (SB-TSI). For related specifications, see 1.2 [Reference Documents].

5.1.1 Definitions

Table 58: APML Definitions

Term	Description
ARA	Alert response address.
ARP	Address Resolution Protocol
EC	Embedded Controller.
KBC	Keyboard Controller.
Master or SMBus	The device that initiates and terminates all communication and drives the clock, SCL.
Master	
PEC	Packet error code.
POR	Power on reset.
RTS	Remote temperature sensor, typical examples are ADM1032, LM99, MAX6657, EMC1002.
SBI	Sideband interface.
Slave or SMBus slave	The slave cannot initiate SMBus communication and cannot drive the clock but can drive the
	data signal SDA and the alert signal ALERT_L.
TSI	Temperature sensor interface.

5.2 SBI Bus Characteristics

The SBI largely follows SMBus v2.0. This section describes the exceptions.

5.2.1 SMBus Protocol Support

The SBI follows SMBus protocol except:

- The processor does not implement SMBus master functionality.
- The SBI implements the Send Byte/Receive Byte, Read Byte/Write Byte. Block Read/Block Write and
- Block Write-Block Read Process Call SMBus protocols. The Send Byte/Receive Byte SMBus protocol is only supported by SB-TSI.
- Packet error checking (PEC) is not supported by SB-TSI.
- Address Resolution Protocol (ARP) is not implemented.
- Cumulative clock extensions are not enforced.

5.2.2 I2C Support

The processor supports higher I2C-defined speeds as specified in the Physical Layer Characteristics section. The

processor supports the I2C master code transmission in order to reach the high-speed bus mode. Multiple SBI commands may be sent within a single high-speed mode session. Ten-bit addressing is not supported.

5.3 SBI Processor Information

5.3.1 SBI Processor Pins

Up to six processor pins are used for SBI support: two for data transfer, three for address determination and one for an interrupt output. Of the three address pins, one bit is socket_id used to determine which package is addressed. These pins do not have changeable pinstrap. The Serial Interface Clock (SIC) and Serial Interface Data (SID) pins function as the SMBus clock and data pins respectively. The SMBus alert pin (ALERT_L) is used to signal interrupts to the SMBus master.

5.3.1.1 Physical Layer Characteristics

The SIC and SID pins differ from the SMBus specification with regard to voltage. System board voltage translators are necessary to convert the SIC and SID pin voltage levels to that of the SMBus specification. SBI supports frequencies of 100 KHz, 400 KHz over SIC.

5.3.2 Processor States

SBI responds to SMBus traffic except when PWROK is de-asserted (and for a brief period after it is de-asserted).

5.4 SBI Protocols

5.4.1 SBI Modified Block Write-Block Read Process Call

SBI uses a modified SMBus PEC-optional Block Write-Block Read Process Call protocol. The change from the SMBus protocol is support for an optional intermediate PEC byte and Ack after the Ack for Data Byte M. The PEC byte after Data Byte N covers all previous bytes excluding the first PEC byte. Figure below shows the transmission protocol. Each byte in the protocol is sent with the most significant bit first (bit[7]). The master may reset the bus by holding the clock low for 25ms as specified by the SMBus Specification.




Figure 17: SBI Transmission Protocol

5.4.2 SBI Error Detection and Recovery

This section describes the various error detection and recovery methods that can be used on the SBI bus. The important item in providing a high reliability SBI connection is the ability to detect when an error occurs and to gracefully recover from that error. When the SBI connections are noisy, messages can become garbled which, in turn, may cause undefined behavior on the SBI bus. The most common noise sources are cross-talk and clock skew. Cross-talk results when the SBI connections are routed too close to other signal carrying lines. Clock skew is usually a result of higher than expected capacitance, between the SBI signals (clock and / or data) and ground, which causes the master and slave devices to disagree on when data should be stable and when it is allowed to be changing.

5.4.2.1 Error Detection

SBI provides several methods of error detection: protocol ACK/NAK, packet error correction (PEC) fields, and timeouts. The ACK/NAK mechanism is always active in SBI, but the PEC and timeouts are optional.

5.4.2.1.1 ACK/NAK Mechanism

After each byte of an SBI message, the device receiving that byte must either acknowledge (ACK) that it received the byte correctly, or deny (NAK) that the byte was correctly received. This is most easily seen in the case of the address bytes which follow a START (or REPEATED START) sequence, but can be used anywhere in the message. In the case of an address byte, if a slave device recognizes the address, it will respond with an ACK and await the rest of the message. If a slave device does not recognize the message, it will respond with a NAK and ignore the rest of the message.

5.4.2.1.2 Bus Timeouts

Bus timeouts should be enabled to prevent a device waiting indefinitely on a message that may not be coming. Some timeouts are used to prevent the SBI bus from waiting for a response from a CPU that is in a power-saving idle mode. Other timeouts are used to allow the slave device to recognize that the bus master is attempting to reset all of the devices on the SBI bus. Either way, when a device recognizes a timeout, it should abort its current message transfer.

5.4.2.2 Error Recovery

The simplest form of error recovery is a retry. When the bus master detects an unexpected NAK, it should abort the current transfer and retry the message sequence. In some cases, however, a message can be so garbled that a simple retry is insufficient. This can occur, if there are multiple devices on the bus and a garbled address byte has caused the wrong slave device to be selected. That slave device may even continue to transmit during the retry. In those cases, it will be necessary to force a reset of all devices on the SBI bus, before retrying the message transfer.

5.4.2.2.1 SBI Bus Reset

The bus master can hold the clock low for a period longer the standard timeout in order to force slave devices off the bus (see section 3.1.1.3 of the SMBUS Management Guide). All SBI slave devices are required to reset their communications if another device holds the clock line low for longer than TTimeout, min (25 milliseconds). The devices are required to complete their reset within TTimeout, max (35 milliseconds). SBI bus masters should use the extended timeout to force a reset of all slave devices if a simple retry does not remove an error condition.

5.5 SBI Physical Interface

5.5.1 SBI SMBus Address

The SMBus address is really 7 bits. Some vendors and the SMBus specification show the address as 8 bits, left justified with the R/W bit as a write (0) making bit 0. Some vendors use only the 7 bits to describe the address.

5.5.2 SBI Bus Timing

SBI supports 100KHz standard-mode and 400 KHz fast-mode I2C operation. Refer to the standard-mode and fast-mode timing parameters in the I2C specification.

5.5.3 SBI Bus Electrical Parameters

SBI conforms to most of the I2C fast-mode electrical parameters. Table below lists the electrical parameters of SBI that vary from I2C or are specific to SBI.

Table 59: SBI Specific SMBus Electrical Parameters

Symbol	Parameter	Unit	Minimum	Typical	Maximum
VDDIODDR4	Normal bus	V	TBD	1.2	TBD
(Note 1)	voltage				
VIH_DC(SCL,S	Input high voltage	V	TBD	-	TBD
DA)					
VIL_DC(SCL,	Input low voltage	V	TBD	-	-
SDA)					
Input Hysteresis	Vhyst	V	TBD	-	-

of Schmitt Trigger Inputs					
VOL_DC(SDA,	Low level output	V	TBD	-	-
ALERT_L)	voltage at 3				
	mA sink current				

Note 1. Interface voltage is bounded by the AMD processor VDDIO_MEM voltage rail. For DDR4 VDDIO_MEM, VDDIO_MEM_ABCD and VDDIO_MEM_EFGH are nominally 1.2V.

5.5.4 Pass-FET Option

There is a possibility that a device with a standard SMBus interface will not be able to directly interface to SBI. Therefore, pass FETs must be used to create two SkMBus segments, see the following figure.




Figure 18: Pass FET Implementation

Notes:

- SCL and SDA pull-up resistors are the normal pull-up resistors for a SMBus segment, and are not part of the translation circuit. They are shown for completeness.
- The gates of the FETs are tied to a voltage approximately Vgs above the lower rail voltage. A resistive divider is shown, but a convenient power rail will also work.
- Care must be taken to install the FETs so that any body diode does not conduct.
- The key requirement is the high side drive low enough to register as low on the low side (High side Vol < Vil on low side)

6 SB Temperature Sensor Interface (SB-TSI)

6.1 Overview

The SBI temperature sensor interface (SB-TSI) is an emulation of the software and physical interface of a typical 8-pin remote temperature sensor (RTS), see Figure 19 [RTS Thermal Management Example]. The goal is to resemble a typical RTS so that KBC or BMC firmware requires minimal changes for future AMD products, see Figure 20 [SB-TSI Thermal Management Example]. SB-TSI supports the SMBus protocols that typical RTS supports.




Figure 19: RTS Thermal Management Example




Figure 20: SB-TSI Thermal Management Example

Refer to the following external sources for additional information.

- System Management Bus (SMBus) specification. See docSMB.
- I2C-bus Specification and User Manual, Revision 03. See docI2C.

6.1.1 Definitions

Table 60: SB-TSI Definitions

Term	Description
BMC	Base management controller.
TCC	Temperature calculation circuit.
Tetl	Processor temperature control value.

TSM	Temperature sensor macro.
SB-TSI	Sideband Internal Temperature Sensor Interface. See APML.

6.2 SB-TSI Protocol

The SB-TSI largely follows SMBus v2.0 specification except:

- The combined-format repeated start sequence is not supported in standard-mode and fast-mode. The response of the processor's SB-TSI to the sequence in undefined.
- Only 7-bit SMBus addresses are supported.
- SB-TSI implements the Send/Receive Byte and Read/Write Byte protocols.
- SB-TSI registers can only by written using a write byte command.
- Address Resolution Protocol (ARP) is not supported.
- Packet Error Checking (PEC) is not supported.
- The usage of unsupported protocols may lead to an undefined bus condition.
- To release the bus from an undefined condition and to reset the SB-TSI slave, the bus master must hold the clock low for a duration of time that is longer than Ttimeout.max, as specified for SMBus. The time-out needs to be enabled by SBTSI::TimeoutConfig[TimeoutEn]=1.

6.2.1 SB-TSI Send/Receive Byte Protocol

A SMBus master can read SB-TSI registers by issuing a send byte command with the address of the register to be read as the data byte followed by a receive byte command.

6.2.1.1 SB-TSI Address Pointer

The SB-TSI controller has an internal address pointer that is updated when a register is accessed using a read or write byte command or when a send byte command is received. This address pointer is used to determine the address of the register being read when a receive byte command is processed by the controller.

6.2.2 SB-TSI Read/Write Byte Protocol

An SMBus master can read or write SB-TSI registers by issuing a read or a write byte command with the address of the register to be read or written in the command code field.

6.2.3 Alert Behavior

The ALERT_L pin is asserted if (SBTSI::Status[TempHighAlert] || SBTSI::Status[TempLowAlert]) && ~SBTSI::Config[AlertMask] as shown in Figure 3. The following registers also affect temperature alert behavior.

- SBTSI::Config[AraDis]: Disables ARA response.
- SBTSI::UpdateRate[UpRate]: Specifies rate at which temperature thresholds are checked.
- {SBTSI::HiTempInt[HiTempInt], SBTSI::HiTempDec[HiTempDec]}: Sets high temperature threshold.
- {SBTSI::LoTempInt[LoTempInt], SBTSI::LoTempDec[LoTempDec]}: Sets low temperature threshold.
- SBTSI::AlertThreshold[AlertThr]: Specifies number of consecutive temperature samples to assert an alert.
- SBTSI::AlertConfig[AlertCompEn]: Specifies ALERT L pin to be in latched or comparator mode. Affects ARA.




Figure 21: Alert Assertion Diagram

6.2.4 Atomic Read Mechanism

To ensure that the two required reads (integer and decimal) for reading the CPU temperature are always originated from one temperature value, atomic reading procedures are required. SB-TSI offers functions to maintain atomicity between the temperature integer and decimal bytes.

[The SB-TSI Configuration Register] SBTSI::Config[ReadOrder] specifies the order for reading integer and decimal part of the CPU temperature value for atomic CPU temperature reads. If SBTSI::Config[ReadOrder] is 0, then a read of the integer part (SBTSI::CpuTempInt) of the CPU temperature triggers a latch of the decimal part (SBTSI::CpuTempDec) until the next read of the integer part. This latch syncs the decimal part with the integer part. The integer part is continuously updated.

If SBTSI::Config[ReadOrder] is 1, then the read order to ensure atomicity is reversed, i.e. decimal part = first, integer part = second.

If it is not possible to ensure a dedicated read order as described above, the Run/Stop bit ([The SB-TSI Configuration Register] SBTSI::Config[RunStop]) may be used to provide atomicity of reading the CPU temperature. If this bit is 0, the CPU temperature registers are updated continuously. If it is 1, they get frozen and always deliver their last value on read requests.

- Set SBTSI::Config[RunStop].
- Read the integer (SBTSI::CpuTempInt) or the decimal (SBTSI::CpuTempDec) part of the CPU temperature.
- Read the remaining part of the CPU temperature.
- Clear SBTSI::Config[RunStop].

6.2.5 SB-TSI Temperature and Threshold Encodings

SB-TSI CPU temperature readings and limit registers encode the temperature in increments of 0.125 from 0 to 255.875. The high byte represents the integer portion of the temperature from 0 to 255. One increment in the high byte is equivalent to a step of one. The upper three bits of the low byte represent the decimal portion of the temperature. One increment of these bits is equivalent to a step of 0.125.

Table 61: SB-TSI CPU Temperature and Threshold Encoding Examples

	1	1
Temperature	Temperature High Byte	Temperature Low Byte
	SBTSI::CpuTempInt[CpuTempInt]	SBTSI::CpuTempDec[CpuTempDec]
	SBTSI::HiTempInt[HiTempInt]	SBTSI::HiTempDec[HiTempDec]

	SBTSI::LoTempInt[LoTempInt]	SBTSI::LoTempDec[LoTempDec]
0.000 °C	0000_0000Ь	0000_0000b
1.000 °C	0000_0001b	0000_0000b
25.125 °C	0001_1001b	0010_0000b
50.875 °C	0011_0010b	1110_0000b
90.000 °C	0101 1010b	0000 0000Ь

6.2.6 SB-TSI Temperature Offset Encoding

By default, SBTSI::CpuTempInt and SBTSI::CpuTempDec provide Tctl from the processor. Refer to the BIOS and Kernel Developer's Guide for the processor family for further details on Tctl. The temperature offset registers allow the system to adjust the SB-TSI temperature from Tctl.

The SB-TSI temperature offset registers use a different encoding in order to provide negative temperature values. SBTSI::CpuTempOffInt[CpuTempOffInt] and SBTSI::CpuTempOffDec[CpuTempOffDec] form an 11-bit 2's complement value representing the temperature offset. The high byte encodes the integer portion of the temperature and the upper three bits of the low byte represent the fractional portion of the temperature offset. One increment of these bits is equivalent to a step of 0.125 °C. After reset the offset is always set to 0 °C. Software needs to adjust the offset to the appropriate level.

Table 62: SB-TSI Temperature Offset Encoding Examples

Temperature	Temperature High Byte SBTSI::CpuTempOffIn	Temperature Low Byte SBTSI::CpuTempOffDe
	t[CpuTempOffInt]	c[CpuTempOffDec]
-10.375 °C	1111_0101b	1010_0000b
-0.250 °C	1111_1111b	1100_0000b
0.000 °C	0000_0000b	0000_0000b
0.875 °C	0000_0000b	1110_0000b
10.000 °C	0000_1010b	0000_0000b

6.3 SB-TSI Physical Interface

This chapter describes the physical interface of the SB-TSI.

6.3.1 SB-TSI SMBus Address

The SMBus address is really 7 bits. Some vendors and the SMBus specification show the address as 8 bits, left justified with the R/W bit as a write (0) making bit 0. Some vendors use only the 7 bits to describe the address. The SB-TSI address is normally 98h (1001 100W) or 4Ch (100 1100). The address could vary with address select pins.

Table 63: SB-TSI Address Encodings

Socket ID	SB-TSI Address
0b	98h
1b	90h

6.3.2 SB-TSI Bus Timing

SB-TSI supports standard-mode (100 kHz) and fast-mode (400 kHz) according to the I2C-bus Specification and User Manual.

6.3.3 SB-TSI Bus Electrical Parameters

SB-TSI conforms to most of the I2C fast-mode electrical parameters. See the Electrical Data Sheet for the processor family for electrical parameters.

6.3.4 Pass-FET Option

The KBC may not have the capability to directly interface to SB-TSI. Pass FETs may be used to create two SMBus segments, see Figure 4.




Figure 22: Pass FET Implementation

Notes:

- SCL and SDA pull-up resistors (R5 and R6, respectively) are the normal pull-up resistors for an SMBus segment and are not part of the translation circuit. They are shown for completeness.
- The gates of the FETs are tied to a voltage approximately Vgs above the lower rail voltage. A resistive divider is shown, but a convenient power rail would do nicely.
- Care must be taken to install the FETs so that any body diode does not conduct.
- The key requirement is that the high side drive low enough to register as a low on the low side. (High side Vol < Vil on low side)

6.4 SB-TSI Registers

Reads to unimplemented registers return 00h. Writes to unimplemented registers are discarded.

SBTSIx01 [CPU Integer Temperature] (SBTSI::CpuTempInt)

Read-only. Reset: XXh.		
The CPU temperature is calculated by adding the CPU temperature offset (SBTSI::CpuTempOffInt,		
SBTSI::CpuTempOffDec) to the processor control temperature (Tctl). SBTSI::CpuTempInt and SBTSI::CpuTempDec		
combine to return the CPU temperature. For the temperature encoding, see 6.2.5 [SB-TSI Temperature and Threshold		
[Encodings]		
Bits Description		
7:0 CpuTempInt : integer CPU temperature value . Read-only. Reset: Cold,XXh. This field returns the integer		

Reserved.

2:0

portion of the CPU temperature.

SBTSIx02 [SB-TSI Status] (SBTSI::Status)

Read-only, Volatile. Reset: XXh.			
If SBTSI::AlertConfig[AlertCompEn]==0, the temperature alert is latched high until the alert is read. If			
SBTS	I::AlertConfig[AlertCompEn]==1, the alert is cleared when the temperature does not meet the threshold conditions		
for ter	mperature and number of samples. See 6.2.3 [Alert Behavior].		
Bits	Bits Description		
7:5	Reserved.		
4	TempHighAlert : temperature high alert . Read-only, Volatile. Reset: Cold, X. 1=Indicates that the CPU		
	temperature is greater than or equal to the high temperature threshold (SBTSI::HiTempInt, SBTSI::HiTempDec)		
	for SBTSI::AlertThreshold[AlertThr] consecutive samples. 0=Indicates that the CPU tempera- ture is less than the		
	high temperature threshold (SBTSI::HiTempInt, SBTSI::HiTempDec) for SBTSI::AlertThreshold[AlertThr]		
	samples and SBTSI::AlertConfig[AlertCompEn]=1. Hardware will clear this bit when read if		
	SBTSI::AlertConfig[AlertCompEn]=0.		
3	TempLowAlert: temperature low alert. Read-only, Volatile. Reset: Cold, X. 1=Indicates that the CPU		
	temperature is less than or equal to the low temperature threshold (SBTSI::LoTempInt, SBTSI::LoTempDec) for		
	SBTSI::AlertThreshold[AlertThr] consecutive samples. 0=Indicates the CPU temperature is greater than the low		
	temperature threshold (SBTSI::LoTempInt, SBTSI::LoTempDec) for SBTSI::AlertThreshold[AlertThr] samples		

and SBTSI::AlertConfig[AlertCompEn]=1. Hardware will clear this bit when read if

SBTSIx03 [SB-TSI Configuration] (SBTSI::Config)

SBTSI::AlertConfig[AlertCompEn]=0.

SD151x05 [SD-151 Collingui attoli] (SD151Colling)			
Reset:	Reset: 00h.		
The bi	The bits in this register are read-only and can be written by writing to the corresponding bits in SBTSI::ConfigWr. See		
6.2.3 [[Alert Behavior] and 6.2.4 [Atomic Read Mechanism].		
Bits	Description		
7	AlertMask: alert mask. Read-only, Volatile. Reset: Cold, 0. 0=ALERT_L pin enabled. 1=ALERT_L pin disabled		
	and does not assert. IF (SBTSI::Config[AraDis]==0) THEN Read-only; set-by-hardware. ELSE Read-only		
	ENDIF. Hardware sets this bit if SBTSI::Config[AraDis]=0, either SBTSI::Status[TempHighAlert]==1 or		
	SBTSI::Status[TempLowAlert]==1, and a successful ARA is sent.		
6	RunStop: run stop. Read-only. Reset: Cold,0. 0=Updates to SBTSI::CpuTempInt and SBTSI::CpuTempDec and		
	the alert comparisons are enabled; Alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the		
	corresponding timer (specified by SBTSI::UpdateRate[UpRate]) continue to update. 1=Updates to		
	SBTSI::CpuTempInt and SBTSI::CpuTempDec and the alert comparisons are disabled; Alert history counters		
	(specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding timer (specified by		
	SBTSI::UpdateRate[UpRate]) are stopped. See 6.2.4 [Atomic Read Mechanism] for further details.		
5	ReadOrder : atomic read order . Read-only. Reset: Cold,0. 0=Reading SBTSI::CpuTempInt causes the state of		
	SBTSI::CpuTempDec to be latched. 1=Reading SBTSI::CpuTempDec causes the state of SBTSI::CpuTempInt to		
	be latched. See 6.2.4 [Atomic Read Mechanism] for further details.		
4:2	Reserved.		
1	AraDis: ARA disable. Read-only. Reset: Cold,0. Read-only. 1=ARA response disabled.		
0	Reserved.		

SBTSIx04 [Update Rate] (SBTSI::UpdateRate)

Read-write. Reset: 08h.		
Bits	Description	
7:0	UpRate : update rate . Read-write. Reset: Cold,08h. This field specifies the rate at which CPU temperature is	
	compared against the temperature thresholds to determine if an alert event has occurred. Write access causes a	
	reset of the alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding timer	
	(specified by SBTSI::UpdateRate[UpRate]).	

ValidValues:	
Value	Description
00h	0.0625 Hz
01h	0.125 Hz
02h	0.25 Hz
03h	0.5 Hz
04h	1 Hz
05h	2 Hz
06h	4 Hz
07h	8 Hz
08h	16 Hz
09h	32 Hz
0Ah	64 Hz
FFh-	Reserved.
0Bh	

SBTSIx07 [High Temperature Integer Threshold] (SBTSI::HiTempInt)

Read-write. Reset: 46h.

The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold. SBTSI::HiTempInt and SBTSI::HiTempDec combine to specify the high temperature threshold. See 6.2.5 [SB-TSI Temperature and Threshold Encodings]. Reset value equals 70 °C. Write access causes a reset of the alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding timer (specified by SBTSI::UpdateRate[UpRate]). See 6.2.3 [Alert Behavior].

	(~F
Bits	Description
7:0	HiTempInt: high temperature integer threshold. Read-write. Reset: Cold,46h. This field specifies the integer
	portion of the high temperature threshold.

SBTSIx08 [Low Temperature Integer Threshold] (SBTSI::LoTempInt)

Read-write. Reset: 00h.

The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold. SBTSI::LoTempInt and SBTSI::LoTempDec combine to specify the low temperature threshold. See 6.2.5 [SB-TSI Temperature and Threshold Encodings]. Write access causes a reset of the alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding timer (specified by SBTSI::UpdateRate[UpRate]). See 6.2.3 [Alert Behavior].

Bits	Description
7	LoTempInt : low temperature integer threshold. Read-write. Reset: Cold,0. This field specifies the integer
	portion of the low temperature threshold.
6:0	Reserved.

SBTSIx09 [SB-TSI Configuration Write] (SBTSI::ConfigWr)

Sb151x07 [Sb-151 Collingui attoli Witte] (Sb151Colling Wi)		
Read-	Read-write. Reset: 00h.	
This re	This register provides write access to SBTSI::Config.	
Bits	Sits Description	
7	AlertMask: alert mask. Read-write. Reset: Cold,0. See SBTSI::Config[AlertMask].	
6	RunStop: run stop. Read-write. Reset: Cold,0. See SBTSI::Config[RunStop].	
5	ReadOrder: atomic read order. Read-write. Reset: Cold,0. See SBTSI::Config[ReadOrder].	
4:2	Reserved.	
1	AraDis: ARA disable. Read-write. Reset: Cold,0. See SBTSI::Config[AraDis].	
0	Reserved.	

SBTSIx10 [CPU Decimal Temperature] (SBTSI::CpuTempDec)

Read-	Read-only. Reset: X0h.	
See SI	See SBTSI::CpuTempInt.	
Bits	Description	
7:5	CpuTempDec: decimal CPU temperature value. Read-only. Reset: Cold,XXXb. Read-only. This field returns	
	the decimal portion of the CPU temperature.	
4:0	Reserved.	

SBTSIx11 [CPU Temperature Offset High Byte] (SBTSI::CpuTempOffInt)

Read-	Read-write. Reset: 00h.	
SBTS	SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset. See 6.2.6 [SB-	
TSI Te	emperature Offset Encoding] for encoding details.	
Bits	Description	
7:0	CpuTempOffInt: CPU temperature integer offset. Read-write. Reset: Cold,00h. This field specifies the integer	
	portion of the CPU temperature offset added to Tctl to calculate the CPU temperature. Write access causes a reset	
	of the alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding timer	
	(specified by SBTSI::UpdateRate[UpRate]).	

SBTSIx12 [CPU Temperature Decimal Offset] (SBTSI::CpuTempOffDec)

Read-	Read-write. Reset: 00h.		
See S	See SBTSI::CpuTempOffInt.		
Bits	Bits Description		
7:5	CpuTempOffDec : CPU temperature decimal offset . Read-write. Reset: Cold,0h. This field specifies the decimal/fractional portion of the CPU temperature offset added to Tctl to calculate the CPU temperature. Write access causes a reset of the alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding timer (specified by SBTSI::UpdateRate[UpRate]).		
4:0	Reserved.		

SBTSIx13 [High Temperature Decimal Threshold] (SBTSI::HiTempDec)

Read-	Read-write. Reset: 00h.	
See Sl	BTSI::HiTempInt.	
Bits	Description	
	HiTempDec: high temperature decimal threshold. Read-write. Reset: Cold,0h. This field specifies the decimal	
	portion of the high temperature threshold.	
4:0	Reserved.	

SBTSIx14 [Low Temperature Decimal Threshold] (SBTSI::LoTempDec)

Read-	Read-write. Reset: 00h.	
See SI	BTSI::LoTempInt.	
Bits	Description	
	LoTempDec: low temperature decimal threshold. Read-write. Reset: Cold,0h. This field specifies the decimal	
	portion of the low temperature threshold.	
4:0	Reserved.	

SBTSIx22 [Timeout Configuration] (SBTSI::TimeoutConfig)

Read-	Read-write. Reset: 80h.	
Bits	Bits Description	
7	TimeoutEn: SMBus timeout enable. Read-write. Reset: Cold,1. 0=SMBus defined timeout support disabled.	
	1=SMBus defined timeout support enabled. SMBus timeout enable.	
6:0	Reserved.	

SBTSIx32 [Alert Threshold Register] (SBTSI::AlertThreshold)

Read-	Read-write. Reset: 00h.		
See 6.	See 6.2.3 [Alert Behavior].		
Bits	Descript	tion	
7:3	Reserved.		
2:0	AlertThr: alert threshold. Read-write. Reset: Cold,0h. Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set. SBTSI::AlertConfig[AlertCompEn]=1 it specifies the number of consecutive CPU temperature samples for what a temperature alert condition need to remain not valid before the corresponding alert bit gets cleared. Write accesses the alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding timer (specified by SBTSI::UpdateRate[UpRate]). Details in SBTSI::Status.		
	ValidValues:		
	Value Description		
	0h	1 Sample	
	6h-1h	<value+1> Samples</value+1>	
	7h	8 Samples	

SBTSIxBF [Alert Configuration] (SBTSI::AlertConfig)

2212	SETSTIFF [THEFT COMING WITH [(SETSTIFF COMING)]	
Read-	Read-write. Reset: 0Xh.	
Bits	Bits Description	
7:1	Reserved.	
0	AlertCompEn: alert comparator mode enable. Read-write. Reset: Cold,X. 0=SBTSI::Status[TempHighAlert]	
	and SBTSI::Status[TempLowAlert] are read clear. 1=SBTSI::Status[TempHighAlert] and	
	SBTSI::Status[TempLowAlert] are read only; ARA response disabled. Write access does not change the alert	
	history counters (specified by SBTSI::AlertThreshold[AlertThr]) or the corresponding timer (specified by	
	SBTSI::UpdateRate[UpRate]). See SBTSI::Status.	

SBTSIxFE [Manufacture ID] (SBTSI::ManId)

	t 1()	
Read-	Read-only. Reset: 00h.	
Bits	Description	
7:1	Reserved.	
0	ManId: Manufacture ID. Read-only. Reset: Cold,0. Returns the AMD manufacture ID.	

SBTSIxFF [Revision] (SBTSI::Revision)

Read-	only. Reset: 04h.
Bits	Description
7:0	Revision : SB-TSI revision . Read-only. Reset: Cold,04h. Specifies the SBI temperature sensor interface revision.

List of Namespaces

Namespace	Heading(s)
Core::X86::Apic	2.1.8.2.2 [Local APIC
•	Registers]
Core::X86::Cpuid	2.1.9.1 [CPUID Instruction
	Functions]
Core::X86::Msr	2.1.10.1 [MSRs -
	MSR0000_xxxx]
	2.1.10.2 [MSRs -
	MSRC000_0xxx]
	2.1.10.3 [MSRs -
	MSRC001_0xxx]
	2.1.10.4 [MSRs -
C MOC D C	MSRC001_1xxx]
Core::X86::Pmc::Core	2.1.11.2 [Large Increment per
	Cycle Events]
	2.1.11.3.1 [Floating Point (FP) Events]
	2.1.11.3.2 [LS Events]
	2.1.11.3.3 [IC and BP Events]
	2.1.11.3.4 [DE Events]
	2.1.11.3.5 [EX (SC) Events]
	2.1.11.3.6 [L2 Cache Events.]
Core::X86::Pmc::L3	2.1.11.4.1 [L3 Cache PMC
	Events]
Core::X86::Smm	2.1.8.1.6 [System
	Management State]
IO	2.1.5 [PCI Configuration
	Legacy Access]
MCA::CS	3.17.12 [CS]
MCA::DE	3.17.8 [DE]
MCA::EX	3.17.9 [EX]
MCA::FP	3.17.10 [FP]
MCA::IF	3.17.6 [IF]
MCA::L2	3.17.7 [L2]
MCA::L3	3.17.11 [L3 Cache]
MCA::LS	3.17.5 [LS]
MCA::PB	3.17.15 [Parameter Block]
MCA::PIE	3.17.13 [PIE]
MCA::UMC	3.17.14 [UMC]
MP::MP0CRU	4.1 [MP0 Configuration Unit
	Registers]
SBTSI	6.4 [SB-TSI Registers]
SMU::THM	4.2.1 [Registers]

OSRR for AMD Family 17h processors, Models 00h-2Fh

List of Definitions

ABS: ABS(integer expression): Remove sign from signed value.

ARA: Alert response address.

ARP: Address Resolution Protocol

BAR: The BAR, or base address register, physical register mnemonic format is of the form PREFIXxZZZ.

BMC: Base management controller.

CEIL: CEIL(real expression): Rounds real number up to nearest integer. Configurable: Indicates that the access type is configurable as described by the documentation.

COUNT: COUNT(integer expression): Returns the number of binary 1's in

CPUID: The CPUID, or x86 processor identification state, physical register mnemonic format is of the form CPUID FnXXXX XXXX EiX[xYYY], where XXXX_XXXX is the hex value in the EAX and YYY is the hex value

docACPI: Advanced Configuration and Power Interface (ACPI) Specification. http://www.acpi.info.

docAPM1: AMD64 Architecture Programmer's Manual Volume 1: Application Programming, order# 24592.

docAPM2: AMD64 Architecture Programmer's Manual Volume 2: System Programming, order# 24593.

docAPM3: AMD64 Architecture Programmer's Manual Volume 3:

Instruction-Set Reference, order# 24594.

docAPM4: AMD64 Architecture Programmer's Manual Volume 4: 128-Bit and 256-Bit Media Instructions, order# 26568.

docAPM5: AMD64 Architecture Programmer's Manual Volume 5: 64-Bit Media and x87 Floating-Point Instructions, order# 26569.

docI2C: I2C Bus Specification.

http://www.nxp.com/documents/user manual/UM10204.pdf

docIOMMU: AMD I/O Virtualization TechnologySpecification, order# 48882

docJEDEC: JEDEC Standards. http://www.jedec.org.

docPCIe: PCI Express® Specification. http://www.pcisig.org.

docPCIIb: PCI Local Bus Specification. http://www.pcisig.org.

docRAS: RAS Feature Enablement for AMD Family 17h Models 00h-0Fh, order# 55987.

docRevG: Revision Guide for AMD Family 17h Models 00h-0Fh

Processors, order# 55449.

EC: Embedded Controller.

Error-on-read: Error occurs on read. Error-on-write: Error occurs on write.

Error-on-write-0: Error occurs on bitwise write of 0.

Error-on-write-1: Error occurs on bitwise write of 1.

FLOOR: FLOOR(integer expression): Rounds real number down to nearest integer.

Inaccessible: Not readable or writable (e.g., Hide? Inaccessible: Read-Write).

KBC: Keyboard Controller.

MAX: MAX(integer expression list): Picks maximum integer or real value of comma separated list.

MIN: MIN(integer expression list): Picks minimum integer or real value of comma separated list.

MSR: The MSR, or x86 model specific register, physical register mnemonic format is of the form MSRXXXX_XXXX, where XXXX_XXXX is the hexadecimal MSR number. This space is accessed through x86 defined RDMSR and WRMSR instructions.

PCICFG: The PCICFG, or PCI defined configuration space, physical register mnemonic format is of the form DXFYxZZZ.

PEC: Packet error code.

PMC: The PMC, or x86 performance monitor counter, physical register mnemonic format is any of the forms {PMCxXXX, L2IPMCxXXX,

NBPMCxXXX}, where XXX is the performance monitor select. POR: Power on reset.

POW: POW(base, exponent): POW(x,y) returns the value x to the power of

Reserved-write-as-0: Reads are undefined. Must always write 0.

Reserved-write-as-1: Reads are undefined. Must always write 1.

ROUND: ROUND(real expression): Rounds to the nearest integer; halfway rounds away from zero.

RTS: Remote temperature sensor, typical examples are ADM1032, LM99,

MAX6657, EMC1002.

SB-TSI: Sideband Internal Temperature Sensor Interface. See APML.

SBI: Sideband interface.

TCC: Temperature calculation circuit.

Tctl: Processor temperature control value.

TSI: Temperature sensor interface.

TSM: Temperature sensor macro.

UNIT: UNIT(register field reference): Input operand is a register field reference that contains a valid values table that defines a value with a unit (e.g., clocks, ns, ms, etc). This function takes the value in the register field and returns the value associated with the unit (e.g., If the field had a valid value definition where 1010b was defined as 5 ns). Then if the field had the value of 1010b, then UNIT() would return the value 5.

Unpredictable: The behavior of both reads and writes is unpredictable. Volatile: Indicates that a register field value may be modified by hardware, firmware, or microcode when fetching the first instruction and/or might have read or write side effects. No read may depend on the results of a previous read and no write may be omitted based on the value of a previous read or

Write-0-only: Writing a 0 clears to a 0; Writing a 1 has no effect. If not associated with Read, then reads are undefined.

Write-1-only: Writing a 1 sets to a 1; Writing a 0 has no effect. If not associated with Read, then reads are undefined.

Write-1-to-clear: Writing a 1 clears to a 0; Writing a 0 has no effect. If not associated with Read, then reads are undefined.

Write-once: Capable of being written once; all subsequent writes have no effect. If not associated with Read, then reads are undefined.

Memory Map - MSR

Physical Mnemonic	Namespace
0000_0000h0000_0001h	MCA::LS
0000_0010h0000_02FFh	Core::X86::Msr
0000_0400h0000_0403h	MCA::LS
0000_0404h0000_0407h	MCA::IF
0000_0408h0000_040Bh	MCA::L2
0000_040Ch0000_040Fh	MCA::DE
0000_0414h0000_0417h	MCA::EX
0000_0418h0000_041Bh	MCA::FP
0000_041Ch0000_043Bh	MCA::L3
0000_043Ch0000_0443h	MCA::UMC
0000_044Ch0000_044Fh	MCA::PB
0000_0450h0000_0457h	MCA::CS
0000_0458h0000_045Bh	MCA::PIE
C000_0080hC000_0410h	Core::X86::Msr
C000_2000hC000_2009h	MCA::LS
C000_2010hC000_2016h	MCA::IF
C000_2020hC000_2029h	MCA::L2
C000_2030hC000_2036h	MCA::DE
C000_2050hC000_2056h	MCA::EX
C000_2060hC000_2066h	MCA::FP
C000_2070hC000_20E9h	MCA::L3
C000_20F0hC000_210Ah	MCA::UMC
C000_2130hC000_2136h	MCA::PB
C000_2140hC000_2159h	MCA::CS
C000_2160hC000_2169h	MCA::PIE
C001_0000hC001_029Bh	Core::X86::Msr
C0010400	MCA::LS
C0010401	MCA::IF
C0010402	MCA::L2
C0010403	MCA::DE
C0010405	MCA::EX
C0010406	MCA::FP
C001_0407hC001_040Eh	MCA::L3
C001_040FhC001_0410h	MCA::UMC
C0010413	MCA::PB
C001_0414hC001_0415h	MCA::CS
C0010416	MCA::PIE
C001_1002hC001_103Ch	Core::X86::Msr

Memory Map - SMN

Physical Mnemonic	Namespace
0005_9800h: SMUTHMx00000000	SMU::THM