

See discussions, stats, and author profiles for this publication at: <https://www.researchgate.net/publication/228977063>

A Radix-8 Multiplier Unit Design for Specific Purpose

Conference Paper · November 1998

CITATIONS

18

READS

2,522

6 authors, including:



José Antonio Hidalgo-López
University of Malaga

63 PUBLICATIONS 516 CITATIONS

[SEE PROFILE](#)



Óscar Oballe-Peinado
University of Malaga

55 PUBLICATIONS 372 CITATIONS

[SEE PROFILE](#)



M. J. Martín-Vázquez
University of Malaga

23 PUBLICATIONS 281 CITATIONS

[SEE PROFILE](#)



Alfonso Gago
University of Malaga

30 PUBLICATIONS 237 CITATIONS

[SEE PROFILE](#)

Some of the authors of this publication are also working on these related projects:



Automation quality control in stainless steel production lines [View project](#)

A RADIX-8 MULTIPLIER UNIT DESIGN FOR SPECIFIC PURPOSE

J.A. Hidalgo, V. Moreno-Vergara, O. Oballe, A. Daza, M.J. Martín-Vázquez, A.Gago

Dept. de Electrónica, E.T.S.I. Industriales
Plaza El Ejido S/N, 29013 Málaga
Tel.&Fax: +34 952132783
E-mail: jahidalgo@uma.es

Abstract — In this paper, a 21×21 -bit, 2s-complement binary numbers, radix-8 multiplier unit design for *specific purpose* is presented. Specific purpose means that the multiplicand belongs to a previously known set of numbers which are stored in a memory, so it can be used to make a modification in the radix-8 multiplication algorithm. We can modify the previous adder so that it runs faster. A full-custom layout-level design and electrical simulation of the multiplier unit has been done. Results have been compared to what we could get applying a more conventional radix-4 multiplier architecture.

I. Introduction

Multipliers play an important part in today's *digital signal processing* (DSP) systems. Examples of their use occur in implementations of recursive and transverse filters, discrete Fourier transforms, correlation, range measurement ... and in most of these cases it is enough with a multiplier unit design for specific purpose. Advances in technology have permitted many researchers to design multipliers which offer both *high-speed* and *regularity of layout*, thereby making them suitable for VLSI implementation.

In any multiplication algorithm, the operation is decomposed in a **partial product** summation. Each partial product represents a **multiple of the multiplicand** to be added to the final result. Nowadays almost all high-speed multipliers apply a radix-4 recoding multiplication algorithm. Radix-8 recoding allows **a time gain** in the partial products summation but it is not applied because we have to generate **one of the multiples of the multiplicand** (an odd multiple) **using a high-speed adder** (the previous adder). This requirement leads

to a significant delay penalty (about 10-20%), compared to a radix-4 architecture (where the partial products may be generated by simple shifting and/or complementing) [1].

However, our multiplier is designed for **specific purpose** and this can be used to **modify the previous adder**. In this way, the generation of the odd multiple is speeded up, thereby decreasing the disadvantage in relation to the radix-4 architecture. Another point that makes interesting the use of a radix-8 recoding is the **less number of transistors** resulting in a reduced power dissipation and active area size, compared to a radix-4 architecture.

Generally, the multiplication algorithm is very similar to the operation made by hand. Thus, in a radix-2 algorithm, first we make a series of products between the multiplicand, Y , and every bit of the multiplier, X , generating in this way a set of words called partial products. Next, all the partial products are added. We use some kind of redundant arithmetic to get the additions as fast as possible. Usually the speed is increased with a Wallace reduction tree [2]. In the conventional Wallace tree, multi-input partial product bits, at the same bit position, are consecutively compressed to a final sum and carry signal pair by using a series of single-bit full adders (also called 3-2 compressors). At the output, we have two words (sum and carry) which have to be added as fast as possible by a carry-propagate adder (CPA). The Wallace tree structure is a version of the carry-save adders (CSA).

Radix-4 multiplication obtains an improvement in the multiplication algorithm due to the less number of partial products entering the Wallace tree to be reduced. This can be achieved by the application of the multiplier recoding, changing

from a 2s-complement format to a signed-digit representation from the set $\{0, \pm 1, \pm 2\}$.

We will also reduce the number of partial products using a higher radix in the multiplier recoding, thereby obtaining a simpler Wallace tree. This implies a less delay through the compressors and a smaller active area size. In the other hand, we will need some multiples of the multiplicand which are not immediately available, but are generated by a previous adder, making worse the overall multiplication time.

In the next section will be described the radix-4 and radix-8 recoding of binary numbers, which is the basis of our multiplication algorithm. We will also explain the modification of the previous adder. Later in section 3 is briefly explained the design of the components of our 21×21 radix-8 multiplier. In section 4 we comment the implementation and simulation results, comparing our multiplier to its equivalent radix-4 and generic radix-8 architectures. Section 5 will appear as a conclusion of our design.

II. Radix-4 and radix-8 multiplication

Recoding of binary numbers was first hinted at by Booth [3] four decades ago. MacSorley [4] proposed a modification of Booth's algorithm a decade after. The modified Booth's algorithm (*radix-4 recoding*) starts by **appending a zero** to the right of x_0 (multiplier LSB). Triplets are taken beginning at **position x_{-1}** and continuing to the MSB with one bit **overlapping** between adjacent triplets. If the number of bits in X (excluding x_{-1}) is odd, the sign (MSB) is **extended** one position to ensure that the last triplet contains 3 bits. In every step we will get a **signed digit** that will multiply the multiplicand to **generate a partial product entering** the **Wallace** reduction tree. The meaning of each triplet can be seen in figure 1:

x_{i+2}	x_{i+1}	x_i	Partial product
0	0	0	0Y
0	0	1	+1Y
0	1	0	+1Y
0	1	1	+2Y
1	0	0	-2Y
1	0	1	-1Y
1	1	0	-1Y
1	1	1	0Y

Fig. 1: Radix-4 recoding.

This recoding scheme applied to a parallel multiplier **halves the number of partial products** so the multiplication time and the hardware

requirements decrease. This gain is possible at the expense of somewhat more complex operations in every step. It should be noted, however, that the required multiples of Y $\{0, \pm Y, \pm 2Y\}$ are available by merely **shifting Y to the left**.

Although the algorithms and operations specified above seem **rather arbitrary** at the first sight, they are based on meaningful number systems [5]. If one focuses on what modifications are being done to X , then one may arrive at a **different representation** for the 2s-complement number X as shown in figure 2:

$$X = \sum_{i=0}^{n-1} D_i \cdot 4^i$$

generate it we need to perform this previous add: $2Y+Y=3Y$.

But we are designing a multiplier for specific purpose and thereby the multiplicand belongs to a **previously known set** of numbers which are **stored** in a memory chip. We have tried to take advantage of this fact, to **ease the bottleneck of the radix-8 architecture**, that is, the generation of $3Y$. In this manner we try to attain a better overall multiplication time, or at least comparable to the time we could obtain using a radix-4 architecture (with the **additional advantage of using a less number of transistors**).

To generate $3Y$ with 21-bit words we only have to add $2Y+Y$, that is, to add the number with the same number shifted one position to the left, getting in this way a **new 23-bit word**, as shown in figure 3:

$$\begin{array}{r}
 y_{20} \ y_{19} \ y_{18} \ \dots \ y_3 \ y_2 \ y_1 \ y_0 \ \vdots \ 0 \quad 2 \cdot Y \\
 y_{20} \ \vdots \ y_{20} \ y_{19} \ \dots \ y_4 \ y_3 \ y_2 \ y_1 \ y_0 \quad Y \\
 \hline
 z_{22} \ z_{21} \ z_{20} \ z_{19} \ \dots \ z_4 \ z_3 \ z_2 \ z_1 \ z_0
 \end{array}$$

Fig. 3: 21-bit previous add.

In fact, **only a 21-bit adder** is needed to generate the bit positions from z_1 to z_{21} . Bits z_0 and z_{22} are directly known because $z_0=y_0$ and $z_{22}=y_{20}$ (sign bit of the 2s-complement number; $3Y$ and Y have the same sign).

If in the memory from where we take the numbers just *two additional bits* are **stored together** with each value of the set of numbers, we can decompose the previous add in three shorter adds that can be done in parallel. In this way, the delay is the same of a 7-bit adder:

$$\begin{array}{r}
 y_6 \ y_5 \ y_4 \ y_3 \ y_2 \ y_1 \ y_0 \\
 y_7 \ y_6 \ y_5 \ y_4 \ y_3 \ y_2 \ y_1 \\
 \hline
 z_7 \ z_6 \ z_5 \ z_4 \ z_3 \ z_2 \ z_1
 \end{array}$$

$$\begin{array}{r}
 y_{13} \ y_{12} \ y_{11} \ y_{10} \ y_9 \ y_8 \ y_7 \ \leftarrow c_8 \\
 y_{14} \ y_{13} \ y_{12} \ y_{11} \ y_{10} \ y_9 \ y_8 \\
 \hline
 z_{14} \ z_{13} \ z_{12} \ z_{11} \ z_{10} \ z_9 \ z_8
 \end{array}$$

$$\begin{array}{r}
 y_{20} \ y_{19} \ y_{18} \ y_{17} \ y_{16} \ y_{15} \ y_{14} \ \leftarrow c_{15} \\
 y_{20} \ y_{20} \ y_{19} \ y_{18} \ y_{17} \ y_{16} \ y_{15} \\
 \hline
 z_{21} \ z_{20} \ z_{19} \ z_{18} \ z_{17} \ z_{16} \ z_{15}
 \end{array}$$

Fig. 4: Modified previous add.

Bits which are going to be stored are the two intermediate carry signals c_8 and c_{15} . Before each word of the set of numbers is stored in the memory, the value of its intermediate carries has to be obtained and stored beside it. In this way, they are immediately available when it is required to perform the previous add to get the multiple $3Y$ of one of the numbers that belongs to the set.

The increment in memory requirements is relatively small (9.5%, 23 bits instead of 21 for every word), and the gain in time is obvious because we substitute a 21-bit adder by three 7-bit adders which can operate in parallel. In order to get the minimum delay in the previous adder we use high-speed adders. The adders that best fit our needs are the carry and sum select adders (CSSA)

with an estimated delay of \sqrt{n} [6] where n is the word length. So reducing the word length to one third, the diminishing of the previous add delay will be 42% approximately. Although this reduction, the previous add delay will keep on being dominant compared to the recodification time which is the only operation that can be done in parallel with the previous add.

III. Multiplier unit design

The multiplication of two binary numbers, 21-bit length, 2s-complement and using the algorithm with radix-8 recoding of the multiplier presents the following features:

a) Radix-8 recoding of the multiplier implies a reduction in the **number of digits to 7**:

$$\begin{array}{ccccccc}
 D_6 & & D_4 & & D_2 & & D_0 \\
 \overbrace{s \ x \ x \ x \ x \ x \ x}^{D_5} & \overbrace{x \ x \ x \ x \ x \ x}^{D_3} & \overbrace{x \ x \ x \ x \ x \ x}^{D_1} & \overbrace{x \ x \ x \ x \ x \ x}^{D_0} & \vdots & 0
 \end{array}$$

Fig. 5: Multiplier recoding.

b) The partial products multiplexer must choose one out of **nine possibilities** depending on the value of the corresponding **signed-digit**, as shown in figure 6:




Fig. 6: Partial products multiplexer.

c) The partial product length is **two bits longer** than the multiplicand length, giving **23-bit length** partial products.

d) The number of partial products entering the Wallace tree structure is 8: 7 coming from the multiplier recoded digits plus **another partial product due to the compensation bits** of the 2s-complement multiplication algorithm which cannot be included in any of the other 7 words.

e) The best structure for the reduction of 8 partial products applies only 4-2 compressors [7] (instead of the conventional full adders) which can be seen in this figure:




Fig. 7: 4-2 compressors.

The Wallace tree has the following scheme:




Fig. 8: Wallace reduction tree.

with an equivalent delay of 6 logic gates.

f) The previous and the final add must be done as fast as possible, so they are implemented with carry and sum select adders (CSSA).

In order to have a better understanding of the multiplier design we are going to show an **example** following the radix-8 recoding algorithm. Consider the multiplication of these 2s-complement binary numbers:

Multiplicand: 1111000**1001011**0111001

Multiplier: 100011010100110100111


The multiplier recoding has the result shown here (following table 1):

$$\begin{array}{ccccccc}
 & -4 & & 3 & & -1 & & -1 \\
 1 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \\
 & & & 3 & & -3 & & -3 & & & & & & & & & & & 0
 \end{array}$$

The generation of **three times** the **multiplicand** gives:

$$\begin{array}{r}
 1111000 \leftarrow 0 \quad 1001011 \leftarrow 1 \quad 01110010 \\
 + \quad 1111100 \quad \quad 0100101 \quad \quad 10111001 \\
 \hline
 11110100 \quad \quad 1110001 \quad \quad 00101011
 \end{array}$$

The partial products array and its summation, which gives the multiplication result, is shown in figure 9. In the array, some bits are encircled (fixed 1's) and they avoid the partial products sign extension. Some other bits are squared and they will be 1's when the corresponding partial product has to be complemented (if **recodification gives a negative digit**). The leading four partial products will enter the first block of 4-2 compressors while the other **three partial products** plus the **compensation bits** will enter the second block of 4-2 compressors, still in the first compression level. Moreover, the final adder has been decomposed in **three adders with lengths 3, 6 and 31 bits**. The 31-bit adder is the proper final adder while the 3 and the 6-bit adders are used to **advance bits** of the final result without passing through all the compression blocks in the Wallace tree.



- Encircled bits are used in the multiplication algorithm to **avoid the partial products sign extension** and all of them are fixed 1's.
- Squared bits are due to the multiplicand complementation and they will only be 1's when the corresponding radix-8 recoded **multiplier is a negative digit**.
- Bits greater than position 40 can be removed because the 21×21, 2s-complement binary number multiplication gives as result a 41-bit length word.

Fig. 9: Example of radix-8 multiplication.

IV. Implementation and simulation results

The multiplier unit design applying the proposed radix-8 recoding algorithm has been done thinking in its VLSI implementation. For this, a 0.8μm CMOS with double level metal process technology has been used. The definitive layout can be seen in figure 10:




Fig. 10: Definitive layout.

A full custom design has been chosen in order to reduce the operation delay which is our main goal. So we have applied all the possible simplifications in the design for every multiplier component.

Once the layout is finished, it has been simulated with HSpice using level 6 parameters and device models for typical manufacture process. This process has $t_{ox}=10\text{\AA}$, $V_{Ton}=0.85\text{V}$, $V_{Top}=-1\text{V}$. Features of the multiplier are shown in table 2:

Table 2: Multiplier unit features.

Multiplicand, multiplier	21 bits (2s-complement)
Product	41 bits (2s-complement)
Supply voltage	5V
Multiplication time	9.4ns
Power dissipation	60.7mW (at 10 MHz)
Active area size	1.8×1.65 mm ²
Transistors count	8224
Transistors density	2.77k/mm ²
Process	0.8μm CMOS. Double metal

We have tried to measure the multiplication time for the simulation with a greatest delay, although the inference of this simulation is quite complicated and not at all exact. The result obtained is a delay of 9.4ns with a consumption of 60.7mW (at 10MHz).

To compare the operation time of a radix-4 and a radix-8 architecture we can follow figure 11:




Fig. 11: Time diagram.

These diagrams are not quantitative; they just pretend to give a qualitative idea of the multiplier components delay. These delays are supposed to be the same for both architectures in the recodification, multiplexation, one level of the Wallace tree and the final adder. This is strictly true for the final adder only.

It can be concluded that the radix-8 architecture will be faster than the radix-4 if the previous add delay is smaller than the delay through a radix-4 recodification and one 3-2 compressors stage. As we don't have simulation results for a radix-4 and a generic radix-8 architectures, their operation times have been estimated under our design style. So we can make the next time diagram:




Fig. 12: Radix-4/radix-8 comparison.

As said before, generic radix-8 is slower than radix-4, what it is confirmed with these results. However, our radix-8 multiplier for specific purpose, reducing the previous add time in more than 1ns, has also obtained a time advantage compared to a radix-4 architecture. This has been possible just storing two additional bits together with each value of the multiplicand within the set of numbers stored in the memory.

V. Conclusion

It has been performed the design, implementation and simulation of a 21×21-bit, radix-8, multiplier unit for specific purpose. The number of transistors is 8224 with an active area size of 2.97 mm². The measured multiplication time is 9.4 ns and the power dissipation is 60.7 mW at the frequency of 10 MHz.

It has been proved that it can be useful to apply a radix-8 architecture in high-speed multipliers for specific purpose because of the gain in time and number of transistors compared to the conventional radix-4 recoding architecture. This can be achieved with a slight modification in the previous adder. To do the modification is needed to store two additional bits (intermediate carries) for each word in the set of numbers. Memory needs are increased in a 9.5% while time decrease in the previous adder can be estimated in a 42%. Due to this, the overall multiplication time can be reduced with our radix-8 architecture for specific purpose.

References

- [1] B. Millar, P.E. Madrid and E.E. Swartzlander, Jr., "A fast hybrid multiplier combining Booth and Wallace/Dadda algorithms," *Proc. of the 35th IEEE Midwest Symposium on Circuits and Systems*, pp. 158-165, Aug. 1992.
- [2] C.S. Wallace, "A suggestion for fast multipliers," *IEEE Trans. Electron. Comput.*, Feb. 1964.
- [3] A.D. Booth, "A signed binary multiplication technique," *Quarterly J. Mechan. Appl. Math.*, vol IV. Part 2, 1951.
- [4] O.L. MacSorley, "High speed arithmetic in binary computers," *Proc. IRE*, Jan. 1961.
- [5] H. Sam y A. Gupta, "A generalized multibit recoding of two's complement binary numbers and its proof with application in multiplier implementations," *IEEE Trans. Comput.*, Aug. 1990, pp.1006-1015.
- [6] T.G. Noll, "Carry-save architectures for high-speed digital signal processing," *Journal of VLSI Signal Processing*, 1991, pp. 121-140.
- [7] M.R. Santoro, "A pipelined 64×64 iterative array multiplier," *Proc. Dig. Tech. Papers Int. Solid- State Circ. Conf.*, Feb. 1988.