CS M151B Homework 4

Charles Zhang

January 27, 2022

Problem 4.10

When processor designers consider a possible improvement to the processor datapath, the decision usually depends on the cost/performance trade-off. In the following three problems, assume that we are beginning with the datapath from Figure 4.21, the latencies from Exercise 4.7, and the following costs:

I-Mem	RF	Mux	ALU	Adder	D-Mem.	Single Reg.	SE	SG	Ctrl
1000	200	10	100	30	2000	5	100	1	500

Suppose doubling the number of general purpose registers from 32 to 64 would reduce the number of 1w and sw instructions executed by 12%, but increase the latency of the register file from 150 ps to 160 ps and double the cost from 200 to 400. (Use the instruction mix from Exercise 4.8 and ignore the other effects on the ISA discussed in Exercise 2.18.)

a) What is the speedup achieved by adding this improvement?

Speed Up =
$$\frac{CT_i}{CT_f}$$

 $CT_i = (0.52 \times Latency(R/I-type)) + (0.25 \times Latency(lw)) + (0.11 \times Latency(sw)) + (0.12 \times Latency(beq))$

$$Latency(R/I-type) = Latency(I-Mem + Reg. File + MUX + ALU + MUX)$$

$$Latency(R/I-type) = 250ps + 150ps + 25ps + 200ps + 25ps$$

$$Latency(R/I-type) = 650ps$$

$$Latency(1w) = Latency(I-Mem + MUX + Reg. File + MUX + ALU + D-Mem + MUX)$$

$$Latency(1w) = 250ps + 25ps + 150ps + 25ps + 200ps + 250ps + 25ps$$

$$Latency(1w) = 925ps$$

$$Latency(sw) = Latency(I-Mem + MUX + Reg. File + MUX + ALU + D-Mem)$$

$$Latency(sw) = 250ps + 25ps + 150ps + 25ps + 200ps + 250ps$$

$$Latency(sw) = 900ps$$

Latency(beq) = Latency(I-Mem + Reg. File + MUX + ALU + Gate + MUX)
$$Latency(beq) = 250ps + 150ps + 25ps + 200ps + 5ps + 25ps$$

$$Latency(beq) = 655ps$$

$$CT_i = (0.52 \times 650 \text{ps}) + (0.25 \times 925 \text{ps}) + (0.11 \times 900 \text{ps}) + (0.12 \times 655 \text{ps}) = 746.85 \text{ps}$$

$$\begin{split} \text{CT}_f &= (\frac{52}{95.68} \times \text{Latency}(\text{R/I-type})) + (\frac{22}{95.68} \times \text{Latency}(\text{1w})) + (\frac{9.68}{95.68} \times \text{Latency}(\text{sw})) + \\ &\qquad \qquad (\frac{12}{95.68} \times \text{Latency}(\text{beq})) + 10\text{ps} \\ &\qquad \qquad \text{CT}_f = (353.26\text{ps} + 212.69\text{ps} + 91.05\text{ps} + 82.15\text{ps}) + 10\text{ps} \\ &\qquad \qquad \text{CT}_f = 649.14\text{ps} \end{split}$$

$$\frac{\text{CT}_i}{\text{CT}_f} = \frac{746.85 \text{ps}}{649.14 \text{ps}} = \boxed{1.15}$$

b) Compare the change in performance to the change in cost.

$$\Delta$$
Performance = 649.14ps - 746.85ps = -97.71ps

$$\Delta \text{Cost} = 200$$

$$\frac{\Delta Performance}{\Delta Cost} = \frac{-97.71ps}{200} = \boxed{-0.49ps/cost unit}$$


c) Given the cost/performance ratios you just calculated, describe a situation where it makes sense to add more registers and describe a situation where it doesn't make sense to add more registers.

Given this cost/performance ratio, it would make sense to add more registers if the performance of the datapath was greatly hindering the performance of the overall machine. The ratio is relatively low in terms of benefits, therefore it would only really be reasonable to make this tradeoff if the designer was trying to fully optimize the machine and had little cost concerns.

Problem 4.11

Examine the difficulty of adding a proposed lwi.drd, rsl, rs2 ("Load With Increment") instruction to MIPS. Interpretation: Reg[rd] = Mem[Reg[rs1] + Reg[rs2]].

The new datapath would look as follows:



Control would look as follows:

Signal Name	R-Format	lw	SW	beq	lwi
Op5	0	1	1	0	0
Op4	0	0	0	0	0
Op3	0	0	1	0	0
Op2	0	0	0	1	0
Op1	0	1	1	0	0
Op0	0	1	1	0	0
RegDst	1	0	X	X	1
ALUSrc	0	1	1	0	0
MemtoReg	0	1	X	X	0
RegWrite	1	1	0	0	1
MemRead	0	1	0	0	0
MemWrite	0	0	1	0	0
Branch	0	0	0	1	0
ALUOp1	1	0	0	0	1
ALUOp2	0	0	0	1	0


ALU control would look as follows:

Opcode	ALUOp	Operation	funct	ALU function	ALU control	LWIC
lw	00	load word	XXXXXX	add	0010	0
sw	00	store word	XXXXXX	add	0010	0
beq	01	branch equal	XXXXXX	subtract	0110	0
	10	add	100000	add	0010	0
		subtract	100010	subtract	0110	0
R-type		AND	100100	AND	0000	0
		OR	100101	OR	0001	0
		SLT	101010	SLT	0111	0
		load with increment	111111	add	0010	1

Problem 4.12

Examine the difficulty of adding a proposed swap rs, rt instruction to MIPS. Interpretation: Reg[rt] = Reg[rs]; Reg[rs] = Reg[rt].

The new datapath would look as follows:



Control would look as follows:

Signal Name	R-Format	lw	SW	beq	swap
Op5	0	1	1	0	1
Op4	0	0	0	0	1
Op3	0	0	1	0	1
Op2	0	0	0	1	1
Op1	0	1	1	0	1
Op0	0	1	1	0	1
RegDst	1	0	X	X	0
ALUSrc	0	1	1	0	X
MemtoReg	0	1	X	X	X
RegWrite	1	1	0	0	1
MemRead	0	1	0	0	0
MemWrite	0	0	1	0	0
Branch	0	0	0	1	0
ALUOp1	1	0	0	0	1
ALUOp2	0	0	0	1	1


ALU control would look as follows:

Opcode	ALUOp	Operation	funct	ALU function	ALU control
lw	00	load word	XXXXXX	add	0010
SW	00	store word	XXXXXX	add	0010
beq	01	branch equal	XXXXXX	subtract	0110
		add	100000	add	0010
	10	subtract	100010	subtract	0110
R-type		AND	100100	AND	0000
		OR	100101	OR	0001
		SLT	101010	SLT	0111
swap	11	swap	XXXXXX	AND	0000

Problem 4.13

Examine the difficulty of adding a proposed ss rt, rs, imm (Store Sum) instruction to MIPS. Interpretation: Mem[Reg[rt]]=Reg[rs]+SignExtend(immediate).

The new datapath would look as follows:



Control would look as follows:

Signal Name	R-Format	lw	SW	beq	ss
Op5	0	1	1	0	1
Op4	0	0	0	0	1
Op3	0	0	1	0	1
Op2	0	0	0	1	1
Op1	0	1	1	0	1
Op0	0	1	1	0	1
RegDst	1	0	X	X	X
ALUSrc	0	1	1	0	0
MemtoReg	0	1	X	X	X
RegWrite	1	1	0	0	0
MemRead	0	1	0	0	0
MemWrite	0	0	1	0	1
Branch	0	0	0	1	0
ALUOp1	1	0	0	0	1
ALUOp2	0	0	0	1	1

ALU control would look as follows:

Opcode	ALUOp	Operation	funct	ALU function	ALU control
lw	00	load word	XXXXXX	add	0010
sw	00	store word	XXXXXX	add	0010
beq	01	branch equal	XXXXXX	subtract	0110
R-type		add	100000	add	0010
	10	subtract	100010	subtract	0110
		AND	100100	AND	0000
		OR	100101	OR	0001
		SLT	101010	SLT	0111
SS	11	store sum	XXXXXX	add	0010