	10	
_	LA Worksheet #10 adjated to as to make \$1.08 and sold 11 and	
_	1. RIX has fever instructions with 3. \$50=101, \$51=151, \$t0=10x	
	fixed address lengths, resulting in 1: \$t0,0,	Control of the Contro
_	nore nevery wase, but ewice loop sitt 12, 9to, 5 # condition	
	translation. beg \$62,0, leavelop	
_	CTIC has more complex instructions and \$50, \$50, \$51	
	of veriable lengths, albeing for more addi \$to, \$to, policies	
	efficient memory usage.	
_		
	2. a) add Ox 200 (;1.rdx,4),7.rcx 4. Iterates thru an array of	
	add \$t2, \$t0, \$t0 #2 tdx pinterent add (31) to	
	add \$ 22,312, 312 # 4 rdx	
	add, ot2, 512 # add 800.	
	IN \$12, O(\$t2) # get us! S. False sharing is when one threed	
	add St1, St1, St2 Hadd mollies the cache and in order	
	b) lea Oxc (1.101) it.16x to rejotein cache cohorcos other	
	1.101 = 3to, 1.10x = stl thread must used the rach	-
	2001 Stl, Sto, 12 even if the updated variable	
	C) mou 0x30 (7. rsp, 7. rex hant being used some	
	7-rsp= 35p, 7-t0x= 4t0, 7-10x= 3t1	
	add \$12, \$10, \$10 # 216x	
	add \$2, \$2,\$2 # 4rbx	
	add st3, ssp, st2 # 4rbx+ csp	
	w \$t1, 48(\$t2) # mou	
	6) nov 1.1cx, -0x70 (1.12p, 1.18x, 4)	
	1rsp=tsp, 1-rlx=Sto, 1-rex=9t1	
	add 9t2, \$t0,\$t0 # 2 rdx	
	add \$12, \$12, \$12, # 4rdx	
	add \$t3, \$t2, \$up # 4rd x+rsp	
_	sw \$t1, -48(st3) # mov	
_		
_		