

## LA Worksheet #10

1. RISC has fewer instructions with fixed address lengths, resulting in more memory usage, but easier translation.

CISC has more complex instructions of variable lengths, allowing for more efficient memory usage.

3.  $\$s0 = rdi, \$s1 = rsi, \$t0 = rdx$

li  $\$t0, 0$

.loop slti  $\$t2, \$t0, 5$  # condition

bge  $\$t2, 0, leaveloop$

add  $\$s0, \$s0, \$s1$

addi  $\$t0, \$t0, 1$

j .loop

2. a) add  $0x200(1, rdx, 4), 1, rcx$

add  $\$t2, \$t0, \$t0 \# 2 rdx$

add  $\$t2, \$t2, \$t2 \# 4 rdx$

addi  $\$t2, \$t2, 512$  # add disp.

lw  $\$t2, 0(\$t2)$  # get val.

add  $\$t1, \$t1, \$t2$  # add

b) lea  $0xc(1, rdi), 1, rcx$

$1, rdi = \$t0, 1, rcx = \$t1$

addi  $\$t1, \$t0, 12$

c) mov  $0x30(1, rsp, 4), 1, rcx$

$1, rsp = \$sp, 1, rcx = \$t0, 1, rcx = \$t1$

add  $\$t2, \$t0, \$t0 \# 2 rcx$

add  $\$t2, \$t2, \$t2 \# 4 rcx$

add  $\$t3, \$sp, \$t2 \# 4 rcx + rsp$

lw  $\$t1, 48(\$t3)$  # mov

d) mov  $1, rcx, -0x70(1, rsp, 4)$

$1, rsp = \$sp, 1, rdx = \$t0, 1, rcx = \$t1$

add  $\$t2, \$t0, \$t0 \# 2 rdx$

add  $\$t2, \$t2, \$t2 \# 4 rdx$

add  $\$t3, \$t2, \$sp \# 4 rdx + rsp$

sw  $\$t1, -48(\$t3)$  # mov

4. Iterates thru an array of pointers and adds ( $\$s1$ ) to each item.

5. False sharing is when one thread modifies the cache, and, in order to maintain cache coherence, other threads must update their cache, even if the updated variable wasn't being used.