UCLA Computer Science Department

CS M51A: Logic Design of Digital Systems, Winter 2021

Instructor: Prof. Omid Abari (omid@cs.ucla.edu), http://www.cs.ucla.edu/~omid

Teaching Assistants: Sicheng Jia (jsicheng@cs.ucla.edu), Xiaojian Ma (xm@cs.ucla.edu)

Lectures: MW 10:00 am - 11:50 am, Zoom (link is posted on CCLE) **Discussions:** F 10:00 am - 11:50 am, Zoom (link is posted on CCLE)

Office hours (Sicheng Jia): Tue 8:45-9:45am, and Thu 12:00-1:00pm, Zoom (link is posted on CCLE)

Office hours (Xiaojian Ma): Tue 4:00 pm - 6:00 pm, Zoom (link is posted on CCLE)

Office hours (Prof. Omid Abari): Mon 12:00 pm - 1:00 pm, Zoom (link is posted on CCLE)

Textbook (Optional): M.D. Ercegovac, T. Lang and J. Moreno, Introduction to Digital Systems, John Wiley & Sons, New York, 1999. Available as reader at UCLA Bookstore and on the Web.

Course material: Lectures, assignments and solutions will be posted on CCLE or/and Gradescope.

Class Communication: Important class announcements will be done through online class forum on Piazza. If you have any questions regarding class materials, they also need to be asked on Piazza. Please make sure to sign up for CSM51A Piazza forum at http://piazza.com/ucla/winter2021/csM51A

Grading: 10 assignments, each is roughly 10% of your final grade. (No midterm, No Final Exam)

Assignments: Assignments are due on **Wednesdays 10 am PT**. Late work will not be accepted. In exceptional circumstances, arrangements must be made in advance of the due date for an extension. You must complete the assignments **entirely on your own**. You are NOT allowed to discuss your solutions with others or see another student's solutions. Gradescope is used to submit assignments.

Academic Honesty: I expect all students to follow the <u>UCLA Student Conduct Code</u>. This code prohibits cheating, fabrication, multiple submissions, and facilitating academic dishonesty. You can find further information about this code at the <u>Student Guide to Academic Integrity</u>. The <u>Office of the Dean of Students</u> offers a <u>workshop on</u> academic integrity if you wish to understand UCLA's policies on this issue more thoroughly.

Schedule:

Date	Topics	Assignment	Reading (optional)
Week 1			
Jan 4 th	Introduction		Ch1
Jan 6 th	Data Representation		Ch2
Jan 8 th	Discussion	HW1 Posted	
	Week 2		
Jan 11 th	Boolean Algebra, Truth tables, etc		Ch2
Jan 13 th	Sum of products and product of sums, etc	HW1 Due	Ch2
Jan 15 th	Discussion	HW2 Posted	
	Week 3		
Jan 18 th	Martin Luther King, Jr. holiday		
Jan 20 th	Sum of minterms and product of maxterms	HW2 Due	Ch2
Jan 22 nd	Discussion	HW3 Posted	
Week 4			
Jan 25 th	Gate implementation, transmission gates		Ch3
Jan 27 th	Functional and Timing Analysis	HW3 Due	Ch4
Jan 29 th	Discussion	HW4 Posted	CITT
van 2)	Week 5	11// 11/05/04	
Feb 1 st	minimal two-level networks, Karnaugh Maps		Ch5
Feb 3 rd	NAND and NOR networks	HW4 Due	Ch5
Feb 5 th	Discussion	HW5 Posted	
	Week 6		
Feb 8 th	Finite state machines		Ch7
Feb 10 th	Reduction of the state set.	HW5 Due	Ch7
Feb 12 th	Discussion	HW6 Posted	
Week 7			
Feb 15 th	Presidents' Day holiday		
Feb 17 th	SR Latch, D Latch, D Flip-Flop	HW6 Due	Ch8
Feb 19 th	Discussion	HW7 Posted	
Week 8			
Feb 22 nd	Analysis and design of canonical networks.		Ch8
Feb 24 th	Design of sequential networks with flip-flops	HW7 Due	Ch8
Feb 26 th	Discussion	HW8 Posted	
	Week 9		
Mar 1 st	Decoders and Encoders		Ch9
Mar 3 rd	Multiplexers and Demultiplexers	HW8 Due	Ch9
Mar 5 th	Discussion	HW9 Posted	
	Week 10		
March 8 th	Full adder and half adder		Ch10
March 10 th	Shift registers, and counters	HW9 Due	Ch11
March 12 th	Discussion	HW10 Posted	
Week Final			
March 17 th		HW10 Due	