Introduction to Verilog

Overview of Verilog

- 1. Resemblance to C: case sensitive, same style comments, operators, etc.
- 2. Two standards: Verilog-1995, Verilog-2001, both supported by ISE
- 3. Easy to write, and easy to make mistakes

Comparison to VHDL (FYI)

- 1. VHDL is the other widely used HDL
- 2. VHDL: ADA-like verbose, strictly typed syntax (formal yet redundant)
- 3. Verilog: more concise and free-formed like C (prone to mistakes)
- 4. Example (selecting bit vector):
 - a. VHDL: my_bit_vector(31 downto 0)
 - b. Verilog: my_bit_vector[31:0]

Behavioral vs Synthesizable code

Historically Verilog has always served two functions:

- 1. Describe your digital logic design in a high-level way instead of using schematics (synthesizable code).
- 2. Model elements that interact with your design (behavioral models/testbenches)
- You should **always** have a clear conscience of whether you are writing behavioral or synthesizable code.
- Better yet, know what your synthesizable code translates to in **physical hardware**.

Data Values

```
Values: 1, 0, x/X (unknown), z/Z (high impedance)
Radices: d(decimal), h(hex), o(octal), b(binary)
Format: <size>'<radix><value>
               // default: decimal radix, unspecified width
   123
   'd123
               // 'd = decimal radix
   8'h7B //'h = hex radix
   'o173  // 'o = octal radix
   'b111 1011 // 'b = binary radix, " " are for readability
Signed number (rarely used):
   8'shFF (8-bit twos-complement representation of -1)
```

Operators

Bitwise: ~a, a&b, a | b, a ^b, a ~ ^b

Reduction: bitwise operation on a **single** operand and produces one bit result.

&a, ~&a, |a, ~|a, ^a, ~^a

Example: $^{4}b1001 = 1'b0$

Logical: output one bit result

|a, a&&b, a| |b, ==/!= (also compares x/z)

Arithmetic: +,-,*,/,% (mod, takes the sign of operand 1)

Operators, ctd.

Can you tell the difference between the following expressions? What are the sizes of each expression and what do they mean?

Declaration: wire [31:0] a,b

- a & b
- a && b
- (&a) & (&b)
- (&a) && (&b)
- &(a && b)
- a && (&b)

Operators, ctd.

```
Shift: <<, >>(logical) <<<, >>> (arithmetic)
```

Conditional: sel? a: b

Concatenation: {a, b}

Replication: {n{m}}

Assignment: =(blocking), <= (non-blocking)

Basic building block: modules

- 1. port: input / output / inout
- 2. Signal declarations:wire [3:0]
 a;
 - a. Rule-of-thumb: stick to [MSB:LSB]
- 3. Concurrent logic blocks, one of the following:
 - a. continuous assignments
 - b. initial blocks (only used in behavioral modeling)
 - c. always blocks (either sequential or combinatorial)
 - d. forever blocks (only used in behavioral modeling)
- 4. Instantiations of sub-modules

```
module top(a, b, ci, s, co
  input a, b, ci;
  output s, co;
  wire s;
  req q, p, co;
  assign s = a ^ b ^ ci;
  // combinatorial always
  // block using begin/end
  // always @* is Verilog-2001
  always @* begin
    q = a \& b;
    p = a \mid b;
    co = g \mid (p \& ci);
  end
```

endmodule

Always Block: Sensitivity list

1. Level sensitive: changes to any signals on the sensitivity list will invoke the always block. Used in combinational circuits.

```
always @ (a or b) / always @* (verilog-2001, recommended)
```

1. Edge sensitive: invoke always block on specified signal edges. Used in sequential circuits.

```
always @ (posedge clk or posedge reset)
```

Aways Block: case, if/else

```
case (sel)

val0: statements

val1: statements

...

default: statements

endcase

if (condition)

statements

else if (condition)

statements

...

else

statements
```

Aways Blocks: case, if/else ctd.

```
module ALU(a, b, f, z
   );
input [3:0] a, b;
input [1:0] f;
output reg [3:0] z;
always @(*)
  z = 4'bx; (#1)
  case (f)
    0: z = a + b;
    1: z = a * b;
    2: z = a \& b;
    3: z = a | b;
    default: z = 4 bx; (#2)
  endcase
endmodule
```

if/else or case statement fails to cover all cases → inferred latch

Example:

```
if (x == 2'b00)
  z = a;
else if (x == 2'b01)
  z = b;
```

What about other cases? The circuit will hold previous value

To avoid: add #1 or #2

Always Block: Looping (while, for, repeat)

```
while (condition)
 statements
for (initialization; condition; increment)
 statements
repeat (n)
 statements
```

Data types: wire, reg

Variables must be declared before used; wire/reg are the most common data types.

wire:

- models basic wire that holds transient values
- only wires can be used on the LHS of continuous assign statement
- input/output port signals default to wire

reg:

- anything that stores a value
- can appear in both combinational and sequential circuits
- only regs can be used on the LHS of non-continuous assign statement

Wire vs. reg

When to use wire: Left hand side of "assign"

```
wire s;
assign s = a ^ b ^ ci;
```

When to use reg:
Left hand side of "=" or "<=" in "always" blocks

```
reg g, p, co;
always @* begin
  g = a & b;
  p = a | b;
  co = g | (p & ci);
end
```

Sequential circuit example: modulo 64 counter

```
module counter(clk, rst, out
   );
  input clk, rst;
  output [5:0] out;
  reg [5:0] out;
  always @(posedge clk or posedge rst)
  begin
    if (rst)
      out <= 6'b000000;
    else
      out <= out + 1;
  end
endmodule
```

Blocking/Non-blocking assignments

Blocking assignments (=): assignment immediate, happens first

Non-blocking assignment(<=):
 assignments deferred until all right hand sides has been evaluated, closer to actual hardware register behavior.

Assignment operator guidelines

- Sequential logic: use nonblocking (<=)
- 2. Pure combinational logic in "always" block: use blocking (=)
- 3. Do not mix blocking/non-blocking in the same "always" block
- Both sequential and "combinational" logic in the same "always" block: use nonblocking (<=)

$$y \le a ^ b;$$

Recommendation: in complex sequential circuit, use two always blocks, one for combinational circuit, one for state update.

Module instantiation

Achieve hierarchical design by using other modules inside one module.

Recommended format:

type name (.port1(w1),.port2(w2).....);

- 1. Port order doesn't matter
- 2. Unused output port allowed
- 3. Name must be unique within module

Example


```
module half_adder(a, b, x, y
    );
input a, b;
output x, y;

assign x = a & b;
assign y = a ^ b;
endmodule
```

```
module full_adder(a, b, ci, s, co
   );
  input a, b, ci;
  output s, co;
  wire g, p, pc;

half_adder h1(.a(a), .b(b),
   .x(g), .y(p));
  half_adder h2(.a(p), .b(ci),
   .x(pc), .y(s));
  assign co = pc | g;
endmodule
```

Schematics output



Testbench

Testing is important and engineers spend more time testing for complex digital circuits.

Procedures for creating testbench:

- 1. Instantiate unit under test (uut)
- 2. Provide input for uut: clk, rst, data...
- 3. Simulate and verify behavior

Initial block

```
initial begin
  // Initialize Inputs
  clk = 0;
  rst = 0;
  // Wait 100 ns for global reset
   to finish
  #100;
  // Add stimulus here
  rst = 1;
  #20 \text{ rst} = 0;
  // add verification routine here
  #1000 $finish;
end
```

Initial block starts execution at time 0.

#n: wait n time units

\$finish: stop simulation

Parameter

```
module ALU \# (parameter W=4) (a, b, f, z);
input [W-1:0] a, b;
input [1:0] f;
output req [W-1:0] z;
always @(*)
  case (f)
    0: z = a + b;
    1: z = a * b;
    2: z = a \& b;
    3: z = a | b;
    default: z = \{ (W) \{1'bx\} \};
  endcase
endmodule
```

Instantiation of parameterized module:

Default parameter W=4. Instantiate a 16-bit ALU:

```
Format:
type #(params) name (ports);

Example:
```

ALU #(.W(16)) alu16 (.a(a), .b(b), .f(f), .z(z));

Preparation Tasks

- Read An Old Tutorial on the course web
 - Ignore the device parameters for Spartan-3
 - Ignore contents beyond Create Timing Constraints
- Create projects, write code and simulate:
 - 2:1 mux
 - mux2(input din0, din1, sel, output out);
 - 8 bit counter
 - counter (output [7:0] out, input clk, ena, rst);
 - 16-4 encoder
 - encoder (input [15:0] in, input enable, output [3:0] out);

References

1. MIT 6.111 course notes,

http://web.mit.edu/6.111/www/f2013/index.html

2. Verilog in one day,

http://www.asic-world.com/verilog/verilog one day.html

3. Wire vs. Reg,

http://inst.eecs.berkeley.edu/~cs150/Documents/Nets.pdf

4. Sunburst Design (Read on assignment operators)

http://www.sunburst-design.com/papers/

5. ISE Quick Start Guide

http://cseweb.ucsd.edu/classes/wi11/cse141L/Media/Quick-Tutorial-11.pdf