CS M51A, Winter 2021, Assignment 9
(Total Mark: 120 points, 12%)

Due: Wed Mar 10rd, 10:00 AM Pacific Time
Student Name:
Student ID:
Note: You must complete the assignments entirely on your own,
without discussing with others.

1. (10 Points) Using the following decoder, AND and OR Gates, implement the following function. Please show which decoder's input must be connected to x, y and z.

$z_1 = $ xyz+x'y'z'+x'yz

$z_2 = $ xy'z'+x'yz'+x'y'z

$z_1 = \Sigma m(7,0,3)$
$z_2 = \Sigma m(4,2,1)$

2. (10 Points) Using 3-to-8 Decoders and a few other gates (such as OR, AND, or Inverters), design a full-adder. First, draw the truth table for full-adder. Then draw your design.

$$C_{out} = \bar{\Sigma}m(3,5,6,7)$$

$$Z = \bar{\Sigma}m(1,2,4,7)$$

MSB   LSB

| A	B	C_{in}	C_{out}	Z
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

3. (10 Points) Design a 3-to-8 decoder (without the enable input) using only inverters and 2-input ANDs. Your design must use the minimum number of gates possible.


3 inverters, 12 AND gates

4. (10 Points) Design a 4-to-1 MUX using three 2-to-1 MUXes. Label your inputs as x_0, x_1, x_2, x_3, output as y, and the select bits as s_1, s_0.

x_0 x_1
D_0 D_1
S_0 — S
z

x_2 x_3
D_0 D_1
S_0 — S
z

D_0 D_1
S_1 — S
z
y

5. (10 Points) Design a 1-to-4 DEMUX using two 1-to-2 DEMUXes. Label your input as x, outputs as y_0, y_1, y_2, y_3 and the select bits as s_1, s_0.

S_1

E
1 to 2
x —
Demux   — y_0
S   — y_1
S_0

S_1
E
1 to 2
x —
Demux   — y_2
S   — y_3
S_0

3

6. Assume we have three binary input (x_2, x_1, x_0), draw a design that computes the following logic expressions using 8-to-1 MUX respectively (**one** MUX for each expression). You may use "0", "1", x_2, x_1 or x_0 as your inputs.

(a) (10 Points) $\Sigma m(0, 3, 5, 6)$

x_0 — S_0
x_1 — S_1
x_2 — S_2
1 — D_0
0 — D_1
0 — D_2
1 — D_3
0 — D_4
1 — D_5
1 — D_6
0 — D_7
y

(b) (10 Points) $\Pi M(1, 3, 5, 7)$

$= \Sigma m(0, 2, 4, 6)$

x_0 — S_0
x_1 — S_1
x_2 — S_2
1 — D_0
0 — D_1
1 — D_2
0 — D_3
1 — D_4
0 — D_5
1 — D_6
0 — D_7
y

7. (a) (10 Points) Draw the truth table for the following function: Z(A,B,C,D)= ABCD+A'D+ABC'

A	B	C	D	Z
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1

A	B	C	D	Z
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	0
1	1	1	1	1

(b) (10 Points) Given the truth table of part (a), implement Z using **one** 16-to-1 MUX. (You may use "0", "1", A, B, C or D as your inputs)

D C B A   0 1 0 1 0 1 0 1 0 0 0 0 1 1 0 1

S_0 S_1 S_2 S_3 D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7 D_8 D_9 D_{10} D_{11} D_{12} D_{13} D_{14} D_{15}

y

(c) (10 Points) Given the truth table of part (a), implement Z using only inverters and **one** 8-to-1 MUX. (You may use "0", "1", A, B, C or D as your inputs)

D	D	D	C	S_0
C	C	B	B	S_1
B	A	A	A	S_2
0	0	0	D	D_0
A'	1	1	D	D_1
0	0	0	D	D_2
A'	1	1	D	D_3
A	B	0	0	D_4
1	B	0	0	D_5
0	0	C'	1	D_6
1	B	1	D	D_7

all correct

y

5

$Z = ABCD + A'D + ABC'$

$= ABC \cdot D + A'BC \cdot D + ABC' \cdot 1$

$\underset{\underset{7}{\downarrow}}{\underset{L\,1\,1}{}} \quad \underset{\underset{6}{\downarrow}}{\begin{pmatrix} BC' \\ B'C \\ B'C' \end{pmatrix}} \cdot D \quad \underset{\underset{6}{\downarrow}}{\underset{1\,1\,0}{}}$

011
010
001
000
↓
3. 2. 1. 0

8. (a) (10 Points) Draw the truth table of a 3-input XOR function. (i.e. F=XOR(A,B,C))

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$F = A \oplus B \oplus C$$
$$= ABC + A'B'C + A'BC' + AB'C'$$

(b) (10 Points) Draw a design which computes F using only inverters and **one** 4-to-1 MUX. (You may use "0", "1", A, B, or C as your inputs)

$$F = A \oplus B \oplus C$$
$$= AB\underline{C} + A'B'\underline{C} + A'B\underline{C'} + AB'\underline{C'}$$

$AB\underline{C}$ → 1 1 → 3
$A'B'\underline{C}$ → 0 0 → 0
$A'B\underline{C'}$ → 0 1 → 1
$AB'\underline{C'}$ → 1 0 → 2

B or C / A or C / A or B

| C | C | B | — S_0
| B | A | A | — S_1

| A | B | C | — D_0
| A' | B' | C' | — D_1
| A' | B' | C' | — D_2
| A | B | C | — D_3

all correct

y — $\bar{F}$