

DM74LS161A/DM74LS163A Synchronous 4-Bit Binary Counters

General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The LS161A and LS163A are 4-bit binary counters. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable input. The clear function for the LS161A is asynchronous; and a low level at the clear input sets all four of the flip-flop outputs low, regardless of the levels of clock, load, or enable inputs. The clear function for the LS163A is synchronous; and a low level at the clear inputs sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all low outputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output.

Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q_A output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low level transitions at the enable P or T inputs may occur, regardless of the logic level of the clock.


These counters feature a fully independent clock circuit. Changes made to control inputs (enable P or T or load) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable set-up and hold times.

Features

- Synchronously programmable
- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Typical propagation time, clock to Q output 14 ns
- Typical clock frequency 32 MHz
- Typical power dissipation 93 mW

Connection Diagram

Dual-In-Line Package



Order Numbers 54LS161ADMQB, 54LS161AFMQB, 54LS161ALMQB, 54LS163ADMQB, 54LS163AFMQB, 54LS163ALMQB, DM54LS161AJ, DM54LS161AW, DM54LS163AJ, DM54LS163AW, DM74LS161AM, DM74LS161AN, DM74LS163AM or DM74LS163AN

See Package Number E20A, J16A, M16A, N16E or W16A

Absolute Maximum Ratings (Note 1)

Supply Voltage
Input Voltage
Operating Free Air Temperature Range

DM54LS and 54LS DM74LS Storage Temperature Range -55°C to +125°C 0°C to +70°C -65°C to +150°C

Recommended Operating Conditions

Symbol	Parameter			DM54LS161A			DM74LS161A		
			Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input	Voltage	2			2			V
V _{IL}	Low Level Input \	/oltage			0.7			0.8	V
I _{OH}	High Level Outpu	t Current			-0.4			-0.4	mA
I _{OL}	Low Level Output	Current			4			8	mA
f _{CLK}	Clock Frequency	(Note 2)	0		25	0		25	MHz
	Clock Frequency (Note 3)		0		20	0		20	MHz
t _W	Pulse Width	Clock	20	6		20	6		ns
	(Note 2)	Clear	20	9		20	9		
	Pulse Width	Clock	25			25			ns
	(Note 3)	Clear	25			25			
t _{SU}	Setup Time	Data	20	8		20	8		
	(Note 2)	Enable P	25	17		25	17		ns
		Load	25	15		25	15		
	Setup Time	Data	20			20			
	(Note 3)	Enable P	30			30			ns
		Load	30			30			
t _H	Hold Time	Data	0	-3		0	-3		ns
	(Note 2)	Others	0	-3		0	-3		
	Hold Time	Data	5			5			ns
	(Note 3)	Others	5			5			
t _{REL}	Clear Release Tir	me (Note 2)	20			20			ns
	Clear Release Tir	Clear Release Time (Note 3)				25			ns
T _A	Free Air Operatin	g Temperature	-55		125	0		70	°C

7V

7V

'LS161 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
					(Note 4)		
V _I	Input Clamp Voltage	$V_{\rm CC}$ = Min, $I_{\rm I}$ = -18 mA				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: C_L = 15 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5.5V. Note 3: C_L = 50 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5.5V.

'LS161 Electrical Characteristics (Continued)

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter		Conditions	Min	Typ (Note 4)	Max	Units
I _I	Input Current @ Max	V _{CC} = Max	Enable T			0.2	
	Input Voltage	V _I = 7V	Clock			0.2	mA
			Load			0.2	
			Others			0.1	
I _{IH}	High Level Input	V _{CC} = Max	Enable T			40	
	Current	$V_1 = 2.7V$	Clock			40	μΑ
			Load			40	
			Others			20	
I _{IL}	Low Level Input	V _{CC} = Max	Enable T			-0.8	
	Current	V _I = 0.4V	Clock			-0.8	mA
			Load			-0.8	
			Others			-0.4	
I _{os}	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 5)	DM74	-20		-100	
I _{CCH}	Supply Current with	V _{CC} = Max	•		18	31	mA
	Outputs High	(Note 6)					
I _{CCL}	Supply Current with	V _{CC} = Max			19	32	mA
	Outputs Low	(Note 7)					

Note 4: All typicals are at V_{CC} = 5V, T_A = 25°C.

'LS161 Switching Characteristics at V_{CC} = 5V and T_{A} = 25°C

		From (Input)					
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	1
f _{MAX}	Maximum Clock Frequency		25		20		MHz
t _{PLH}	Propagation Delay Time	Clock to		25		30	ns
	Low to High Level Output	Ripple Carry					
t _{PHL}	Propagation Delay Time	Clock to		30		38	ns
	High to Low Level Output	Ripple Carry					
t _{PLH}	Propagation Delay Time	Clock to Any Q		22		27	ns
	Low to High Level Output	(Load High)					
t _{PHL}	Propagation Delay Time	Clock to Any Q		27		38	ns
	High to Low Level Output	(Load High)					
t _{PLH}	Propagation Delay Time	Clock to Any Q		24		30	ns
	Low to High Level Output	(Load Low)					
t _{PHL}	Propagation Delay Time	Clock to Any Q		27		38	ns
	High to Low Level Output	(Load Low)					
t _{PLH}	Propagation Delay Time	Enable T to		14		27	ns
	Low to High Level Output	Ripple Carry					
t _{PHL}	Propagation Delay Time	Enable T to		15		27	ns
	High to Low Level Output	Ripple Carry					
t _{PHL}	Propagation Delay Time	Clear to		28		45	ns
	High to Low Level Output	Any Q					

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: I_{CCH} is measured with the load high, then again with the load low, with all other inputs high and all outputs open.

Note 7: I_{CCL} is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

Symbol	P	arameter	C	M54LS16	3A	D	M74LS163	BA	Units
			Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V_{IH}	High Level Input	Voltage	2			2			V
V_{IL}	Low Level Input \	/oltage			0.7			0.8	V
I _{OH}	High Level Outpu	t Current			-0.4			-0.4	mA
I _{OL}	Low Level Output	t Current			4			8	mA
f _{CLK}	Clock Frequency (Note 8)		0		25	0		25	MHz
	Clock Frequency (Note 9)		0		20	0		20	MHz
t _W	Pulse Width	Clock	20	6		20	6		ns
	(Note 8)	Clear	20	9		20	9		
	Pulse Width	Clock	25			25			ns
	(Note 9)	Clear	25			25			
t _{su}	Setup Time	Data	20	8		20	8		
	(Note 8)	Enable P	25	17		25	17		ns
		Load	25	15		25	15		
	Setup Time	Data	20			20			
	(Note 9)	Enable P	30			30			ns
		Load	30			30			
t _H	Hold Time	Data	0	-3		0	-3		ns
	(Note 8)	Others	0	-3		0	-3		
	Hold Time	Data	5			5			ns
	(Note 9)	Others	5			5			
t _{REL}	Clear Release Tir	me (Note 8)	20			20			ns
	Clear Release Tir	me (Note 9)	25			25			ns
T _A	Free Air Operatin	g Temperature	-55		125	0		70	°C

Note 8: C_L = 15 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V. Note 9: C_L = 50 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V.

'LS163 Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 10)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = -18 mA		(Note 10)	-1.5	V	
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
I _I	Input Current @ Max	V _{CC} = Max	Enable T			0.2	
	Input Voltage	V ₁ = 7V	Clock, Clear			0.2	mA
			Load			0.2	
			Others			0.1	
I _{IH}	High Level Input	V _{CC} = Max	Enable T			40	
	Current	V _I = 2.7V	Load			40	μA
			Clock, Clear			40	
			Others			20	

'LS163 Electrical Characteristics (Continued)

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	C	Min	Тур	Max	Units	
I _{IL}	Low Level Input	V _{CC} = Max	Enable T			-0.8	
	Current	$V_1 = 0.4V$	Clock, Clear			-0.8	mA
			Load			-0.8	
			Others			-0.4	
I _{os}	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 11)	DM74	-20		-100	
I _{CCH}	Supply Current with	V _{CC} = Max			18	31	mA
	Outputs High	(Note 12)					
I _{CCL}	Supply Current with	V _{CC} = Max			18	32	mA
	Outputs Low	(Note 13)					

Note 10: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 11: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 12: I_{CCH} is measured with the load high, then again with the load low, with all other inputs high and all outputs open.

Note 13: I_{CCL} is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

'LS163 Switching Characteristics at V_{CC} = 5V and T_A = 25°C

		From (Input)					
Symbol	Parameter	To (Output)	C _L =	C _L = 15 pF		50 pF	Units
			Min	Max	Min	Max	1
f _{MAX}	Maximum Clock Frequency		25		20		MHz
t _{PLH}	Propagation Delay Time	Clock to		25		30	ns
	Low to High Level Output	Ripple Carry					
t _{PHL}	Propagation Delay Time	Clock to		30		38	ns
	High to Low Level Output	Ripple Carry					
t _{PLH}	Propagation Delay Time	Clock to Any Q		22		27	ns
	Low to High Level Output	(Load High)					
t _{PHL}	Propagation Delay Time	Clock to Any Q		27		38	ns
	High to Low Level Output	(Load High)					
t _{PLH}	Propagation Delay Time	Clock to Any Q		24		30	ns
	Low to High Level Output	(Load Low)					
t _{PHL}	Propagation Delay Time	Clock to Any Q		27		38	ns
	High to Low Level Output	(Load Low)					
t _{PLH}	Propagation Delay Time	Enable T to		14		27	ns
	Low to High Level Output	Ripple Carry					
t _{PHL}	Propagation Delay Time	Enable T to		15		27	ns
	High to Low Level Output	Ripple Carry					
t _{PHL}	Propagation Delay Time	Clear to Any Q		28		45	ns
	High to Low Level Output	(Note 14)					


Note 14: The propagation delay clear to output is measured from the clock input transition.

The LS161A is similar, however, the clear buffer is connected directly to the flip flops.

(15) RIPPLE
CARRY
OUTPUT
DS006397-2

Parameter Measurement Information

Switching Time Waveforms




Note 15: The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{OUT} \approx 50\Omega$, $t_{f} \leq$ 10 ns, $t_{f} \leq$ 10 ns. Vary PRR to measure t_{MAX} .

Note 16: Outputs Q_D and carry are tested at t_{n+16} where t_n is the bit time when all outputs are low.

Note 17: $V_{REF} = 1.5V$.


Switching Time Waveforms




Note 18: The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{OUT} \approx 50\Omega$, $t_r \leq 6$ ns, $t_f \leq 6$ ns. Vary PRR to measure t_{MAX} .


Note 19: Enable P and enable T setup times are measured at $t_{\rm n+0}$.

Note 20: $V_{REF} = 1.3V.$




- Sequence: (1) Clear outputs to zero
- (2) Preset to binary twelve(3) Count to thirteen, fourteen, fifteen, zero, one, and two
- (4) Inhibit







16-Lead Ceramic Dual-In-Line Package (J)
Order Numbers 54LS161ADMQB, 54LS163ADMQB, DM54LS161AJ or DM54LS163AJ
Package Number J16A


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)








16-Lead Small Outline Molded Package (M)
Order Number DM74LS161AM or DM74LS163AM
Package Number M16A



16-Lead Molded Dual-In-Line Package (N)
Order Numbers DM74LS161AN, DM74LS163AN
Package Number N16E

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Ceramic Flat Package (W) Order Numbers 54LS161AFMQB, 54LS163AFMQB, DM54LS161AN or DM54LS163AW Package Number W16A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas

Customer Response Center Tel: 1-888-522-5372

Europe

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor

Fax: +49 (0) 1 80-530 85 86

Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061 National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179