## VHDL Cheat-Sheet ©Copyright: 2007 Bryan J. Mealy

Concurrent Statements		Sequential Statements
Concurrent Signal Assignment (dataflow model)	⇔	Signal Assignment
target <= expression;		target <= expression;
A <= B AND C; DAT <= (D AND E) OR (F AND G);		A <= B AND C; DAT <= (D AND E) OR (F AND G);
Conditional Signal Assignment (dataflow model)	⇔	if statements
target <= expressn when condition else expressn when condition else expressn;		<pre>if (condition) then    { sequence of statements } elsif (condition) then    { sequence of statements } else(the else is optional)    { sequence of statements } end if;</pre>
F3 <= '1' when (L='0' AND M='0') else '1' when (L='1' AND M='1') else '0';		<pre>if (SEL = "111") then F_CTRL &lt;= D(7); elsif (SEL = "110") then F_CTRL &lt;= D(6); elsif (SEL = "101") then F_CTRL &lt;= D(1); elsif (SEL = "000") then F_CTRL &lt;= D(0); else F_CTRL &lt;= '0'; end if;</pre>
Selective Signal Assignment (dataflow model)	⇔	case statements
<pre>with chooser_expression select   target &lt;= expression when choices,</pre>		<pre>case (expression) is    when choices =&gt;       {sequential statements}    when choices =&gt;       {sequential statements}    when others =&gt; (optional)       {sequential statements} end case;</pre>
<pre>with SEL select MX_OUT &lt;= D3</pre>		<pre>case ABC is    when "100" =&gt; F_OUT &lt;= '1';    when "011" =&gt; F_OUT &lt;= '1';    when "111" =&gt; F_OUT &lt;= '1';    when others =&gt; F_OUT &lt;= '0'; end case;</pre>
Process (behavioral model)		
<pre>opt_label: process(sensitivity_list) begin     {sequential_statements} end process opt_label;</pre>		
<pre>proc1: process(A,B,C) begin    if (A = '1' and B = '0') then       F_OUT &lt;= '1';    elsif (B = '1' and C = '1') then       F_OUT &lt;= '1';    else       F_OUT &lt;= '0';    end if; end process proc1;</pre>		