# vhdl-style-guide Documentation

Release 2.0.0

Jeremiah C Leary

# Contents:

1	Overview           1.1 Why VSG?            1.2 Key Benefits            1.3 Key Features	1 1 1 2
2	Gallery 2.1 Entities 2.2 Architectures 2.3 Component Declarations 2.4 Component Instantiations 2.5 Concurrent Assignments	3 4 4 5 5
3	Installation           3.1 PIP            3.2 Git Hub	<b>7</b> 7 7
4	Usage	9
5	5.1 Style Descriptions	13 13 14
	6.1 file_list 6.2 local_rules 6.3 rule 6.4 Reporting Single Rule Configuration 6.5 Reporting Configuration for All Rules 6.6 Rule Configuration Priorities 6.7 Example: Disabling a rule 6.8 Example: Setting the indent increment size for a single rule 6.9 Example: Setting the indent increment size for all rules 6.10 Configuring Uppercase and Lowercase Rules 6.11 Configuring Prefix and Suffix Rules 6.12 Configuring Number of Signals in Signal Declaration 6.13 Configuring the Maximum Line Length	18 18 19 19 20 20 21 21 22 22 23

		Configuring Identifer Alignment Rules	
7	<b>Code</b> 7.1	Full rule exclusion	<b>31</b>
	7.2	Individual Rule Exclusions	31
8	Edito 8.1	r Integration VIM	<b>33</b>
9	Local		35
	9.1	Example: Create rule to check for entity and architectures in the same file.	35
	9.2 9.3	Understanding the Rule class	38 41
	9.4	Rule creation guidelines	43
10	Phase	es	45
	10.1	Phase 1 - Structural	45
	10.2	Phase 2 - Whitespace	45
	10.3	Phase 3 - Vertical Spacing	45
	10.4 10.5	Phase 4 - Indentation	45 45
		Phase 6 - Capitalization	46
		Phase 7 - Naming conventions	46
11	Subp		47
	11.1	T	47
	11.2	Subphase 2	47
12	Rule	Severity	49
	12.1	8. 8	49
	12.2	Defining Severity Levels	49
13	Rules		51
		After Rules	51
	13.2	Architecture Rules	53
	13.3 13.4	Assert Rules	61 62
		Case Rules	
	13.6	Comment Rules	70
	13.7	Component Rules	71
	13.8	Concurrent Rules	77
	13.9	Constant Rules	80
		Context Rules	85
		Context Reference Rules	93
		Entity Rules	96 103
			103 104
		<u>.</u>	105
			111
			115
			120
			130
			141
	13.21	Library Rules	141

13.22 Package Rules	 	145
13.23 Port Rules	 	150
13.24 Procedure Rules	 	159
13.25 Process Rules	 	164
13.26 Range Rules	 	178
13.27 Sequential Rules	 	179
13.28 Signal Rules	 	181
13.29 Source File Rules	 	185
13.30 Subtype Rules	 	186
13.31 Type Rules	 	187
13.32 Variable Rules	 	192
13.33 Variable Assignment Rules		
13.34 While Loop Rules	 	197
13.35 Whitespace Rules	 	198
13.36 Wait Rules	 	201
13.37 When Rules	 	202
13.38 With Rules	 	202
14 ADI		202
14 API		203
14.1 vsg.vhdlFile		
14.2 vsg.rule_list		
14.3 vsg.check		
14.4 vsg.fix		
14.5 vsg.utilities	 	207
15 Contributing		217
15.1 Bug Reports	 	217
15.2 Code Base Improvements		
15.3 Feature Requests		
15.4 Pull Requests		
*		
15.5 Running Tests	 	218
Python Module Index	 	218 221

# CHAPTER 1

Overview

VHDL Style Guide (VSG) provides coding style guide enforcement for VHDL code.

## 1.1 Why VSG?

VSG was created after participating in a code review in which a real issue was masked by a coding style issue. A finding was created for the style issue, while the real issue was missed. When the code was re-reviewed, the real issue was discovered. The coding style issue seemed to blind me to the real issue.

Depending on your process, style issues can take a lot of time to resolve.

- 1. Create finding/ticket/issue
- 2. Disposition finding/ticket/issue
- 3. Fix the problem
- 4. Verify the problem was fixed

Spending less time on style issues leaves more time to analyze code structure. Eliminating style issues reduces the amount of time performing code reviews. This results in a higher quality code base.

# 1.2 Key Benefits

- · Explicitly define VHDL coding standards
- Make coding standards visible to everyone
- Improve code reviews
- Quickly bring code up to current standards

VSG allows the style of the code to be defined and enforced over portions or the entire code base.

# 1.3 Key Features

- · Command line tool
  - Integrates into continuous integration flow tools
- Reports and fixes issues found
  - Horizontal whitespace
  - Vertical whitespace
  - Upper and lower case
  - Keyword alignments
  - etc...
- Fully configurable rules via JSON/YAML configuration file
  - Disable rules
  - Alter behavior of existing rules
  - Change phase of execution
- Localize rule sets
  - Create your own rules using python
  - Use existing rules as a template
  - Fully integrates into base rule set

# CHAPTER 2

# Gallery

The examples shown below illustrate the formatting enforced by VSG. They show a subset of the rules:

- capitalization
- indentation
- · column alignments
  - comments
  - :'s
  - assignment operators (<= and =>)
- · vertical spacing

### 2.1 Entities

```
entity GRP_DEBOUNCER is
 generic (
   N
         : positive := 8;
                                         -- input bus width
   CNT_VAL : positive := 10000
                                         -- clock counts for debounce period
 );
 port (
   CLK_I : in std_logic := 'X';
                                        -- system clock
   DATA_0 : out std_logic_vector(1 downto 0); -- registered stable output data
   STRB_O : out std_logic
                                         -- strobe for new data available
 );
end entity GRP_DEBOUNCER;
```

### 2.2 Architectures

### 2.3 Component Declarations

```
component CPU is
  port (
    CLK_I : in SWITCH : in
                         std_logic;
    CLK_I
                         std_logic_vector(9 downto 0);
               : in std_logic;
: out std_logic;
    SER_IN
    SER_OUT
    TEMP_SPO : in std_logic;
    TEMP_SPI : out std_logic;
TEMP_CE : out std_logic;
    TEMP_SCLK : out std_logic;
    SEG1
                  : out std_logic_vector(7 downto 0);
    SEG2
                   : out std_logic_vector( 7 downto 0);
                   : out std_logic_vector( 7 downto 0);
    LED
    XM_ADR : out std_logic_vector(15 downto 0);
XM_RDAT : in std_logic_vector(7 downto 0);
XM_WDAT : out std_logic_vector(7 downto 0);
   XM_ADR
    XM_WE
                 : out std_logic;
    XM_CE
                 : out std_logic
  );
end component;
```

4 Chapter 2. Gallery

# 2.4 Component Instantiations

## 2.5 Concurrent Assignments

6 Chapter 2. Gallery

# CHAPTER 3

Installation

There are two methods to install VSG.

### 3.1 PIP

The most recent released version is hosted on PyPI. It can be installed using pip.

pip install vsg

This is the preferred method for installing VSG.

### 3.2 Git Hub

The latest development version can be cloned from the git hub repo.

git clone https://github.com/jeremiah-c-leary/vhdl-style-guide.git

Then installed using the setup.py file.

python setup.py install

# CHAPTER 4

Usage

#### VSG is a both a command line tool and a python package. The command line tool can be invoked with:

```
$ vsq
usage: VHDL Style Guide (VSG) [-h] [-f FILENAME [FILENAME ...]] [-lr LOCAL_RULES] [-c_
\hookrightarrowCONFIGURATION [CONFIGURATION ...]] [--fix]
                               [-fp FIX_PHASE] [-j JUNIT] [-of {vsq, syntastic}] [-b] [-
→oc OUTPUT_CONFIGURATION]
                               [-rc RULE_CONFIGURATION] [--style {indent_only, jcl}] [-
→v] [--debug]
Analyzes VHDL files for style guide violations. Reference documentation is located_
→at: http://vhdl-style-
quide.readthedocs.io/en/latest/index.html
optional arguments:
  -h, --help
                        show this help message and exit
  -f FILENAME [FILENAME ...], --filename FILENAME [FILENAME ...]
                        File to analyze
  -lr LOCAL_RULES, --local_rules LOCAL_RULES
                        Path to local rules
 -c CONFIGURATION [CONFIGURATION ...], --configuration CONFIGURATION [CONFIGURATION .
← . . ]
                        JSON or YAML configuration file(s)
                        Fix issues found
  -fp FIX_PHASE, --fix_phase FIX_PHASE
                        Fix issues up to and including this phase
  -j JUNIT, --junit JUNIT
                        Extract Junit file
  -of {vsg,syntastic}, --output_format {vsg,syntastic}
                        Sets the output format.
  -b, --backup
                        Creates a copy of input file for comparison with fixed_
\hookrightarrowversion.
  -oc OUTPUT_CONFIGURATION, --output_configuration OUTPUT_CONFIGURATION
                        Write configuration to file name.
```

(continues on next page)

(continued from previous page)

```
-rc RULE_CONFIGURATION, --rule_configuration RULE_CONFIGURATION

Display configuration of a rule

--style {indent_only, jcl}

Use predefined style

-v, --version
Displays version information

--debug
Displays verbose debug information
```

### **Command Line Options**

Option	Description
-debug	Print verbose debug information to assist with de-
	buging errors with VSG.
-f FILENAME	The VHDL file to be analyzed or fixed. Multiple files
	can be passed through this option.
-local_rules LOCAL_RULES	Additional rules not in the base set.
-configuration CONFIGURATION	JSON or YAML file(s) which alters the behavior of
	VSG. Configuration can also include a list files to an-
	alyze. Any combination of JSON and YAML files can
	be passed. Each will be processed in order from left to
	right.
-fix	Update issues found. Replaces current file with updated
	one.
-fix_phase	Applies for all phases up to and including this phase.
	Analysis will then be performed on all phases.
–junit	Filename of JUnit XML file to generate.
-output_format	Configures the sdout output format. vsg – standard
	VSG output syntastic – format compatible with
	the syntastic VIM module
	·
-backup	Creates a copy of the input file before applying any
	fixes. This can be used to compare the fixed file against
	the original.
-output_configuration	Writes a JSON configuration file of the current run. It
	includes a file_list, local_rules (if used), and how every
	rule was configured. This configuration can be fed back
	into VSG.
-rule_configuration	Displays the configuration of a rule.
-style	Use a built in coding style.

#### Here is an example output running against a test file:

(continues on next page)

10 Chapter 4. Usage

(continued from previous page)

VSG will report the rule which is violated and the line number or group of lines where the violation occured. It also gives a suggestion on how to fix the violation. The rules VSG uses are grouped together into *Phases*. These phases follow the order in which the user would take to address the violations. Each rule is detailed in the *Rules* section. The violation and the appropriate fix for each rule is shown.

The violations can be fixed manually, or use the **-fix** option to have VSG update the file.

If rule violations can not be fixed, they will be reported after fixing everything else:

```
$ vsq -f example/architecture-empty.vhd
______
File: example/architecture-empty.vhd
_____
Phase 1 of 7... Reporting
Total Rules Checked: 61
Total Violations:
  _____
Rule
             | line(s) | Solution
signal_007
             5 | Remove default assignment.
NOTE: Refer to online documentation at https://vhdl-style-guide.readthedocs.io/en/
→latest/index.html for more information.
```

12 Chapter 4. Usage

# CHAPTER 5

# Styles

VSG supports several predefined styles. They can be used with the -style command line option.

The table below lists the built in styles available

Style	Description
indent_only	Only applies indent rules
jcl	Coding style preferred by Jeremiah Leary

## **5.1 Style Descriptions**

### 5.1.1 indent\_only

This style only applies indenting rules.

This style attempts to improve readability by:

- Indenting
  - 2 spaces

### 5.1.2 jcl

This style was in affect before the 2.0.0 release. It maintains the same style as new rules are added.

This style attempts to improve readability by:

- Emphasising non vhdl identifiers by capitalizing them.
  - entity names
  - architecture names
  - ports

- generics
- etc...
- Blank lines added between major items
  - processes
  - if statements
  - case statements
- Alignments
  - :'s over entire entities, components, instantiations, etc...
  - <='s over groups of sequential statements
  - inline comments within processes, architecture declarative regions, etc...
- Indenting
  - 2 spaces
- Structure
  - No single line sequential statements using the when keyword
  - No code after the case when statements
  - Split if/elsif/else/end if into separate lines
  - Removing comments from instantiation and component ports and generics
  - No more than two signals can be declared on a single line

## 5.2 Adjusting built in styles

The built in styles provide several examples of how VHDL code can be formatted to improve readability. This is by no means the only way. The styles can be modified using the **–configuration** option.

Follow these steps to adjust the styles to the local flavor:

- 1. Pick a style that is close to yours
- 2. Create a configuration to modify the rules which must change
- 3. Use the style and configuration to analyze your code

### 5.2.1 Example

Let us assume the legacy style matches 95% of the desired style. The only differences are:

- The entity keyword is always lower case
- Indenting is three spaces instead of two

Create a configuration with the following:

```
rule:
   global:
    indentSize: 3
```

(continues on next page)

14 Chapter 5. Styles

(continued from previous page)

```
entity_004:
   case: lower
...
```

Then use the style and configuration together:

```
$ vsg --style legacy --configuration my_config.yaml -f fifo.vhd
```

16 Chapter 5. Styles

# CHAPTER 6

# Configuring

VSG can use a configuration file to alter it's behavior and/or include a list of files to analyze. This is accomplished by passing JSON and/or YAML file(s) through the **–configuration** command line argument. This is the basic form of a configuration file in JSON:

This is the basic form of a configuration file in YAML:

```
file_list:
    fifo.vhd
    source/spi.vhd:
    rule:
    ruleId_ruleNumber:
    attributeName: AttributeValue
```

(continues on next page)

(continued from previous page)

```
- $PATH_TO_FILE/spi_master.vhd
- $OTHER_PATH/src/*.vhd
local_rules: $DIRECTORY_PATH
rule:
global:
attributeName: AttributeValue
ruleId_ruleNumber:
attributeName: AttributeValue
...
```

It is not required to have **file\_list**, **local\_rules**, and **rule** defined in the configuration file. Any combination can be defined, and the order does not matter.

Note: All examples of configurations in this documentation use JSON. However, YAML can be used instead.

## 6.1 file\_list

The file\_list is a list of files that will be analyzed. Environment variables will expanded. File globbing is also supported. The Environment variables will be expanded before globbing occurs. This option can be useful when running VSG over multiple files.

Rule configurations can be specified for each file by following the format of the rule configuration.

### 6.2 local\_rules

Local rules can be defined on the command line or in a configuration file. If they are defined in both locations, the configuration will take precedence.

### **6.3** rule

Any attribute of any rule can be configured. Using **global** will set the attribute for every rule. Each rule is addressable by using it's unique **ruleId** and **ruleNumber** combination. For example, whitespace\_006 or port\_010.

Note: If global and unique attributes are set at the same time, the unique attribute will take precedence.

Here are a list of attributes that can be altered for each rule:

Attribute	Values	Description
indentSize	Integer	Sets the number of spaces for each indent level.
phase	Integer	Sets the phase the rule will run in.
disable	Boolean	If set to True, the rule will not run.
fixable	Boolean	If set to False, the violation will not be fixed

# 6.4 Reporting Single Rule Configuration

The configuration for a single rule can be reported using the **-rc** option:

```
$ vsg -rc entity_001
{
    "rule": {
        "entity_001": {
            "indentSize": 2,
            "phase": 4,
            "disable": false,
            "fixable": true
        }
    }
}
```

VSG will print the configuration for the rule given in a JSON format. This configuration can be altered and added to a configuration file.

## 6.5 Reporting Configuration for All Rules

Every rule configuration can be report and saved to a file using the **-oc** option:

```
$ vsg -oc configuration.json
```

The output file will be in JSON format and can be modified and passed back to VSG using the -c option.

## **6.6 Rule Configuration Priorities**

There are three ways to configure a rule. From least to highest priority are:

- [rule][global]
- [rule][<identifier>]
- [file\_list][<filename>][rule][<identifier>].

If the same rule is defined in all three locations as in the example below, then the final setting will be equal to the highest priority.

(continues on next page)

(continued from previous page)

```
"disable": true
},
    "rule": {
        "length_001":{
            "disable": false
        }
}
```

In this example configuration, all rules are disabled by the **global** configuration. Then rule **length\_001** is enabled for the files **architecture.vhd**, **package.vhd** and **entity.vhd** by the **rule** configuration. Then rule **length\_001** is disabled for the file **entity.vhd**.

## 6.7 Example: Disabling a rule

Below is an example of a JSON file which disables the rule entity\_004

```
{
    "rule":{
        "entity_004":{
            "disable":true
        }
    }
}
```

Use the configuration with the **-configuration** command line argument:

```
$ vsg -f RAM.vhd --configuration entity_004_disable.json
```

# 6.8 Example: Setting the indent increment size for a single rule

The indent increment size is the number of spaces an indent level takes. It can be configured on an per rule basis...

```
{
    "rule":{
        "entity_004":{
             "indentSize":4
        }
    }
}
```

## 6.9 Example: Setting the indent increment size for all rules

Configure the indent size for all rules by setting the **global** attribute.

```
{
    "rule":{
        "global":{
        "indentSize":4
```

(continues on next page)

(continued from previous page)

```
}
}
```

## 6.10 Configuring Uppercase and Lowercase Rules

There are several rules that enforce either uppercase or lowercase. The default for all such rules is lowercase. The decision was motivated by the fact, that the VHDL language is case insensitive. Having the same default for all case rules also results in less documentation and code to maintain. The default value for each of these case rules can be overridden using a configuration.

### 6.10.1 Overriding Default Lowercase Enforcement

The default lowercase setting can be changed using a configuration.

For example the rule constant\_002 can be changed to enforce uppercase using the following configuration:

```
rule :
   constant_002 :
    case : 'upper'
```

### 6.10.2 Changing Multiple Case Rules

If there are a lot of case rules you want to change, you can use the global option to reduce the size of the configuration. For example, if you want to uppercase everything except the entity name, you could write the following configuration:

```
rule :
   global :
    case : 'upper'
   entity_008 :
    case : 'lower'
```

# 6.11 Configuring Prefix and Suffix Rules

There are several rules that enforce specific prefixes/suffixes in different name identifiers. It is noted, in the documentation, what are the default prefixes/suffixes for each such rule.

All prefix/suffix rules are disabled by default. The default prefixes/suffixes for each of these rules can be overridden using a configuration.

### 6.11.1 Overriding Default Prefixes/Suffixes Enforcement

The default setting can be changed using a configuration. For example, the rule port\_025 defaults to following suffixes: ['\_I', '\_O', '\_IO']. We can use the following configuration to change allowed suffixes:

```
rule :
   port_025:
     # Each prefix/suffix rule needs to be enabled explicitly.
     disable: false
     suffixes: ['_i', '_o']
```

The rule variable\_012 defaults to following prefix: ['v\_']. We can use the following configuration to change allowed prefix:

```
rule :
    variable_012:
        # Each prefix/suffix rule needs to be enabled explicitly.
        disable: false
        prefixes: ['var_']
```

## 6.12 Configuring Number of Signals in Signal Declaration

VHDL allows of any number of signals to be declared within a single signal declaration. While this may be allowed, in practice there are limits impossed by the designers. Limiting the number of signals declared improves the readability of VHDL code.

The default number of signals allowed, 2, can be set by configuring rule **signal\_015**.

### 6.12.1 Overriding Number of Signals

The default setting can be changed using a configuration. We can use the following configuration to change the number of signals allowed to 1.

```
rule :
    signal_015 :
        consecutive : 1
```

## 6.13 Configuring the Maximum Line Length

Limiting the line length of the VHDL code can improve readability. Code that exceeds the editor window is more difficult to read.

The default line length is 120, and can be set by configuring rule length\_001.

### 6.13.1 Overriding Line Length

The default setting can be changed using a configuration. We can use the following configuration to change the line length to 180.

```
rule :
   length_001 :
    length : 180
```

## 6.14 Configuring Keyword Alignment Rules

There are several rules that enforce alignment for a group of lines based on the keywords such as 'after', '<=' etc. Some of the configurations are available in all keyword alignment rules, while others are rule specific.

### 6.14.1 Common Keyword Alignment Configuration

Following configuration options can be independently changed for each of the keyword alignment rules.

1. compact\_alignment - if set to True it enforces single space before alignment keyword in the line with the longest part before the keyword. Otherwise the alignment occurs to the keyword maximum column. By default set to True.

#### Violation

```
signal sig_short : std_logic;
signal sig_very_long : std_logic;
```

#### Fix (compact\_alignment = True)

```
signal sig_short : std_logic;
signal sig_very_long : std_logic;
```

#### Fix (compact\_alignment = False)

2. blank\_line\_ends\_group - if set to True any blank line encountered in the VHDL file ends the group of lines that should be aligned and starts new group. By default set to True.

#### Violation

```
signal wr_en : std_logic;
signal rd_en : std_logic;

constant c_short_period : time;
constant c_long_period : time;
```

#### Fix (blank\_line\_ends\_group = True)

```
signal wr_en : std_logic;
signal rd_en : std_logic;

constant c_short_period : time;
constant c_long_period : time;
```

Fix (blank\_line\_ends\_group = False)

3. comment\_line\_ends\_group - if set to True any purely comment line in the VHDL file ends the group of lines that should be aligned and starts new group. By default set to True.

#### Violation

```
port (
    sclk_i : in std_logic;
    pclk_i : in std_logic;
    rst_i : in std_logic;
    --- serial interface ---
    spi_ssel_o : out std_logic;
    spi_sck_o : out std_logic;
    spi_mosi_o : out std_logic;
    spi_miso_i : in std_logic
);
```

#### Fix (comment\_line\_ends\_group = True)

```
port (
    sclk_i : in std_logic;
    pclk_i : in std_logic;
    rst_i : in std_logic;
    ---- serial interface ----
    spi_ssel_o : out std_logic;
    spi_sck_o : out std_logic;
    spi_mosi_o : out std_logic;
    spi_miso_i : in std_logic
);
```

#### Fix (comment\_line\_ends\_group = False)

```
port (
    sclk_i : in std_logic;
    pclk_i : in std_logic;
    rst_i : in std_logic;
    ---- serial interface ----
    spi_ssel_o : out std_logic;
    spi_sck_o : out std_logic;
    spi_mosi_o : out std_logic;
    spi_miso_i : in std_logic
);
```

**Note:** As all keyword alignment rules have above configurations they are not mentioned in the documentation for each rule.

### 6.14.2 Rule Specific Keyword Alignment Configuration

1. separate\_generic\_port\_alignment - if set to True alignment within the generic declarative/mapping part is separated from alignment within the port declarative/mapping part. By default set to True.

#### Violation

```
generic (
    g_width : positive;
    g_output_delay : positive
);
port (
    clk_i : in std_logic;
    data_i : in std_logic;
    data_o : in std_logic
);
```

#### Fix (separate\_generic\_port\_alignment = True)

```
generic (
    g_width : positive;
    g_output_delay : positive
);
port (
    clk_i : in std_logic;
    data_i : in std_logic;
    data_o : in std_logic
);
```

#### Fix (separate\_generic\_port\_alignment = False)

```
generic (
    g_width : positive;
    g_output_delay : positive
);
port (
    clk_i : in std_logic;
    data_i : in std_logic;
    data_o : in std_logic
);
```

2. if\_control\_statements\_end\_group - if set to True any line with if control statement ends the group of lines that should be aligned and starts new group. By default set to True.

#### Violation

```
if condition = '1' then
   data_valid <= '1';
   data <= '1';
else
   data_valid <= '0';
   hold_transmission <= '1';
end if;</pre>
```

#### Fix (if\_control\_statements\_end\_group = True)

#### Fix (if\_control\_statements\_end\_group = False)

3. case\_control\_statements\_end\_group - if set to True any line with case control statement ends the group of lines that should be aligned and starts new group. By default set to True.

#### Violation

```
case A is
    when A =>
        X <= F;
        XY <= G;
        XYZ <= H;
    when B =>
        a <= I;
        ab <= h;
        c <= a;
    when others =>
        null;
end case
```

### Fix (case\_control\_statements\_end\_group = True)

```
case A is
    when A =>
        X <= F;
        XY <= G;
        XYZ <= H;
    when B =>
        a <= I;
        ab <= h;
        c <= a;
    when others =>
        null;
end case
```

### Fix (case\_control\_statements\_end\_group = False)

```
case A is
    when A =>
        X <= F;
        XY <= G;
        XYZ <= H;
when B =>
        a <= I;
        ab <= h;
        c <= a;
when others =>
        null;
end case
```

**Note:** If given keyword alignment rule has any of the above keyword alignment specific configuration, then it is explicitly noted in the documentation of this rule.

The default value for each of these case rules can be overridden using a configuration.

## 6.15 Configuring Identifer Alignment Rules

There are several rules that enforce alignment of identifiers in group of lines. Some of the configurations are available in all keyword alignment rules, while others are rule specific.

### 6.15.1 Common Identifier Alignment Configuration

Following configuration options can be independently changed for each of the identifier alignment rules.

1. blank\_line\_ends\_group - if set to True any blank line encountered in the VHDL file ends the group of lines that should be aligned and starts new group. By default set to True.

#### Violation

```
signal wr_en : std_logic;
file results :
signal rd_en : std_logic;
constant c_short_period : time;
```

### Fix (blank\_line\_ends\_group = True)

```
signal wr_en : std_logic;
file results :
signal rd_en : std_logic;
constant c_short_period : time;
```

#### Fix (blank\_line\_ends\_group = False)

```
signal wr_en : std_logic;
file results :
signal rd_en : std_logic;
constant c_short_period : time;
```

2. comment\_line\_ends\_group - if set to True any purely comment line in the VHDL file ends the group of lines that should be aligned and starts new group. By default set to True.

#### Violation

```
signal wr_en : std_logic;
file results :
    -- some comment
signal rd_en : std_logic;
constant c_short_period : time;
```

Fix (comment\_line\_ends\_group = True)

```
signal wr_en : std_logic;
file results :
    -- some comment
signal rd_en : std_logic;
constant c_short_period : time;
```

Fix (comment\_line\_ends\_group = False)

**Note:** As all identifier alignment rules have above configurations they are not mentioned in the documentation for each rule.

## 6.16 Multiple configurations

More than one configuration can be passed using the **-configuration** option. This can be useful in two situations:

- 1) Block level configurations
- 2) Multilevel rule configurations

The priority of the configurations is from right to left. The last configuration has the highest priority. This is true for all configuration parameters except **file\_list**.

### 6.16.1 Block level configurations

Many code bases are large enough to be broken into multiple sub blocks. A single configuration can be created and maintained for each subblock. This allows each subblock to be analyzed independently.

When the entire code base needs be analyzed, all the subblock configurations can be passed to VSG. This reduces the amount of external scripting required.

#### config\_1.json

```
"file_list":[
    "fifo.vhd",
    "source/spi.vhd",
    "$PATH_TO_FILE/spi_master.vhd",
    "$OTHER_PATH/src/*.vhd"
]
```

#### config\_2.json

```
{
    "file_list":[
        "dual_port_fifo.vhd",
        "flash_interface.vhd",
        "$PATH_TO_FILE/ddr.vhd"
    ]
}
```

Both configuration files can be processed by vsg with the following command:

```
$ vsg --configuration config_1.json config_2.json
```

### 6.16.2 Multilevel rule configurations

Some code bases may require rule adjustments that apply to all the files along with rule adjustments against individual files. Use multiple configurations to accomplish this. One configuration can handle code base wide adjustments. A second configuration can target individual files. VSG will combine any number of configurations to provide a unique set of rules for any file.

#### config\_1.json

```
{
    "rule":{
        "entity_004":{
            "disable":true
        },
        "entity_005":{
            "disable":true
        },
        "global":{
            "indentSize":2
        }
    }
}
```

#### config\_2.json

Both configuration files can be processed by VSG with the following command:

```
$ vsg --configuration config_1.json config_2.json -f fifo.vhd
```

VSG will combine the two configurations into this equivalent configuration...

```
{
    "rule":{
        "entity_004":{
            "disable":false,
            "indentSize":4
        },
        "entity_005":{
            "disable":true
        },
        "global":{
            "indentSize":2
        }
    }
}
```

... and run on the file **fifo.vhd**.

Code Tags

VSG supports inline tags embedded into code to enable or disable rules. This can be useful in fine tuning rule exceptions within a file. The code tags are embedded in comments similar to pragmas, and must be on it's own line.

## 7.1 Full rule exclusion

Entire portions of a file can be ignored using the **vsg\_off** and **vsg\_on** tags.

```
-- vsg_off
process (write, read, full) is
begin
  a <= write;
  b <= read;
end process;
-- vsg_on</pre>
```

The **vsg\_off** tag disables all rule checking. The **vsg\_on** tag enables all rule checking, except those disabled by a configuration.

## 7.2 Individual Rule Exclusions

Individual rules can be disabled by adding the rule identifier to the **vsg\_off** and **vsg\_on** tags. Multiple identifiers can be added.

```
-- vsg_off process_016 process_018
process (write, read, full) is
begin
    a <= write;
    b <= read;
end process;
-- vsg_on</pre>
```

The bare **vsg\_on** enables all rules not disabled by a configuration.

Each rule can be independently enabled or disabled:

```
-- vsg_off process_016 process_018
process (write, read, full) is
begin
a <= write;
b <= read;
end process;
-- vsg_on process_016
FIFO_PROC : process (write, read, full) is
begin
 a <= write;
 b <= read;
end process;
-- vsg_on process_018
FIFO_PROC : process (write, read, full) is
begin
 a <= write;
 b <= read;
end process FIFO_PROC;
```

In the previous example, the *process\_016* and *process\_018* are disabled for the first process. *Process\_018* is disabled for the second process. No rules are disabled for the third process.

# **Editor Integration**

If your editor can execute programs on the command line, you can run VSG without having to leave your editor. This brings a new level of efficiency to coding in VHDL.

## 8.1 VIM

Add the following macro into your .vimrc file:

This macro bound to the <F9> key performs the following steps:

- 1. Save the current buffer
- 2. Execute vsg with the -fix option
- 3. Reload the buffer

When you are editing a file, you can hit <F9> and VSG will run on the current buffer without leaving VIM.

Localizing

VSG supports customization to your coding style standards by allowing localized rules. These rules are stored in a directory with an \_\_init\_\_.py file and one or more python files. The files should follow the same structure and naming convention as the rules found in the vsg/rules directory.

The localized rules will be used when the **-local\_rules** command line argument is given or using the **local\_rules** option in a configuration file.

# 9.1 Example: Create rule to check for entity and architectures in the same file.

Let's suppose in our organization the entity and architecture should be split into separate files. This rule is not in the base rule set, but we can add it through localization. For this example, we will be setting up the localized rules in your home directory.

## 9.1.1 Prepare local rules directory

Create an empty directory with an empty \_\_init\_\_.py file

```
$ mkdir ~/local_rules
$ touch ~/local_rules/__init__.py
```

#### 9.1.2 Create new rule file

We will create a new rule by extending the base rule class.

Note: The file name and class name must start with rule\_. Otherwise VSG will not recognize it as a rule.

The rule will be in the localized group. Since this is the first rule, we will number it 001.

```
class rule_001(rule.rule):

def __init__(self):
    rule.rule.__init__(self, 'localized', '001')
```

Referencing the *Phases*, we decide it should be in phase 1: structural.

```
from vsg import rule

class rule_001(rule.rule):

   def __init__(self):
      rule.rule.__init__(self, 'localized', '001')
      self.phase = 1
```

Now we need to add the **analyze** method to perform the check.

```
from vsg import rule

class rule_001(rule.rule):

def __init__(self):
    rule.rule.__init__(self, 'localized', '001')
    self.phase = 1

def analyze(self, oFile):
```

The built in variables in the vsg.line class can be used to build rules. There are helper functions in *vsg.utilities*, *vsg.check*, and *vsg.fix* also. In this case, the vsg.vhdlFile class has two attributes (hasEntity and hasArchitecture) that are exactly what we need. We are ready to write the body of the analyze method:

```
class rule_001(rule.rule):
    def __init__(self):
        rule.rule.__init__(self, 'localized', '001')
        self.phase = 1

def analyze(self, oFile):
    if oFile.hasEntity and oFile.hasArchitecture:
        self.add_violation(utils.create_violation_dict(1))
```

The base rule class has an **add\_violation** method which takes a dictionary as an argument. The *create\_violation\_dict* function will create the dictionary. This dictionary can be modified to include other information about the violation. This method appends the dictionary to a violation list, which is processed later for reporting and fixing purposes. In this case, any line number will do so we picked 1.

We must decide if we want to give VSG the ability to fix this rule on it's own. If so, then we will need to write the **\_fix\_violations** method. However, for this violation we want the user to split the file. We will tell VSG the rule is not fixable.

```
class rule_001(rule.rule):

    def __init__(self):
        rule.rule.__init__(self, 'localized', '001')
        self.phase = 1
        self.fixable = False # User must split the file

    def analyze(self, oFile):
        if oFile.hasEntity and oFile.hasArchitecture:
            self.add_violation(utils.create_violation_dict(1))
```

We also need to provide a solution to the user so they will know how to fix the violation:

```
class rule_001(rule.rule):
    def __init__(self):
        rule.rule.__init__(self, 'localized', '001')
        self.phase = 1

        self.fixable = False # User must split the file
        self.solution = 'Split entity and architecture into seperate files.'

    def analyze(self, oFile):
        if oFile.hasEntity and oFile.hasArchitecture:
            self.add_violation(utils.create_violation_dict(1))
```

Finally, we need to add a code tag check so the rule can be disabled via comments in the code:

The rule is complete, so we save it as rule\_localized\_001.py. Performing an **ls** on our local\_rules directory:

```
$ ls ~/local_rules
__init__.py rule_localized_001.py
```

## 9.1.3 Use new rule to analyze

When we want to run with localized rules, use the -local\_rules option.

Our new rule will now flag files which have both an entity and an architecture in the same file. That was a fairly simple rule. To write more complex rules, it is important to understand how the rule class works.

## 9.2 Understanding the Rule class

38

Every rule uses the base rule class. There are a few methods to the base rule class, but we are interested in only the following:

Method	Description		
add_violations	Adds violations to a list.		
analyze	Calls _pre_analyze and then _analyze.		
_analyze	Code that performs the analysis.		
fix	calls analyze and then _fix_violations.		
_fix_violations	Code that fixes the violations.		
_get_solution	ution Prints out the solution to stdout.		
_pre_analyze	Code that sets up variables for _analyze.		

We will look at the rule **constant\_014** to illustrate how VSG uses the methods above:

(continues on next page)

(continued from previous page)

```
def _analyze(self, oFile, oLine, iLineNumber):
    if not oLine.isConstantArray and oLine.insideConstant:
        if oLine.isConstant and ':=' in oLine.line:
            self.alignmentColumn = oLine.line.index(':=') + len(':= ')
            self.fKeywordFound = True
        elif not oLine.isConstant and self.fKeywordFound:
            sMatch = ' ' * self.alignmentColumn
            if not re.match('^' + sMatch + '\w', oLine.line):
                self.add_violation(utils.create_violation_dict(LineNumber))
                self.dFix['violations'][iLineNumber] = self.alignmentColumn
        if oLine.isConstantEnd:
            self.fKeywordFound = False
def _fix_violations(self, oFile):
    for iLineNumber in self.violations:
        sLine = oFile.lines[iLineNumber].line
        sNewLine = ' ' * self.dFix['violations'][iLineNumber] + sLine.strip()
        oFile.lines[iLineNumber].update_line(sNewLine)
```

## 9.2.1 Creating Class

First we create the rule by inheriting from the base rule class. We also add a comment to describe what the rule is doing.

## 9.2.2 Adding init

Then we add the \_\_init\_\_ method. It calls the init of the base rule class, then we modify attributes for this specific rule:

```
def __init__(self):
    rule.rule.__init__(self)
    self.name = 'constant'
    self.identifier = '014'
    self.solution = 'Align with := keyword on constant declaration line.'
    self.phase = 5
```

For this rule we set it's name, identifier, solution, and phase.

## 9.2.3 Analyzing Considerations

The analyze method of the base rule class will first call \_pre\_analyze before \_analyze. The \_analyze method is wrapped in a loop that increments through each line of the file. The analyze method also checks if the rule has been turned off for a line, via code tags. If the code tag indicates to ignore the line, then it will be skipped. If you decide to override the analyze method, then you should add the code tag check.

## 9.2.4 Adding \_pre\_analyze method

In this rule, we use the **\_pre\_analyze** method to initialize some variables. These variables must be set outside the loop that is present in the **analyze** method.

```
def _pre_analyze(self):
    self.alignmentColumn = 0
    self.fKeywordFound = False
```

## 9.2.5 Adding \_analyze method

The **\_analyze** method is called on every line of the VHDL file. Any memory needed between lines must be declared in the **\_pre\_analyze** method. In the following code, notice *self.alignmentColumn* and *self.fKeywordFound*.

```
def _analyze(self, oFile, oLine, iLineNumber):
    if not oLine.isConstantArray and oLine.insideConstant:
        if oLine.isConstant and ':=' in oLine.line:
            self.alignmentColumn = oLine.line.index(':=') + len(':= ')
            self.fKeywordFound = True
    elif not oLine.isConstant and self.fKeywordFound:
        sMatch = ' ' * self.alignmentColumn
        if not re.match('^' + sMatch + '\w', oLine.line):
            self.add_violation(utils.create_violation_dict(LineNumber))
            self.dFix['violations'][iLineNumber] = self.alignmentColumn
    if oLine.isConstantEnd:
        self.fKeywordFound = False
```

This code is searching for the characteristics of a non-array constant.

```
def _analyze(self, oFile, oLine, iLineNumber):
   if not oLine.isConstantArray and oLine.insideConstant:
```

Once the non-array constant is found, it notes the column of the := keyword.

```
if oLine.isConstant and ':=' in oLine.line:
    self.alignmentColumn = oLine.line.index(':=') + len(':= ')
    self.fKeywordFound = True
```

On successive lines of the constant declaration, it checks to see if there are enough spaces from the beginning of the line to match the column number the := is located at.

```
elif not oLine.isConstant and self.fKeywordFound:
```

If there are not enough spaces, then a violation is added. We also store off the required column into a predefined dictionary named dFix. This will be used later when the **fix** method is called.

```
sMatch = ' ' * self.alignmentColumn
if not re.match('^' + sMatch + '\w', oLine.line):
    self.add_violation(utils.create_violation_dict(LineNumber))
    self.dFix['violations'][iLineNumber] = self.alignmentColumn
```

When we detect the end of the constant declaration, we clear a flag and prepare for the next constant declaration.

```
if oLine.isConstantEnd:
    self.fKeywordFound = False
```

## 9.2.6 Fixing considerations

The **fix** method will first call the **analyze** method and then the **\_fix\_violations** method. Unlike the **analyze** method, it does not wrap the **\_fix\_violations** in a loop. This is due to some fixes needing to execute either top down or bottom up. Rules that add or delete lines need to work from the bottom up. Otherwise, the violations detected by the **analyze** method will have moved.

## 9.2.7 Adding the \_fix\_violations method

In this rule, we are going to iterate on all the violations in the self.violations attribute.

```
def _fix_violations(self, oFile):
   for iLineNumber in self.violations:
```

We store the current line off to make it easier to read. Then we strip the line of all leading and trailing spaces and prepend the number of spaces required to align with the := keyword.

```
sLine = oFile.lines[iLineNumber].line
sNewLine = ' ' * self.dFix['violations'][iLineNumber] + sLine.strip()
```

Finally, we update the line with our modified line using the **update\_line** method.

```
oFile.lines[iLineNumber].update_line(sNewLine)
```

## 9.3 Violation dictionary

Violations are stored as a list of dictionaries in the **rule.violations** attribute. This is the generic format of the dictionary represented by json:

This format gives us the greatest flexibility in describing violations. The lines[0]['number'] is the only required element in a violation dictionary. The "attribute>" and "<violation\_attribute>" elements are optional. They are used by more complex rules to maintain information used to fix violations.

## 9.3.1 Single line violations

Most violations are against a single line and no other information is required to fix it. These dictionaries use the minimumal form.

## 9.3.2 Single line violations with additional information

If additional information for single line violations is required, it will be stored at the violation level.

This violation is indicating there is an issue at line 40 with the label "FIFO". The "label" element will be used to fix the violation.

## 9.3.3 Multiple line violations

If a rule covers multiple lines, then information about individual lines can be stored:

In the above case, we are trying to align a keyword over multiple lines. Each line which is not aligned is reported in the **lines** list. The **column** attribute indicates which column the keyword was found. The **desired\_column**, which applies to all lines in the **lines** list, indicates which column the keyword should be located.

This violation would cover a group of multiple lines. If there were violations in multiple groups, then each group with get it's own violation dictionary.

#### 9.3.4 utils functions

There are three functions in the utils module to help with managing the violation dictionary: **create\_violation\_dict**, **get\_violation\_line\_number** and **get\_violating\_line**. The **create\_violation\_dict** will return a dictionary in the form of the single line violation described above. Use this to create the initial violation and add to it as necessary.

The **get\_violation\_line\_number** will return the lines['number'] attribute of the violation. Use this function to abstract away the line number from the underlying data structure.

The **get\_violating\_line** will return a line object at the line the violation occured. This is easier than manually indexing into the oFile list to pull out a line.

## 9.4 Rule creation guidelines

Keep these points in mind when creating new rules:

- 1. Use an existing rule as a starting point
- 2. Remember that analyze calls \_pre\_analyze and then \_analyze
- 3. Override **\_get\_solution** to return complex messages
- 4. analyze method can be overridden if necessary
- 5. If overriding **analyze**, then include a check for *vsg\_off*

## **Phases**

Rules are grouped together and executed in phases. This simplifies rule generation for rules in later phases. If issues are found during a phase, then successive phases will not run. The phases are constructed to model the proper order of fixing issues. Each phase prepares the code for the next phase.

## 10.1 Phase 1 - Structural

This phase checks the structure of VHDL statements. This ensures the VHDL is structured properly for future phases.

## 10.2 Phase 2 - Whitespace

This phase checks whitespace rules. However, this does not include indentation.

## 10.3 Phase 3 - Vertical Spacing

This phase checks all vertical spacing requirements.

## 10.4 Phase 4 - Indentation

This phase checks all indentation rules.

## 10.5 Phase 5 - Alignment

This phase checks all alignment rules.

# 10.6 Phase 6 - Capitalization

This phase checks capitalization rules.

# 10.7 Phase 7 - Naming conventions

This phase checks naming conventions for signals, constants, ports, etc...

# Subphases

Each phase can have multiple subphases. There are rules which are executed within the same phase, but one is dependent on another. Utilizing a subphase allows for the proper execution of the rules.

# 11.1 Subphase 1

Prepare code for rules in subphase 2.

## 11.2 Subphase 2

Execute on code prepared in subphase 1.

Rule Severity

VSG supports rule severity with two built in levels: Error and Warning. The default behavior for most rules is **Error**. Only the **Error** severity level will result in an exit status of 1. **Errors** will also be the only errors written to a JUnit XML file if that option is chosen.

The table below summarizes the built in severities:

Name	Туре	Exit Sta- tus	JU- nit	Syntastic	Description
Error	error	1	Yes	ERROR	A rule which must be fixed.
Warn-	warn-	0	No	WARN-	A rule which should be fixed if it is reasonable to do
ing	ing			ING	so.

## 12.1 Configuring Severity Levels

The existing severity level of a rule can be configured. For example, if you want to change the line length rule, *length\_001*, to a **Warning** instead of an **Error**, use the following configuration:

# 12.2 Defining Severity Levels

VSG supports user defined severity level. Any new severity level will follow the same rules as a **Warning** severity. It will be reported to the screen, but will not be reported in JUnit XML files and will not force an exit status of 1.

To create your own severity level, create a configuration which defines just the severity level following this format:

```
{
    "severity":{
        "Guideline":{
            "type":"warning"
        },
        "Todo":{
            "type":"error"
        }
}
```

This configuration defines two new severities: **Guideline** and **Todo**. The **Guideline** severity is set to the **warning** type. The **Todo** severity is set to the **error** type.

The newly defined severity levels can then be applied to a rule using a second configuration.

Apply the defined severity levels by calling both configurations:

```
vsg -c severity.json rule_configuration.json -f fifo.vhd
```

Rules

The rules are divided into catagories depending on the part of the VHDL code being operated on.

## 13.1 After Rules

**Note:** All rules in this group are disabled by default. Use a configuration to enable them.

## 13.1.1 after\_001

This rule checks for **after x** in signal assignments in clock processes.

### Violation

```
clk_proc : process(clock, reset) is
begin
  if (reset = '1') then
    a <= '0';
    b <= '1';
  elsif (clock'event and clock = '1') then
    a <= d;
    b <= c;
  end if;
end process clk_proc;</pre>
```

## Fix

```
clk_proc : process(clock, reset) is
begin
  if (reset = '1') then
    a <= '0';</pre>
```

(continues on next page)

(continued from previous page)

```
b <= '1';
elsif (clock'event and clock = '1') then
    a <= d after 1 ns;
    b <= c after 1 ns;
end if;
end process clk_proc;</pre>
```

**Note:** This rule has two configurable items:

- magnitude
- · units

The **magnitude** is the number of units. Default is 1.

The **units** is a valid time unit: ms, us, ns, ps etc... Default is ns.

## 13.1.2 after 002

This rule checks the *after* keywords are aligned in a clock process. Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations.

#### **Violation**

```
clk_proc : process(clock, reset) is
begin
  if (reset = '1') then
    a <= '0';
    b <= '1';
  elsif (clock'event and clock = '1') then
    a <= d    after 1 ns;
    b <= c    after 1 ns;
  end if;
end process clk_proc;</pre>
```

#### Fix

## 13.1.3 after 003

This rule checks the *after* keywords do not exist in the reset portion of a clock process.

#### Violation

```
clk_proc : process(clock, reset) is
begin
  if (reset = '1') then
    a <= '0' after 1 ns;
    b <= '1' after 1 ns;
  elsif (clock'event and clock = '1') then
    a <= d after 1 ns;
  b <= c after 1 ns;
  end if;
end process clk_proc;</pre>
```

#### Fix

```
clk_proc : process(clock, reset) is
begin
  if (reset = '1') then
    a <= '0';
    b <= '1';
  elsif (clock'event and clock = '1') then
    a <= d after 1 ns;
    b <= c after 1 ns;
  end if;
end process clk_proc;</pre>
```

## 13.2 Architecture Rules

## 13.2.1 architecture 001

This rule checks for blank spaces before the architecture keyword.

#### Violation

```
architecture rtl of fifo is begin
```

#### Fix

```
architecture rtl of fifo is begin
```

## 13.2.2 architecture\_002

This rule checks for a single space between architecture, of, and is keywords.

#### Violation

```
architecture rtl of fifo is
```

#### Fix

```
architecture rtl of fifo is
```

## 13.2.3 architecture\_003

This rule check for a blank line above the **architecture** declaration.

#### Violation

```
library ieee; architecture rtl of fifo is
```

#### Fix

```
library ieee;
architecture rtl of fifo is
```

## 13.2.4 architecture 004

This rule checks the proper case of the **architecture** keyword in the architecture declaration.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### **Violation**

```
ARCHITECTURE rtl of fifo is
```

```
architecture rtl of fifo is
```

## 13.2.5 architecture\_005

This rule checks the of keyword is on the same line as the architecture keyword.

#### **Violation**

```
architecture rtl of fifo is
```

#### Fix

```
architecture rtl of fifo is
```

## 13.2.6 architecture\_006

This rule checks the is keyword is on the same line as the architecture keyword.

#### Violation

```
architecture rtl of fifo
is
architecture rtl of fifo
```

#### Fix

```
architecture rtl of fifo is
architecture rtl of fifo is
```

## 13.2.7 architecture\_007

This rule checks for spaces before the **begin** keyword.

#### Violation

```
architecture rtl of fifo is begin
```

#### Fix

```
architecture rtl of fifo is begin
```

## 13.2.8 architecture\_008

This rule checks for spaces before the **end architecture** keywords.

### Violation

```
architecture rtl of fifo is
begin
end architecture
```

#### Fix

```
architecture rtl of fifo is begin end architecture
```

## 13.2.9 architecture\_009

This rule checks the **end** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
END architecture;
End architecture;
```

#### Fix

```
end architecture;
end architecture;
```

## 13.2.10 architecture 010

This rule checks for the keyword **architecture** in the **end architecture** statement. It is clearer to the reader to state what is ending.

#### Violation

```
end architecture_name;
```

#### Fix

```
end architecture architecture_name;
```

## 13.2.11 architecture\_011

This rule checks the architecture name case in the end architecture statement.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### **Violation**

```
end architecture ARCHITECTURE_NAME;
```

#### Fix

```
end architecture architecture_name;
```

## 13.2.12 architecture\_012

This rule checks for a single space between end and architecture keywords.

#### **Violation**

```
end architecture architecture_name;
```

### Fix

```
end architecture architecture_name;
```

## 13.2.13 architecture 013

This rule checks the case of the architecture name in the architecture declaration.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

## Violation

```
architecture RTL of fifo is
```

## Fix

```
architecture rtl of fifo is
```

## 13.2.14 architecture\_014

This rule checks the case of the entity name in the architecture declaration.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
architecture rtl of FIFO is
```

#### Fix

```
architecture rtl of fifo is
```

## 13.2.15 architecture 015

This rule check for a blank line below the architecture declaration.

#### Violation

```
architecture rtl of fifo is
    signal wr_en : std_logic;
begin
```

#### Fix

```
architecture rtl of fifo is
    signal wr_en : std_logic;
begin
```

## 13.2.16 architecture\_016

This rule checks for a blank line above the **begin** keyword.

#### Violation

```
architecture rtl of fifo is
    signal wr_en : std_logic;
begin
```

#### Fix

```
architecture rtl of fifo is
    signal wr_en : std_logic;
begin
```

## 13.2.17 architecture\_017

This rule checks for a blank line below the **begin** keyword.

#### **Violation**

```
begin
  wr_en <= '0';</pre>
```

#### Fix

```
begin
  wr_en <= '0';</pre>
```

## 13.2.18 architecture\_018

This rule checks for a blank line above the end architecture declaration.

#### Violation

```
rd_en <= '1';
end architecture RTL;</pre>
```

#### Fix

```
rd_en <= '1';
end architecture RTL;</pre>
```

## 13.2.19 architecture\_019

This rule checks the proper case of the **of** keyword in the architecture declaration.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
architecture rtl OF fifo is
```

#### Fix

```
architecture rtl of fifo is
```

## 13.2.20 architecture\_020

This rule checks the proper case of the is keyword in the architecture declaration.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

## Violation

```
architecture rtl of fifo IS
```

#### Fix

```
architecture rtl of fifo is
```

## 13.2.21 architecture 021

This rule checks the proper case of the **begin** keyword.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
architecture rtl of fifo is
BEGIN
```

#### Fix

```
architecture rtl of fifo is begin
```

## 13.2.22 architecture 022

This rule checks for a single space before the entity name in the end architecture declaration.

#### Violation

```
end architecture fifo;
```

#### Fix

```
end architecture fifo;
```

## 13.2.23 architecture\_024

This rule checks for the architecture name in the **end architecture** statement. It is clearer to the reader to state which architecture the end statement is closing.

#### Violation

```
end architecture;
```

## Fix

```
end architecture architecture_name;
```

## 13.2.24 architecture 025

This rule checks for valid names for the architecture. Typical architecture names are: RTL, EMPTY, and BEHAVE. This rule allows the user to restrict what can be used for an architecture name.

**Note:** This rule is disabled by default. You can enable and configure the names using the following configuration.

```
rule :
    architecture_025 :
    disabled : False
```

(continues on next page)

(continued from previous page)

```
names :
    - rtl
    - empty
    - behave
```

#### Violation

```
architecture some_invalid_arch_name of entity1 is
```

#### Fix

The user is required to decide which is the correct architecture name.

## 13.2.25 architecture\_026

This rule checks the colons are in the same column for all declarations in the architecture declarative part.

Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations.

#### Violation

```
architecture rtl of my_entity is

signal wr_en : std_logic;
signal rd_en : std_logic;
constant c_period : time;

begin
```

#### Fix

```
architecture rtl of my_entity is

signal wr_en : std_logic;
signal rd_en : std_logic;
constant c_period : time;

begin
```

## 13.2.26 architecture 027

This rule checks the alignment of inline comments in the architecture declarative part.

Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations.

#### **Violation**

```
architecture rtl of my_entity is

signal wr_en : std_logic; -- Comment 1
signal rd_en : std_logic; -- Comment 2
constant c_period : time; -- Comment 3

begin
```

#### Fix

```
architecture rtl of my_entity is

signal wr_en : std_logic; -- Comment 1
signal rd_en : std_logic; -- Comment 2
constant c_period : time; -- Comment 3

begin
```

## 13.2.27 architecture 028

This rule checks the **architecture** keyword in the **end architecture** has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
end ARCHITECTURE;
end Architecture;
```

#### Fix

```
end architecture;
end architecture;
```

## 13.2.28 architecture 029

This rule checks for alignment of identifiers in attribute, type, subtype, constant, signal, variable and file declarations in the architecture declarative region.

Refer to the section Configuring Identifier Alignment Rules for information on changing the configurations.

## Violation

```
signal sig1 : std_logic;
file some_file :
variable v_var1 : std_logic;
type t_myType : std_logic;
```

### Fix

```
signal sig1 : std_logic;
file    some_file :
variable v_var1 : std_logic;
type    t_myType : std_logic;
```

## 13.3 Assert Rules

## 13.3.1 assert\_001

This rule checks alignment of multiline assert statements.

13.3. Assert Rules 61

#### Violation

```
assert WIDTH > 16
    report "FIFO width is limited to 16 bits."
severity FAILURE;
```

#### Fix

```
assert WIDTH > 16
  report "FIFO width is limited to 16 bits."
  severity FAILURE;
```

## 13.4 Attribute Rules

## 13.4.1 attribute 001

This rule checks the indent of **attribute** declarations.

#### **Violation**

#### Fix

```
architecture rtl of fifo is

attribute ram_init_file : string;
attribute ram_init_file of ram_block :
    signal is "contents.mif";

begin
```

## 13.4.2 attribute\_002

This rule checks the attribute keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
architecture rtl of fifo is

ATTRIBUTE ram_init_file : string;
Attribute ram_init_file of ram_block :
    signal is "contents.mif";

begin
```

Fix

```
architecture rtl of fifo is

attribute ram_init_file : string;
attribute ram_init_file of ram_block :
    signal is "contents.mif";

begin
```

## 13.4.3 attribute\_003

This rule was depricated and replaced with rules: function\_015, package\_019, procedure\_010, architecture\_029 and process\_037.

## 13.5 Case Rules

## 13.5.1 case\_001

This rule checks the indent of case, when, and end case keywords.

#### **Violation**

```
case data is
    when 0 =>
when 1 =>
    when 3 =>
end case;
```

## Fix

```
case data is

when 0 =>
when 1 =>
when 3 =>
end case;
```

## 13.5.2 case\_002

This rule checks for a single space after the **case** keyword.

#### Violation

```
case data is
```

#### Fix

```
case data is
```

13.5. Case Rules 63

## 13.5.3 case\_003

This rule checks for a single space before the **is** keyword.

### Violation

```
case data is
```

#### Fix

```
case data is
```

## 13.5.4 case\_004

This rule checks for a single space after the **when** keyword.

#### Violation

```
case data is
when 3 =>
```

#### Fix

```
case data is
when 3 =>
```

## 13.5.5 case\_005

This rule checks for a single space before the => operator.

#### Violation

```
case data is
when 3 =>
```

#### Fix

```
case data is
when 3 =>
```

## 13.5.6 case\_006

This rule checks for a single space between the **end** and **case** keywords.

#### Violation

```
case data is
end case;
```

## Fix

```
case data is
end case;
```

## 13.5.7 case\_007

This rule checks for a blank line before the case keyword. Comments are allowed before the case keyword.

#### Violation

```
a <= '1';
case data is

-- This is a comment
case data is</pre>
```

#### Fix

```
a <= '1';
case data is

-- This is a comment
case data is</pre>
```

## 13.5.8 case\_008

This rule checks for a blank line below the **case** keyword.

#### Violation

```
case data is
  when 0 =>
```

#### Fix

```
case data is
when 0 =>
```

## 13.5.9 case 009

This rule checks for a blank line above the **end case** keywords.

#### Violation

```
when others =>
  null;
end case;
```

### Fix

13.5. Case Rules 65

```
when others =>
  null;
end case;
```

## 13.5.10 case\_010

This rule checks for a blank line below the end case keywords.

### Violation

```
end case;
a <= '1';</pre>
```

#### Fix

```
end case;
a <= '1';</pre>
```

## 13.5.11 case\_011

This rule checks the alignment of multiline when statements.

#### Violation

```
case data is
when 0 | 1 | 2 | 3
4 | 5 | 7 =>
```

## Fix

```
case data is
when 0 | 1 | 2 | 3
4 | 5 | 7 =>
```

## 13.5.12 case\_012

This rule checks for code after the => operator.

## Violation

```
when 0 => a <= '1';</pre>
```

### Fix

```
when 0 =>
a <= '1';</pre>
```

## 13.5.13 case\_013

This rule checks the indent of the **null** keyword.

### Violation

```
when others =>
    null;

when others =>
null;
```

### Fix

```
when others =>
  null;
when others =>
  null;
```

# 13.5.14 case\_014

This rule checks the **case** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
CASE address is

Case address is

case address is
```

## Fix

```
case address is
case address is
case address is
```

## 13.5.15 case\_015

This rule checks the **is** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

## Violation

```
case address IS

case address Is

case address iS
```

#### Fix

13.5. Case Rules 67

```
case address is
case address is
case address is
```

## 13.5.16 case\_016

This rule checks the **when** has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
WHEN a =>
When b =>
when c =>
```

#### Fix

```
when a =>
when b =>
when c =>
```

## 13.5.17 case\_017

This rule checks the **end** keyword in the **end case** has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
End case;
END case;
end case;
```

## Fix

```
end case;
end case;
end case;
```

## 13.5.18 case\_018

This rule checks the case keyword has proper case in the end case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### **Violation**

```
end CASE;
end CAse;
end case;
```

## Fix

```
end case;
end case;
end case;
```

## 13.5.19 case\_019

This rule checks for labels before the **case** keyword. The label should be removed. The preference is to have comments above the case statement.

#### Violation

```
CASE_LABEL: case address is
CASE_LABEL: case address is
case address is
```

#### Fix

```
case address is
case address is
case address is
```

## 13.5.20 case 020

This rule checks for labels after the **end case** keywords. The label should be removed. The preference is to have comments above the case statement.

#### Violation

```
end case CASE_LABEL;
end case;
```

#### Fix

```
end case;
end case;
```

## 13.5.21 case\_021

This rule aligns consecutive comment only lines above a when keyword in a case statement with the when keyword.

#### Violation

```
-- comment 1
-- comment 2
-- comment 3
when wr_en =>
rd_en <= '0';
```

## Fix

```
-- comment 1
-- comment 2
-- comment 3
```

(continues on next page)

13.5. Case Rules 69

(continued from previous page)

```
when wr_en =>
  rd_en <= '0';</pre>
```

## 13.6 Comment Rules

## 13.6.1 comment\_004

This rule checks for at least a single space before inline comments.

### Violation

```
wr_en <= '1'; --Write data
rd_en <= '1'; -- Read data</pre>
```

#### Fix

```
wr_en <= '1'; --Write data
rd_en <= '1'; -- Read data
```

## 13.6.2 comment\_010

This rule checks the indent lines starting with comments.

### Violation

```
-- Libraries
libary ieee;

-- Define architecture
architecture rtl of fifo is

-- Define signals
signal wr_en: std_logic;
signal rd_en: std_Logic;
begin
```

### Fix

```
-- Libraries
libary ieee;

-- Define architecture
architecture rtl of fifo is

-- Define signals
signal wr_en : std_logic;
signal rd_en : std_Logic;
begin
```

# 13.7 Component Rules

# 13.7.1 component\_001

This rule checks the indentation of the **component** keyword.

#### Violation

```
architecture rtl of fifo is
begin
component fifo is
component ram is
```

### Fix

```
architecture rtl of fifo is
begin

component fifo is

component ram is
```

## 13.7.2 component\_002

This rule checks for a single space after the **component** keyword.

## Violation

```
component fifo is
```

## Fix

```
component fifo is
```

## 13.7.3 component 003

This rule checks for a blank line above the **component** declaration.

## Violation

```
end component fifo; component ram is
```

### Fix

```
end component fifo;
component ram is
```

## 13.7.4 component 004

This rule checks the **component** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

## Violation

```
COMPONENT fifo is
Component fifo is
```

#### Fix

```
component fifo is
component fifo is
```

## 13.7.5 component\_005

This rule checks the **is** keyword is on the same line as the **component** keyword.

### Violation

```
component fifo
component fifo
is
```

## Fix

```
component fifo is
component fifo is
```

## 13.7.6 component 006

This rule checks the **is** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
component fifo IS
component fifo Is
```

### Fix

```
component fifo is
```

# 13.7.7 component\_007

This rule checks for a single space before the **is** keyword.

### Violation

```
component fifo is
```

### Fix

```
component fifo is
```

## 13.7.8 component\_008

This rule checks the component name has proper case in the component declaration.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

## Violation

```
component FIFO is
```

#### Fix

```
component fifo is
```

## 13.7.9 component\_009

This rule checks the indent of the **end component** keywords.

### Violation

```
overflow : std_logic
);
  end component fifo;
```

## Fix

```
overflow : std_logic
);
end component fifo;
```

## 13.7.10 component\_010

This rule checks the **end** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

## Violation

```
END component fifo;
```

Fix

```
end component fifo;
```

## 13.7.11 component\_011

This rule checks for single space after the end keyword.

#### Violation

```
end component fifo;
```

#### Fix

```
end component fifo;
```

## 13.7.12 component 012

This rule checks the proper case of the component name in the end component line.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
end component FIFO;
```

#### Fix

```
end component fifo;
```

## 13.7.13 component 013

This rule checks for a single space after the **component** keyword in the **end component** line.

### Violation

```
end component fifo;
```

### Fix

```
end component fifo;
```

## 13.7.14 component 014

This rule checks the **component** keyword in the **end component** line has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
end COMPONENT fifo;
```

Fix

```
end component fifo;
```

## 13.7.15 component\_015

This rule checks for the **component** keyword in the **end component** line.

#### Violation

```
end fifo;
end;
```

#### Fix

```
end component fifo;
end component;
```

## 13.7.16 component\_016

This rule checks for blank lines above the **end component** line.

## Violation

```
overflow : std_logic
);
end component fifo;
```

## Fix

```
overflow : std_logic
);
end component fifo;
```

## 13.7.17 component 017

This rule checks the alignment of the: for each generic and port in the component declaration.

Following extra configurations are supported:

• separate\_generic\_port\_alignment.

Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations.

### Violation

```
component my_component
   generic (
        g_width : positive;
        g_output_delay : positive
   );
```

(continues on next page)

(continued from previous page)

```
port (
      clk_i : in std_logic;
      data_i : in std_logic;
      data_o : in std_logic
);
end component;
```

#### Fix

```
component my_component
  generic (
        g_width : positive;
        g_output_delay : positive
    );
  port (
        clk_i : in std_logic;
        data_i : in std_logic;
        data_o : in std_logic
    );
end component;
```

## 13.7.18 component\_018

This rule checks for a blank line below the **end component** line.

#### **Violation**

```
end component fifo;
signal rd_en : std_logic;
```

### Fix

```
end component fifo;
signal rd_en : std_logic;
```

## 13.7.19 component\_019

This rule checks for comments at the end of the port and generic clauses in component declarations. These comments represent additional maintainence. They will be out of sync with the entity at some point. Refer to the entity for port types, port directions and purpose.

### Violation

```
wr_en : in std_logic; -- Enables write to RAM
rd_en : out std_logic; -- Enable reads from RAM
```

### Fix

```
wr_en : in    std_logic;
rd_en : out    std_logic;
```

## 13.7.20 component 020

This rule checks for alignment of inline comments in the component declaration.

Following extra configurations are supported:

• separate\_generic\_port\_alignment.

Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations.

#### Violation

#### Fix

```
component my_component
   generic (
        g_width : positive; -- Data width
        g_output_delay : positive -- Delay at output
   );
   port (
        clk_i : in std_logic; -- Input clock
        data_i : in std_logic; -- Data input
        data_o : in std_logic -- Data output
   );
end my_component;
```

## 13.8 Concurrent Rules

## 13.8.1 concurrent 001

This rule checks the indent of concurrent assignments.

## Violation

```
architecture RTL of FIFO is
begin

wr_en <= '0';
rd_en <= '1';</pre>
```

### Fix

```
architecture RTL of FIFO is begin
```

(continues on next page)

(continued from previous page)

```
wr_en <= '0';
rd_en <= '1';</pre>
```

## 13.8.2 concurrent 002

This rule checks for a single space after the <= operator.

#### Violation

```
wr_en <= '0';
rd_en <= '1';</pre>
```

#### Fix

```
wr_en <= '0';
rd_en <= '1';</pre>
```

## 13.8.3 concurrent\_003

This rule checks alignment of multiline concurrent assignments. Succesive lines should align to the space after the assignment operator. However, there is a special case if there are parenthesis in the assignment. If the parenthesis are not closed on the same line, then the next line will be aligned to the parenthesis. Aligning to the parenthesis improves readability.

### Violation

#### Fix

## 13.8.4 concurrent 004

This rule checks for at least a single space before the <= operator.

### Violation

```
wr_en<= '0';
```

### Fix

```
wr_en <= '0';
```

## 13.8.5 concurrent\_005

This rule checks for labels on concurrent assignments. Labels on concurrents are optional and do not provide additional information.

### Violation

```
WR_EN_OUTPUT : WR_EN <= q_wr_en;
RD_EN_OUTPUT : RD_EN <= q_rd_en;
```

### Fix

```
WR_EN <= q_wr_en;
RD_EN <= q_rd_en;</pre>
```

# 13.8.6 concurrent\_006

This rule checks the alignment of the <= operator over multiple consecutive lines. Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations.

### Violation

```
wr_en <= '0';
rd_en <= '1';
data <= (others => '0');
```

### Fix

```
wr_en <= '0';
rd_en <= '1';
data <= (others => '0');
```

## 13.8.7 concurrent 007

This rule checks for code after the **else** keyword.

Note: There is a configuration option allow\_single\_line which allows single line concurrent statements.

## allow single line set to False (Default)

#### Violation

```
wr_en <= '0' when overflow = '0' else '1';
wr_en <= '0' when overflow = '0' else '1' when underflow = '1' else sig_a;</pre>
```

#### Fix

### allow\_single\_line set to True

#### Violation

```
wr_en <= '0' when overflow = '0' else '1';
wr_en <= '0' when overflow = '0' else '1' when underflow = '1' else sig_a;</pre>
```

#### Fix

## 13.8.8 concurrent\_008

This rule checks the alignment of inline comments in sequential concurrent statements. Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations.

### Violation

#### Fix

## 13.9 Constant Rules

## 13.9.1 constant 001

This rule checks the indent of a constant declaration.

## Violation

```
architecture RTL of FIFO is
constant size : integer := 1;
    constant width : integer := 32
```

#### Fix

```
architecture RTL of FIFO is

constant size : integer := 1;
constant width : integer := 32
```

## 13.9.2 constant\_002

This rule checks the **constant** keyword is has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
CONSTANT size : integer := 1;
```

#### Fix

```
constant size : integer := 1;
```

## 13.9.3 constant 003

This rule was depricated and replaced with rules: function\_015, package\_019, procedure\_010, architecture\_029 and process\_037.

## 13.9.4 constant 004

This rule checks the constant identifier has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
constant SIZE : integer := 1;
```

#### Fix

```
constant size : integer := 1;
```

## 13.9.5 constant 005

This rule checks for a single space after the :.

#### Violation

```
constant size :integer := 1;
constant wdith : integer := 32;
```

13.9. Constant Rules 81

### Fix

```
constant size : integer := 1;
constant width : integer := 32;
```

## 13.9.6 constant\_006

This rule checks for at least a single space before the :.

#### **Violation**

```
constant size: integer := 1;
constant width : integer := 32;
```

#### Fix

## 13.9.7 constant 007

This rule checks the := is on the same line at the **constant** keyword.

#### **Violation**

```
constant size : integer
    := 1;
```

### Fix

```
constant size : integer := 1;
```

#### Fix

```
constant size : integer := 1;
constant width : integer := 32
```

## 13.9.8 constant 010

This rule checks for a single space before the := keyword in constant declarations. Having a space makes it clearer where the assignment occurs on the line.

### Violation

```
constant size : integer:= 1;
constant width : integer := 10;
```

### Fix

```
constant size : integer := 1;
constant width : integer := 10;
```

## 13.9.9 constant 011

This rule checks the constant type has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
constant size : INTEGER := 1;
```

### Fix

```
constant size : integer := 1;
```

# 13.9.10 constant\_012

This rule checks the indent of multiline constants that contain arrays.

#### Violation

```
constant rom : romq_type :=
(
          0,
          65535,
          32768
);
```

### Fix

```
constant rom : romq_type :=
(
   0,
   65535,
   32768
);
```

## 13.9.11 constant 013

This rule checks for consistent capitalization of constant names.

### **Violation**

```
architecture RTL of ENTITY1 is

constant c_size : integer := 5;
constant c_ones : std_logic_vector(c_size - 1 downto 0) := (others => '1');
constant c_zeros : std_logic_vector(c_size - 1 downto 0) := (others => '0');

signal data : std_logic_vector(c_size - 1 downto 0);

begin

data <= C_ONES;

PROC_NAME : process () is
begin</pre>
```

(continues on next page)

13.9. Constant Rules 83

(continued from previous page)

```
data <= C_ones;

if (sig2 = '0') then
    data <= c_Zeros;
end if;

end process PROC_NAME;

end architecture RTL;</pre>
```

### Fix

```
architecture RTL of ENTITY1 is

constant c_size : integer := 5;
constant c_ones : std_logic_vector(c_size - 1 downto 0) := (others => '1');
constant c_zeros : std_logic_vector(c_size - 1 downto 0) := (others => '0');

signal data : std_logic_vector(c_size - 1 downto 0);

begin

data <= c_ones;

PROC_NAME : process () is
begin

data <= c_ones;

if (sig2 = '0') then
    data <= c_zeros;
end if;
end process PROC_NAME;
end architecture RTL;</pre>
```

# 13.9.12 constant\_014

This rule checks the indent of multiline constants that do not contain arrays.

### Violation

```
constant width : integer := a + b +
    c + d;
```

#### Fix

# 13.9.13 constant\_015

This rule checks for valid prefixes on constant identifiers. The default constant prefix is  $c_{-}$ .

Refer to the section Configuring Prefix and Suffix Rules for information on changing the allowed prefixes.

### Violation

```
constant my_const : integer;
```

#### Fix

```
constant c_my_const : integer;
```

## 13.10 Context Rules

## 13.10.1 context 001

This rule checks the indent of the **context** keyword.

### Violation

```
context c1 is
library ieee;
```

### Fix

```
context c1 is

library ieee;
```

## 13.10.2 context\_002

This rule checks for a single space between the context keyword and the context identifier.

#### Violation

```
context c1 is
```

## Fix

```
context c1 is
```

# 13.10.3 context\_003

This rule checks for a blank line above the **context** keyword. Comment are allowed.

#### Violation

13.10. Context Rules 85

```
library ieee;
context c1 is

--Some Comment
context c1 is
```

### Fix

```
library ieee;
context c1 is

--Some Comment
context c1 is
```

## 13.10.4 context 004

This rule checks the **context** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
CONTEXT c1 is
```

#### Fix

```
context c1 is
```

## 13.10.5 context\_005

This rule checks the context identifier is on the same line as the **context** keyword.

#### Violation

```
context
c1
is
```

#### Fix

```
context c1
is
```

# 13.10.6 context\_006

This rule checks the is keyword is on the same line as the context identifier.

## Violation

```
context cl is
```

## Fix

```
context c1 is
```

## 13.10.7 context 007

This rule checks for code after the is keyword.

#### Violation

```
context c1 is -- Comments are allowed

context c1 is library ieee; -- This is not allowed
```

#### Fix

```
context c1 is -- Comments are allowed
context c1 is
  library ieee; -- This is not allowed
```

# 13.10.8 context\_008

This rule checks the **end** keyword is on it's own line.

## Violation

```
context c1 is library ieee; end context c1;
context c1 is library ieee; end;
```

## Fix

```
context c1 is library ieee;
end context c1;

context c1 is library ieee;
end;
```

## 13.10.9 context 009

This rule checks the **context** keyword is on the same line as the end context keyword.

### Violation

```
end
context c1;
```

### Fix

```
end context
c1;
```

13.10. Context Rules 87

## 13.10.10 context\_010

This rule checks the context identifier is on the same line as the end context keyword.

### Violation

```
end context
c1;
```

### Fix

```
end context c1;
```

## 13.10.11 context\_011 (Proposed)

This rule checks the semicolon is on the same line as the **end** keyword.

### Violation

```
end
;
end context
;
end context c1
;
```

### Fix

```
end;
end context;
end context c1;
```

## 13.10.12 context\_012

This rule checks the context identifier has proper case in the context declaration.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
context C1 is
```

#### Fix

```
context c1 is
```

## 13.10.13 context\_013

This rule checks the **is** keyword has proper case in the context declaration.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
context c1 IS
```

#### Fix

```
context c1 is
```

## 13.10.14 context\_014

This rule checks the end keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
End;
END context;
```

### Fix

```
end;
end context;
```

## 13.10.15 context\_015

This rule checks the context keyword has proper case in the end context declaration.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
end CONTEXT;
```

### Fix

```
end context;
```

## 13.10.16 context 016

This rule checks the context identifier has proper case in the end context declaration.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
end context C1;
```

#### Fix

```
end context c1;
```

13.10. Context Rules 89

# 13.10.17 context\_017

This rule checks for a single space between the context identifier and the is keyword.

### Violation

```
context c1 is
```

### Fix

```
context c1 is
```

## 13.10.18 context\_018

This rule checks for a single space between the **end** keyword and the **context** keyword.

### Violation

```
end;
end context;
```

### Fix

```
end;
end context;
```

## 13.10.19 context\_019

This rule checks for a single space between the **context** keyword and the context identifier.

### Violation

```
end context;
end context c1;
```

#### Fix

```
end context;
end context c1;
```

## 13.10.20 context\_020

This rule checks the indent of the **end** keyword.

### Violation

```
context c1 is
end context c1;
```

Fix

```
context c1 is
end context c1;
```

## 13.10.21 context\_021

This rule checks for the keyword **context** in the **end context** statement.

### Violation

```
end c1;
end;
```

#### Fix

```
end context c1;
end context;
```

# 13.10.22 context\_022

This rule checks for the context name in the **end context** statement.

## Violation

```
end context;
```

## Fix

```
end context c1;
```

## 13.10.23 context\_023

This rule adds a blank line below the **is** keyword.

## Violation

```
context cl is
library IEEE;
```

## Fix

```
context c1 is
library IEEE;
```

## 13.10.24 context\_024

This rule adds a blank line above the **end** keyword.

#### Violation

13.10. Context Rules 91

```
use ieee.std_logic_1164.all;
end context;
```

#### Fix

```
use ieee.std_logic_1164.all;
end context;
```

## 13.10.25 context\_025

This rule adds a blank line below the context semicolon.

#### Violation

```
end context;
entity fifo is
```

### Fix

```
end context;
entity fifo is
```

# 13.10.26 context\_026

This rule ensures a single blank line after the **context** keword.

### Violation

```
context c1 is

library ieee;
```

## Fix

```
context c1 is
library ieee;
```

## 13.10.27 context\_027

This rule ensures a single blank line before the **end** keword.

## Violation

```
use ieee.std_logic_1164.all;
end context;
```

### Fix

```
use ieee.std_logic_1164.all;
end context;
```

## 13.10.28 context\_028 (Proposed)

This rule checks for alignment of inline comments in the context declaration.

Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations.

#### Violation

```
context c1 is -- Some comment
library ieee; -- Other comment
use ieee.std_logic_1164.all; -- Comment 3
end context c1; -- Comment 4
```

#### Fix

## 13.11 Context Reference Rules

## 13.11.1 context\_ref\_001

This rule checks the indent of the **context** keyword.

### Violation

```
library ieee;
context c1;
```

#### Fix

```
library ieee;
context c1 is
```

## 13.11.2 context\_ref\_002

This rule checks for a single space between the **context** keyword and the context selected name.

#### **Violation**

```
context c1;
```

### Fix

```
context c1;
```

## 13.11.3 context\_ref\_003

This rule checks the **context** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
CONTEXT c1;
```

#### Fix

```
context c1;
```

## 13.11.4 context\_ref\_004

This rule checks the context selected names have proper case in the context reference.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### **Violation**

```
context C1 is
context CON1, Con2;
```

### Fix

```
context c1 is
context con1, con2;
```

## 13.11.5 context\_ref\_005

This rule checks the **context** keyword is on it's own line.

#### Violation

```
context c1 is library ieee; context con1; end context c1;
library ieee; context con2;
```

#### Fix

```
context c1 is library ieee;
context con1; end context c1;
library ieee;
context con2;
```

# 13.11.6 context\_ref\_006 (Proposed)

This rule checks the semicolon is on the same line as the context selected name.

## Violation

```
context c1
;
context
c1
;
```

## Fix

```
context c1;
context
c1;
```

# 13.11.7 context\_ref\_007 (Proposed)

This rule checks for code after the semicolon.

#### Violation

```
context c1; -- Comments are allowed

context c1; library ieee; -- This is not allowed
```

### Fix

```
context c1; -- Comments are allowed
context c1;
library ieee; -- This is not allowed
```

# 13.11.8 context\_ref\_008 (Proposed)

This rule checks the context selected name is on the same line as the **context** keyword.

## Violation

```
context
c1
;
```

## Fix

```
context c1
;
```

# 13.11.9 context\_ref\_009 (Proposed)

This rule checks for multiple selected names in a single reference.

## Violation

```
context c1, c2, c3; -- Comment 1

context c1, c2, c3; -- Comment 1

context c1, c2, c3;
```

```
context c1;
context c2;
context c3;

context c1;
context c2;
context c2;
context c3;
```

# 13.12 Entity Rules

## 13.12.1 entity\_001

This rule checks the indent of the **entity** keyword.

### Violation

```
library ieee;
entity fifo is
```

## Fix

```
library ieee;
entity fifo is
```

# 13.12.2 entity\_002

This rule checks for a single space after the **entity** keyword.

### Violation

```
entity fifo is
```

## Fix

```
entity fifo is
```

## 13.12.3 entity\_003

This rule checks for a blank line above the entity keyword.

### Violation

```
library ieee; entity fifo is
```

#### Fix

```
library ieee;
entity fifo is
```

## 13.12.4 entity\_004

This rule checks the **entity** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### **Violation**

```
ENTITY fifo is
```

### Fix

```
entity fifo is
```

## 13.12.5 entity\_005

This rule checks the **is** keyword is on the same line as the **entity** keyword.

### Violation

```
entity fifo
entity fifo
is
```

### Fix

```
entity fifo is
entity fifo is
```

# 13.12.6 entity\_006

This rule checks the **is** keyword has proper case in the entity declaration.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

13.12. Entity Rules 97

```
entity fifo IS
```

#### Fix

```
entity fifo is
```

## 13.12.7 entity\_007

This rule checks for a single space before the is keyword.

#### Violation

```
entity fifo is
```

#### Fix

```
entity fifo is
```

## 13.12.8 entity\_008

This rule checks the entity name has proper case in the entity declaration.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
entity Fifo is
```

#### Fix

```
entity fifo is
```

# 13.12.9 entity\_009

This rule checks the indent of the **end** keyword.

### Violation

```
wr_en : in std_logic;
rd_en : in std_logic
);
end entity fifo;
```

#### Fix

```
wr_en : in    std_logic;
    rd_en : in    std_logic
);
end entity fifo;
```

## 13.12.10 entity\_010

This rule checks the **end** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

## Violation

```
END entity fifo;
```

#### Fix

```
end entity fifo;
```

## 13.12.11 entity\_011

This rule checks for a single space after the end keyword.

### Violation

```
end entity fifo;
```

#### Fix

```
end entity fifo;
```

## 13.12.12 entity\_012

This rule checks the case of the entity name in the **end entity** statement.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
end entity FIFO;
```

### Fix

```
end entity fifo;
```

## 13.12.13 entity 013

This rule checks for a single space after the **entity** keyword in the closing of the entity declaration.

## Violation

```
end entity fifo;
```

#### Fix

```
end entity fifo;
```

13.12. Entity Rules 99

## 13.12.14 entity\_014

This rule checks the **entity** keyword has proper case in the closing of the entity declaration.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
end ENTITY fifo;
```

#### Fix

```
end entity fifo;
```

## 13.12.15 entity 015

This rule checks for the keyword entity in the end entity statement.

### Violation

```
end fifo;
end;
```

#### Fix

```
end entity fifo;
end entity;
```

# 13.12.16 entity\_016

This rule checks for blank lines above the end entity keywords.

### Violation

```
wr_en : in    std_logic;
    rd_en : in    std_logic
);
end entity fifo;
```

### Fix

```
wr_en : in    std_logic;
    rd_en : in    std_logic
);
end entity fifo;
```

## 13.12.17 entity\_017

This rule checks the alignment of the: for each generic and port in the entity declaration.

Following extra configurations are supported:

• separate\_generic\_port\_alignment.

Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations.

#### Violation

```
generic (
    g_width : positive;
    g_output_delay : positive
);
port (
    clk_i : in std_logic;
    data_i : in std_logic;
    data_o : in std_logic
);
```

### Fix

```
generic (
    g_width : positive;
    g_output_delay : positive
);
port (
    clk_i : in std_logic;
    data_i : in std_logic;
    data_o : in std_logic
);
```

## 13.12.18 entity\_018

This rule checks the alignment of := operator for each generic and port in the entity declaration.

Following extra configurations are supported:

• separate\_generic\_port\_alignment.

Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations.

### **Violation**

#### Fix

```
generic (
    g_width : positive := 8;
    g_output_delay : positive := 5
);
port (
```

(continues on next page)

13.12. Entity Rules 101

(continued from previous page)

```
clk_i : in std_logic;
  datal_i : in std_logic := 'X';
  data2_i : in std_logic := 'X';
  data_o : in std_logic
);
```

## 13.12.19 entity\_019

This rule checks for the entity name in the **end entity** statement.

#### **Violation**

```
end entity;
```

### Fix

```
end entity entity_name;
```

## 13.12.20 entity\_020

This rule checks for alignment of inline comments in the entity declaration.

Following extra configurations are supported:

• separate\_generic\_port\_alignment.

Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations.

### Violation

```
generic (
    g_width : positive; -- Data width
    g_output_delay : positive -- Delay at output
);
port (
    clk_i : in std_logic; -- Input clock
    data_i : in std_logic; -- Data input
    data_o : in std_logic -- Data output
);
```

#### Fix

```
generic (
    g_width : positive; -- Data width
    g_output_delay : positive -- Delay at output
);
port (
    clk_i : in std_logic; -- Input clock
    data_i : in std_logic; -- Data input
    data_o : in std_logic -- Data output
);
```

## 13.13 File Rules

## 13.13.1 file\_001

This rule checks the indent of **file** declarations.

#### **Violation**

```
architecture rtl of fifo is
file defaultImage : load_file_type open read_mode is load_file_name;
file defaultImage : load_file_type open read_mode
is load_file_name;
begin
```

#### Fix

```
architecture rtl of fifo is

file defaultImage : load_file_type open read_mode is load_file_name;

file defaultImage : load_file_type open read_mode
   is load_file_name;

begin
```

# 13.13.2 file\_002

This rule checks the **file** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
architecture rtl of fifo is

FILE defaultImage : load_file_type open read_mode is load_file_name;
begin
```

### Fix

```
architecture rtl of fifo is
   file defaultImage : load_file_type open read_mode is load_file_name;
begin
```

## 13.13.3 file\_003

This rule was depricated and replaced with rules: function\_015, package\_019, procedure\_010, architecture\_029 and process\_037.

13.13. File Rules 103

# 13.14 For Loop Rules

# 13.14.1 for\_loop\_001

This rule checks the indentation of the **for** keyword.

#### Violation

```
fifo_proc : process () is
begin

for index in 4 to 23 loop
  end loop;
end process;
```

#### Fix

```
fifo_proc : process () is
begin
  for index in 4 to 23 loop
  end loop;
end process;
```

# 13.14.2 for\_loop\_002

This rule checks the indentation of the **end loop** keywords.

### Violation

```
fifo_proc : process () is
begin
  for index in 4 to 23 loop
    end loop;
end process;
```

### Fix

```
fifo_proc : process () is
begin
  for index in 4 to 23 loop
  end loop;
end process;
```

## 13.14.3 for loop 003

This rule checks the proper case of the label on a foor loop.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### **Violation**

```
LABEL: for index in 4 to 23 loop
Label: for index in 0 to 100 loop
```

#### Fix

```
label: for index in 4 to 23 loop
label: for index in 0 to 100 loop
```

## 13.14.4 for loop 004

This rule checks if a label exists on a for loop that a single space exists between the label and the :.

### **Violation**

```
label: for index in 4 to 23 loop
label : for index in 0 to 100 loop
```

### Fix

```
label: for index in 4 to 23 loop
label: for index in 0 to 100 loop
```

## 13.14.5 for\_loop\_005

This rule checks if a label exists on a for loop that a single space exists after the :.

#### Violation

```
label: for index in 4 to 23 loop
label: for index in 0 to 100 loop
```

#### Fix

```
label: for index in 4 to 23 loop
label: for index in 0 to 100 loop
```

# 13.15 Function Rules

## 13.15.1 function\_001

This rule checks the indentation of the **function** keyword.

#### Violation

13.15. Function Rules 105

```
architecture RTL of FIFO is
   function overflow (a: integer) return integer is

function underflow (a: integer) return integer is
begin
```

```
architecture RTL of FIFO is
  function overflow (a: integer) return integer is
  function underflow (a: integer) return integer is
begin
```

## 13.15.2 function\_002

This rule checks a single space exists after the **function** keyword.

#### **Violation**

```
function overflow (a: integer) return integer is
```

### Fix

```
function overflow (a: integer) return integer is
```

## 13.15.3 function 003

This rule checks for a single space between the function name and the (.'

### Violation

```
function overflow (a: integer) return integer is
function underflow(a: integer) return integer is
```

#### Fix

```
function overflow (a: integer) return integer is
function underflow (a: integer) return integer is
```

## 13.15.4 function 004

This rule checks the **begin** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
function overflow (a: integer) return integer is
BEGIN
```

```
function overflow (a: integer) return integer is
begin
```

## 13.15.5 function\_005

This rule checks the **function** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### **Violation**

```
FUNCTION overflow (a: integer) return integer is
```

#### Fix

```
function overflow (a: integer) return integer is
```

## 13.15.6 function\_006

This rule checks for a blank line above the **function** keyword.

#### Violation

```
architecture RTL of FIFO is
function overflow (a: integer) return integer is
```

### Fix

```
architecture RTL of FIFO is
function overflow (a: integer) return integer is
```

## 13.15.7 function 007

This rule checks for a blank line below the end of the function declaration.

### Violation

```
function overflow (a: integer) return integer is
end;
signal wr_en : std_logic;
```

#### Fix

```
function overflow (a: integer) return integer is
end;
signal wr_en : std_logic;
```

13.15. Function Rules 107

### 13.15.8 function 008

This rule checks the indent of function parameters on multiple lines.

#### Violation

#### Fix

```
function func_1 (a : integer; b : integer;
  c : unsigned(3 downto 0);
  d : std_logic_vector(7 downto 0);
  e : std_logic) return integer is
begin
end;
```

## 13.15.9 function\_009

This rule checks for a function parameter on the same line as the function keyword when the parameters are on multiple lines.

### Violation

```
function func_1 (a : integer; b : integer;
  c : unsigned(3 downto 0);
  d : std_logic_vector(7 downto 0);
  e : std_logic) return integer is
begin
end;
```

#### Fix

```
function func_1 (
    a : integer; b : integer;
    c : unsigned(3 downto 0);
    d : std_logic_vector(7 downto 0);
    e : std_logic) return integer is
begin
end;
```

### 13.15.10 function\_010

This rule checks for consistent capitalization of function names.

### Violation

```
architecture rtl of fifo is
  function func_1 ()

begin

OUT1 <= Func_1;

PROC1 : process () is
  begin

  sig1 <= FUNC_1;
  end process;
end architecture rtl;</pre>
```

#### Violation

```
architecture rtl of fifo is
  function func_1 ()
begin

OUT1 <= func_1;

PROC1 : process () is
begin

  sig1 <= func_1;
end process;
end architecture rtl;</pre>
```

## 13.15.11 function 012

This rule checks the colons are in the same column for all declarations in the function declarative part.

Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations.

### Violation

```
variable var1 : natural;
variable var2 : natural;
constant c_period : time;
```

### Fix

```
variable var1 : natural;
variable var2 : natural;
constant c_period : time;
```

13.15. Function Rules 109

## 13.15.12 function\_013

This rule checks the **end** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### **Violation**

```
END;
End function foo;
```

#### Fix

```
end;
end function foo;
```

## 13.15.13 function\_014

This rule checks the **function** keyword in the **end function** has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
end FUNCTION;
end Function foo;
```

#### Fix

```
end function;
end function foo;
```

# 13.15.14 function\_015

This rule checks the identifiers for all declarations are aligned in the function declarative part.

Refer to the section Configuring Identifier Alignment Rules for information on changing the configurations.

#### Violation

```
variable var1 : natural;
signal sig1 : natural;
constant c_period : time;
```

### Fix

```
variable var1 : natural;
signal sig1 : natural;
constant c_period : time;
```

# 13.16 Generate Rules

# 13.16.1 generate\_001

This rule checks the indent of the generate declaration.

#### Violation

```
architecture rtl of fifo is
begin

ram_array : for i in 0 to 7 generate

ram_array : for i in 0 to 7 generate
```

### Fix

```
architecture rtl of fifo is
begin

ram_array : for i in 0 to 7 generate

ram_array : for i in 0 to 7 generate
```

## 13.16.2 generate\_002

This rule checks for a single space between the label and the:.

### Violation

```
ram_array: for i in 0 to 7 generate
```

### Fix

```
ram_array : for i in 0 to 7 generate
```

## 13.16.3 generate 003

This rule checks for a blank line after the **end generate** keywords.

### Violation

```
end generate ram_array;
wr_en <= '1';</pre>
```

### Fix

```
end generate ram_array;
wr_en <= '1';</pre>
```

13.16. Generate Rules 111

## 13.16.4 generate 004

This rule checks for a blank line before the **generate** keyword.

### Violation

```
wr_en <= '1';
ram_array : for i in 0 to 7 generate</pre>
```

#### Fix

```
wr_en <= '1';
ram_array : for i in 0 to 7 generate</pre>
```

## 13.16.5 generate 005

This rule checks the generate label has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### **Violation**

```
RAM_ARRAY: for i in 0 to 7 generate
```

### Fix

```
ram_array: for i in 0 to 7 generate
```

### 13.16.6 generate 006

This rule checks the indent of the **begin** keyword.

### Violation

```
ram_array : for i in 0 to 7 generate
begin
```

### Fix

```
ram_array : for i in 0 to 7 generate begin
```

# 13.16.7 generate\_007

This rule checks the indent of the **end generate** keyword.

### Violation

```
ram_array : for i in 0 to 7 generate
begin
end generate ram_array;
```

#### Fix

```
ram_array : for i in 0 to 7 generate
begin
end generate ram_array;
```

## 13.16.8 generate\_008

This rule checks for a single space after the end keyword.

#### Violation

```
end generate ram_array;
```

#### Fix

```
end generate ram_array;
```

## 13.16.9 generate\_009

This rule checks the end keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
END generate ram_array;
```

#### Fix

```
end generate ram_array;
```

# 13.16.10 generate\_010

This rule checks the **generate** keyword has the proper case in the **end generate** line.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
end GENERATE ram_array;
```

#### Fix

```
end generate ram_array;
```

## 13.16.11 generate 011

This rule checks the **end generate** line has a label.

### Violation

```
end generate;
```

### Fix

```
end generate ram_array;
```

## 13.16.12 generate 012

This rule checks the **end generate** label has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
end generate RAM_ARRAY;
```

#### Fix

```
end generate ram_array;
```

## 13.16.13 generate\_013

This rule checks for a single space after the **generate** keyword and the label in the **end generate** keywords.

#### **Violation**

```
end generate ram_array;
```

#### Fix

```
end generate ram_array;
```

### 13.16.14 generate 014

This rule checks for a single space between the : and the for keyword.

### Violation

```
ram_array : for i in 0 to 7 generate
ram_array : for i in 0 to 7 generate
```

#### Fix

```
ram_array : for i in 0 to 7 generate
ram_array : for i in 0 to 7 generate
```

## 13.16.15 generate\_015

This rule checks the generate label and the **generate** keyword are on the same line. Keeping the label and generate on the same line reduces excessive indenting.

### Violation

```
ram_array :
   for i in 0 to 7 generate
```

### Fix

```
ram_array : for i in 0 to 7 generate
```

## 13.16.16 generate\_016

This rule checks the alignment of the when keyword in generic case statements.

#### Violation

```
GEN_LABEL : case condition generate
when 0 =>
when 1 =>
when 2 =>
```

Fix .. code-block:: vhdl

**GEN\_LABEL** [case condition generate] when  $0 \Rightarrow$  when  $1 \Rightarrow$  when  $2 \Rightarrow$ 

# 13.16.17 generate\_017

This rule checks for valid prefixes on generic statement labels. The default prefix is gen\_.

Refer to the section Configuring Prefix and Suffix Rules for information on changing the allowed prefixes.

#### **Violation**

```
label : case condition generate
```

### Fix

```
gen_label : case condition generate
```

### 13.17 Generic Rules

## 13.17.1 generic 001

This rule checks for blank lines above the generic keyword.

#### Violation

```
entity fifo is

generic (
```

#### Fix

```
entity fifo is generic (
```

13.17. Generic Rules 115

# 13.17.2 generic\_002

This rule checks the indent of the **generic** keyword.

### Violation

```
entity fifo is
    generic (
entity fifo is
generic (
```

### Fix

```
entity fifo is
  generic (
entity fifo is
  generic (
```

# 13.17.3 generic\_003

This rule checks for a single space between the **generic** keyword and the (.

#### Violation

```
generic (
generic(
```

#### Fix

```
generic (
generic (
```

# 13.17.4 generic\_004

This rule checks the indent of generic declarations.

### Violation

### Fix

```
generic (
  g_width : integer := 32;
  g_depth : integer := 512
)
```

## 13.17.5 generic 005

This rule checks for a single space after the colon in a generic declaration.

### Violation

```
g_width :integer := 32;
```

### Fix

```
g_width : integer := 32;
```

## 13.17.6 generic\_006

This rule checks for a single space after the default assignment.

### Violation

```
g_width : integer := 32;
g_depth : integer := 512;
```

### Fix

```
g_width : integer := 32;
g_depth : integer := 512;
```

# 13.17.7 generic\_007

This rule checks the generic names have proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
G_WIDTH : integer := 32;
```

### Fix

```
g_width : integer := 32;
```

## 13.17.8 generic\_008

This rule checks the indent of the closing parenthesis.

#### **Violation**

```
g_depth : integer := 512
);
```

### Fix

```
g_depth : integer := 512
);
```

13.17. Generic Rules 117

## 13.17.9 generic 009

This rule checks the **generic** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
GENERIC (
```

#### Fix

```
generic (
```

## 13.17.10 generic\_010

This rule checks the closing parenthesis is on a line by itself.

### Violation

```
g_depth : integer := 512);
```

#### Fix

```
g_depth : integer := 512
);
```

# 13.17.11 generic\_013

This rule checks for the **generic** keyword on the same line as a generic declaration.

#### Violation

```
generic (g_depth : integer := 512;
```

### Fix

```
generic (
  g_depth : integer := 512;
```

## 13.17.12 generic\_014

This rule checks for at least a single space before the :.

#### Violation

```
g_address_width: integer := 10;
g_data_width : integer := 32;
g_depth: integer := 512;
```

#### Fix

```
g_address_width : integer := 10;
g_data_width : integer := 32;
g_depth : integer := 512;
```

## 13.17.13 generic\_016

This rule checks for multiple generics defined on a single line.

### Violation

```
generic (
   g_width : std_logic := '0';g_depth : std_logic := '1'
);
```

#### Fix

```
generic (
  g_width : std_logic := '0';
  g_depth : std_logic := '1'
);
```

## 13.17.14 generic\_017

This rule checks the generic type has proper case if it is a VHDL keyword.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
generic (
  g_width : STD_LOGIC := '0';
  g_depth : Std_logic := '1'
);
```

### Fix

```
generic (
  g_width : std_logic := '0';
  g_depth : std_logic := '1'
);
```

## 13.17.15 generic 018

This rule checks the **generic** keyword is on the same line as the (.

#### Violation

```
generic (
```

#### Fix

```
generic (
```

## 13.17.16 generic\_019

This rule checks for blank lines before the ); of the generic declaration.

### Violation

13.17. Generic Rules 119

```
generic (
  g_width : std_logic := '0';
  g_depth : Std_logic := '1'
);
```

```
generic (
  g_width : std_logic := '0';
  g_depth : Std_logic := '1'
);
```

## 13.17.17 generic\_020

This rule checks for valid prefixes on generic identifiers. The default generic prefix is  $g_{-}$ .

Refer to the section Configuring Prefix and Suffix Rules for information on changing the allowed prefixes.

#### Violation

```
generic(my_generic : integer);
```

#### Fix

```
generic(g_my_generic : integer);
```

## **13.18 If Rules**

## 13.18.1 if\_001

This rule checks the indent of the **if** keyword.

#### **Violation**

```
if (a = '1') then
b <= '0'
elsif (c = '1') then
d <= '1';
else
e <= '0';
end if;</pre>
```

### Fix

```
if (a = '1') then
  b <= '0'
elsif (c = '1') then
  d <= '1';
else
  e <= '0';
end if;</pre>
```

# 13.18.2 if\_002

This rule checks the bolean expression is enclosed in ().

### Violation

```
if a = '1' then
```

### Fix

```
if (a = '1') then
```

## 13.18.3 if\_003

This rule checks for a single space between the **if** keyword and the (.

### Violation

```
if(a = '1') then
if (a = '1') then
```

### Fix

```
if (a = '1') then
if (a = '1') then
```

## 13.18.4 if\_004

This rule checks for a single space between the ) and the **then** keyword.

#### Violation

```
if (a = '1')then
if (a = '1') then
```

### Fix

```
if (a = '1') then
if (a = '1') then
```

## 13.18.5 if\_005

This rule checks for a single space between the **elsif** keyword and the (.

#### Violation

```
elsif(c = '1') then
elsif (c = '1') then
```

### Fix

13.18. If Rules 121

```
elsif (c = '1') then
elsif (c = '1') then
```

## 13.18.6 if\_006

This rule checks for empty lines after the **then** keyword.

### Violation

```
if (a = '1') then

b <= '0'</pre>
```

#### Fix

```
if (a = '1') then
b <= '0'</pre>
```

# 13.18.7 if\_007

This rule checks for empty lines before the **elsif** keyword.

### Violation

```
b <= '0'
elsif (c = '1') then</pre>
```

### Fix

```
b <= '0'
elsif (c = '1') then
```

## 13.18.8 if 008

This rule checks for empty lines before the **end if** keywords.

### Violation

```
e <= '0';
end if;</pre>
```

#### Fix

```
e <= '0';
end if;</pre>
```

# 13.18.9 if\_009

This rule checks the alignment of multiline boolean expressions.

### Violation

### Fix

```
if (a = '0' and b = '1' and
    c = '0') then
```

# 13.18.10 if 010

This rule checks for empty lines before the **else** keyword.

### Violation

```
d <= '1';
else</pre>
```

### Fix

```
d <= '1';
else</pre>
```

## 13.18.11 if\_011

This rule checks for empty lines after the **else** keyword.

### Violation

```
else
  e <= '0';</pre>
```

### Fix

```
else
  e <= '0';</pre>
```

## 13.18.12 if\_012

This rule checks the indent of the **elsif** keyword.

### Violation

13.18. If Rules 123

```
if (a = '1') then
  b <= '0'
  elsif (c = '1') then
  d <= '1';
else
  e <= '0';
end if;</pre>
```

```
if (a = '1') then
  b <= '0'
elsif (c = '1') then
  d <= '1';
else
  e <= '0';
end if;</pre>
```

# 13.18.13 if\_013

This rule checks the indent of the **else** keyword.

#### Violation

```
if (a = '1') then
  b <= '0'
elsif (c = '1') then
  d <= '1';
  else
  e <= '0';
end if;</pre>
```

### Fix

```
if (a = '1') then
  b <= '0'
elsif (c = '1') then
  d <= '1';
else
  e <= '0';
end if;</pre>
```

## 13.18.14 if 014

This rule checks the indent of the **end if** keyword.

### Violation

```
if (a = '1') then
  b <= '0'
elsif (c = '1') then
  d <= '1';
else
  e <= '0';
end if;</pre>
```

```
if (a = '1') then
  b <= '0'
elsif (c = '1') then
  d <= '1';
else
  e <= '0';
end if;</pre>
```

## 13.18.15 if 015

This rule checks for a single space between the **end if** keywords.

### Violation

```
end if;
```

### Fix

```
end if;
```

### 13.18.16 if 020

This rule checks the **end if** keyword is on it's own line.

### Violation

```
if (a = '1') then c <= '1'; else c <= '0'; end if;</pre>
```

### Fix

```
if (a = '1') then c <= '1'; else c <= '0';
end if;</pre>
```

## 13.18.17 if\_021

This rule checks the **else** keyword is on it's own line.

### Violation

```
if (a = '1') then c <= '1'; else c <= '0'; end if;</pre>
```

### Fix

```
if (a = '1') then c <= '0';
else c <= '1'; end if;</pre>
```

### 13.18.18 if 022

This rule checks for code after the **else** keyword.

### Violation

13.18. If Rules 125

```
if (a = '1') then c <= '1'; else c <= '0'; end if;</pre>
```

```
if (a = '1') then c <= '1'; else
  c <= '0'; end if;</pre>
```

## 13.18.19 if\_023

This rule checks the **elsif** keyword is on it's own line.

#### Violation

```
if (a = '1') then c <= '1'; else c <= '0'; elsif (b = '0') then d <= '0'; end if;</pre>
```

#### Fix

```
if (a = '1') then c <= '1'; else c <= '0';
elsif (b = '0') then d <= '0'; end if;</pre>
```

## 13.18.20 if\_024

This rule checks for code after the **then** keyword.

#### Violation

```
if (a = '1') then c <= '1';</pre>
```

#### Fix

```
if (a = '1') then
c <= '1';</pre>
```

## 13.18.21 if\_025

This rule checks the if keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
IF (a = '1') then
```

#### Fix

```
if (a = '1') then
```

### 13.18.22 if 026

This rule checks the **elsif** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
ELSIF (a = '1') then
```

```
elsif (a = '1') then
```

## 13.18.23 if\_027

This rule checks the **else** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
ELSE
```

### Fix

else

## 13.18.24 if 028

This rule checks the end keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
END if;
End if;
```

### Fix

```
end if;
end if;
```

## 13.18.25 if 029

This rule checks the **then** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
if (a = '1') THEN
```

### Fix

```
if (a = '1') then
```

13.18. If Rules 127

### 13.18.26 if 030

This rule checks for at least a single blank line after the **end if**. In the case of nested **if** statements, the rule will be enfoced on the last **end if**.

#### Violation

```
if (A = '1') then
  B <= '0';
end if;
C <= '1';</pre>
```

#### Fix

```
if (A = '1') then
   B <= '0';
end if;
C <= '1';</pre>
```

## 13.18.27 if 031

This rule checks for at least a single blank line before the **if**, unless there is a comment. In the case of nested **if** statements, the rule will be enfoced on the first **if**.

### Violation

```
C <= '1';
if (A = '1') then
    B <= '0';
end if;

-- This is a comment
if (A = '1') then
    B <= '0';
end if;</pre>
```

#### Fix

```
C <= '1';
if (A = '1') then
    B <= '0';
end if;

-- This is a comment
if (A = '1') then
    B <= '0';
end if;</pre>
```

### 13.18.28 if 032

This rule aligns consecutive comment only lines above the **elsif** keyword in if statements. These comments are used to describe what the elsif code is going to do.

### Violation

```
-- comment 1
-- comment 2
-- comment 3
elsif (a = '1')
rd_en <= '0';
```

```
-- comment 1
-- comment 2
-- comment 3
elsif (a = '1')
rd_en <= '0';
```

## 13.18.29 if\_033

This rule aligns consecutive comment only lines above the **else** keyword in if statements. These comments are used to describe what the elsif code is going to do.

#### Violation

```
-- comment 1
-- comment 2
-- comment 3
else
rd_en <= '0';
```

#### Fix

```
-- comment 1
-- comment 2
-- comment 3
else
rd_en <= '0';
```

# 13.18.30 if\_034

This rule checks the **if** keyword in the **end if** has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
end If;
end IF;
```

### Fix

```
end if;
end if;
```

13.18. If Rules 129

# 13.19 Instantiation Rules

# 13.19.1 instantiation\_001

This rule checks for the proper indentation of instantiations.

#### Violation

### Fix

```
U_FIFO : FIFO
  port map (
    WR_EN => wr_en,
    RD_EN => rd_en,
    OVERFLOW => overflow
);
```

## 13.19.2 instantiation\_002

This rule checks for a single space after the :.

### Violation

```
U_FIFO :FIFO
```

### Fix

```
U_FIFO : FIFO
```

## 13.19.3 instantiation 003

This rule checks for a single space before the:.

### Violation

```
U_FIFO: FIFO
```

#### Fix

```
U_FIFO : FIFO
```

## 13.19.4 instantiation\_004

This rule checks for a blank line above the instantiation.

Note: Comments are allowed above the instantiation.

### Violation

```
WR_EN <= '1';
U_FIFO: FIFO

-- Instantiate another FIFO
U_FIFO2: FIFO</pre>
```

#### Fix

```
WR_EN <= '1';
U_FIFO : FIFO
-- Instantiate another FIFO
U_FIFO2 : FIFO</pre>
```

## 13.19.5 instantiation\_005

This rule checks the instantiation declaration and the **port map** keywords are not on the same line.

#### **Violation**

```
U_FIFO : FIFO port map (
```

### Fix

```
U_FIFO : FIFO port map (
```

# 13.19.6 instantiation\_006

This rule checks the **port map** keywords have proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
PORT MAP (
```

### Fix

```
port map (
```

# 13.19.7 instantiation\_007

This rule checks the closing ) for the port map is on it's own line.

### Violation

```
WR_EN => wr_en);
```

```
WR_EN => wr_en
);
```

## 13.19.8 instantiation\_008

This rule checks the instance name has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
U_FIFO : fifo
```

#### Fix

```
u_fifo : fifo
```

## 13.19.9 instantiation\_009

This rule checks the entity name has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### **Violation**

```
u_fifo : FIFO
```

#### Fix

```
u_fifo : fifo
```

# 13.19.10 instantiation\_010

This rule checks the alignment of the => operator for each generic and port in the instantiation.

Following extra configurations are supported:

• separate\_generic\_port\_alignment.

Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations. Violation

```
U_FIF0 : FIF0
  generic map (
      g_width => 8
      g_delay => 2
)
  port map (
      wr_en => wr_en,
      rd_en => rd_en,
      overflow => overflow
);
```

```
U_FIFO : FIFO
    generic map (
        g_width => 8
        g_delay => 2
)
    port map (
        wr_en => wr_en,
        rd_en => rd_en,
        overflow => overflow
);
```

## 13.19.11 instantiation\_011

This rule checks the port name is uppercase. Indexes on ports will not be uppercased.

#### **Violation**

### Fix

## 13.19.12 instantiation\_012

This rule checks the instantiation declaration and the **generic map** keywords are not on the same line.

### Violation

```
U_FIFO : FIFO generic map (
```

### Fix

```
U_FIFO : FIFO generic map (
```

## 13.19.13 instantiation\_013

This rule checks the **generic map** keywords have proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
GENERIC MAP (
```

#### Fix

```
generic map (
```

# 13.19.14 instantiation\_014

This rule checks for the closing parenthesis ) on generic maps are on their own line.

### Violation

```
INSTANCE_NAME : ENTITY_NAME
generic map (
   GENERIC_1 => 0,
   GENERIC_2 => TRUE,
   GENERIC_3 => FALSE)
```

#### Fix

```
INSTANCE_NAME : ENTITY_NAME
  generic map (
   GENERIC_1 => 0,
   GENERIC_2 => TRUE,
   GENERIC_3 => FALSE
)
```

## 13.19.15 instantiation\_016

This rule checks generic names have proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
u_fifo : fifo
generic map (
   DEPTH => 512,
   WIDTH => 32
)
```

### Fix

```
u_fifo : fifo
generic map (
  depth => 512,
  width => 32
)
```

## 13.19.16 instantiation\_017

This rule checks if the **generic map** keywords and a generic assignment are on the same line.

### Violation

```
generic map (DEPTH => 512,
  WIDTH => 32
)
```

#### Fix

```
generic map (
  DEPTH => 512,
  WIDTH => 32
)
```

## 13.19.17 instantiation\_018

This rule checks for a single space between the **map** keyword and the (.

### Violation

```
generic map (
generic map (
```

### Fix

```
generic map (
generic map (
```

## 13.19.18 instantiation\_019

This rule checks for a blank line below the end of the instantiation declaration.

### Violation

```
U_FIFO : FIFO
  port map (
    WR_EN => wr_en,
    RD_EN => rd_en,
    OVERFLOW => overflow
  );
U_RAM : RAM
```

### Fix

```
U_FIFO : FIFO
port map (
    WR_EN => wr_en,
    RD_EN => rd_en,
    OVERFLOW => overflow
);
U_RAM : RAM
```

## 13.19.19 instantiation 020

This rule checks for a port assignment on the same line as the **port map** keyword.

### Violation

```
U_FIFO : FIFO
port map (WR_EN => wr_en,
    RD_EN => rd_en,
    OVERFLOW => overflow
);
```

### Fix

```
U_FIFO : FIFO
port map (
    WR_EN => wr_en,
    RD_EN => rd_en,
    OVERFLOW => overflow
);
```

## 13.19.20 instantiation\_021

This rule checks multiple port assignments on the same line.

#### **Violation**

```
port map (
   WR_EN => w_wr_en, RD_EN => w_rd_en,
   OVERFLOW => w_overflow
);
```

#### Fix

```
port map (
   WR_EN => w_wr_en,
   RD_EN => w_rd_en,
   OVERFLOW => w_overflow
);
```

# 13.19.21 instantiation\_022

This rule checks for a single space after the => operator in port maps.

#### **Violation**

```
U_FIFO : FIFO
  port map (
    WR_EN => wr_en,
    RD_EN =>rd_en,
    OVERFLOW => overflow
  );
```

Fix

```
U_FIFO : FIFO
  port map (
    WR_EN => wr_en,
    RD_EN => rd_en,
    OVERFLOW => overflow
);
```

## 13.19.22 instantiation\_023

This rule checks for comments at the end of the port and generic assignments in instantiations. These comments represent additional maintainence. They will be out of sync with the entity at some point. Refer to the entity for port types, port directions and purpose.

#### **Violation**

```
WR_EN => w_wr_en; -- out : std_logic
RD_EN => w_rd_en; -- Reads data when asserted
```

#### Fix

```
WR_EN => w_wr_en;
RD_EN => w_rd_en;
```

## 13.19.23 instantiation 024

This rule checks for positional generics and ports. Positional ports and generics are subject to problems when the position of the underlying component changes.

#### Violation

```
port map (
   WR_EN, RD_EN, OVERFLOW
);
```

#### Fix

Use explicit port mapping.

```
port map (
  WR_EN => WR_EN;
  RD_EN => RD_EN;
  OVERFLOW => OVERFLOW
);
```

## 13.19.24 instantiation\_025

This rule checks the ( is on the same line as the **port map** keywords.

### Violation

```
port map
(
    WR_EN => WR_EN,
```

(continues on next page)

(continued from previous page)

```
RD_EN => RD_EN,
OVERFLOW => OVERFLOW
);
```

#### Fix

Use explicit port mapping.

```
port map (
  WR_EN => WR_EN,
  RD_EN => RD_EN,
  OVERFLOW => OVERFLOW
);
```

## 13.19.25 instantiation 026

This rule checks the ( is on the same line as the **generic map** keywords.

### Violation

```
generic map
(
   WIDTH => 32,
   DEPTH => 512
)
```

### Fix

Use explicit port mapping.

```
generic map (
  WIDTH => 32,
  DEPTH => 512
)
```

## 13.19.26 instantiation 027

This rule checks the **entity** keyword has proper case in direct instantiations.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
INSTANCE_NAME : ENTITY library.ENTITY_NAME
```

#### Fix

```
INSTANCE_NAME : entity library.ENTITY_NAME
```

## 13.19.27 instantiation 028

This rule checks the entity name has proper case in direct instantiations.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
instance_name : entity library.ENTITY_NAME
```

#### Fix

```
instance_name : entity library.entity_name
```

# 13.19.28 instantiation 029

This rule checks for alignment of inline comments in an instantiation.

Following extra configurations are supported:

• separate\_generic\_port\_alignment.

Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations. Violation

### Violation

```
wr_en => write_enable, -- Wrte enable
rd_en => read_enable, -- Read enable
overflow => overflow, -- FIFO has overflowed
```

### Fix

```
wr_en => write_enable, -- Wrte enable
rd_en => read_enable, -- Read enable
overflow => overflow, -- FIFO has overflowed
```

# 13.19.29 instantiation\_030

This rule checks for a single space after the => keyword in generic maps.

### Violation

```
generic map
(
   WIDTH => 32,
   DEPTH => 512
)
```

## Fix

```
generic map
(
   WIDTH => 32,
   DEPTH => 512
)
```

# 13.19.30 instantiation\_031

This rule checks the component keyword has proper case in component instantiations that use the **component** keyword. Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
instance_name : COMPONENT entity_name
```

#### Fix

```
instance_name : component entity_name
```

**Note:** This rule is off by default. If this rule is desired, then enable this rule and disable instantiation\_033.

```
"rule":{
    "instantiation_031":{
        "disable":"False"
    },
    "instantiation_033":{
        "disable":"True"
    }
}
```

# 13.19.31 instantiation\_032

This rule checks for a single space after the **component** keyword if it is used.

#### **Violation**

```
INSTANCE_NAME : component ENTITY_NAME
INSTANCE_NAME : component ENTITY_NAME
INSTANCE_NAME : component ENTITY_NAME
```

## Fix

```
INSTANCE_NAME : component ENTITY_NAME
INSTANCE_NAME : component ENTITY_NAME
INSTANCE_NAME : component ENTITY_NAME
```

**Note:** This rule is off by default. If this rule is desired, then enable this rule and disable instantiation\_033.

```
{
    "rule":{
        "instantiation_032":{
             "disable":"False"
        },
        "instantiation_033":{
             "disable":"True"
        }
    }
}
```

# 13.19.32 instantiation 033

This rule checks for the **component** keyword and will remove it.

The component keyword is optional and does not provide clarity.

## Violation

```
INSTANCE_NAME : component ENTITY_NAME
```

#### Fix

```
INSTANCE_NAME : ENTITY_NAME
```

# 13.20 Length Rules

These rules cover the length of lines in the VHDL file.

# 13.20.1 length\_001

This rule checks the length of the line.

#### Violation

```
wr_en <= '1' when a = '1' else '0' when b = '0' else c when d = '1' else f; -- This_ 

is a comment.
```

### Fix

**Note:** The user must fix this violation. Refer to the section Configuring Line Length for information on changing the default.

# 13.21 Library Rules

# 13.21.1 library\_001

This rule checks the indent of the **library** keyword. Indenting helps in comprehending the code.

## Violation

```
library ieee;
  library fifo_dsn;
```

### Fix

```
library ieee;
library fifo_dsn;
```

# 13.21.2 library\_002

This rule checks for excessive spaces after the library keyword.

## Violation

```
library ieee;
```

### Fix

```
library ieee;
```

# 13.21.3 library\_003

This rule checks for a blank line above the library keyword.

## Violation

```
library ieee;
library fifo_dsn;
```

## Fix

```
library ieee;
library fifo_dsn;
```

# 13.21.4 library\_004

This rule checks the **library** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
Library ieee;
LIBRARY fifo_dsn;
```

### Fix

```
library ieee;
library fifo_dsn;
```

# 13.21.5 library\_005

This rule checks the **use** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
library ieee;
  USE ieee.std_logic_1164.all;
  Use ieee.std_logic_unsigned.all;
```

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.std_logic_unsigned.all;
```

# 13.21.6 library\_006

This rule checks for excessive spaces after the use keyword.

#### Violation

```
library ieee;
  use   ieee.std_logic_1164.all;
  use   ieee.std_logic_unsigned.all;
```

### Fix

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.std_logic_unsigned.all;
```

# 13.21.7 library\_007

This rule removes blank lines above the use keyword.

#### **Violation**

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
```

## Fix

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.std_logic_unsigned.all;
```

## 13.21.8 library 008

This rule checks the indent of the **use** keyword.

### Violation

```
library ieee;
use ieee.std_logic_1164.all;
   use ieee.std_logic_unsigned.all;
```

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.std_logic_unsigned.all;
```

# 13.21.9 library\_009

This rule checks alignment of comments above library use statements.

### Violation

```
library ieee;
-- Use standard logic library
  use ieee.std_logic_1164.all;
```

### Fix

```
library ieee;
-- Use standard logic library
use ieee.std_logic_1164.all;
```

# 13.21.10 library 010

This rule checks the **library** keyword is on it's own line.

### Violation

```
context c1 is library ieee; use ieee.std_logic_1164.all; end context c1;
```

### Fix

```
context c1 is
  library ieee; use ieee.std_logic_1164.all; end context c1;
```

# 13.21.11 library\_011

This rule checks the **use** keyword is on it's own line.

## Violation

```
context c1 is library ieee; use ieee.std_logic_1164.all; end context c1;
```

#### Fix

```
context c1 is library ieee;
   use ieee.std_logic_1164.all; end context c1;
```

# 13.22 Package Rules

# 13.22.1 package\_001

This rule checks the indent of the package declaration.

#### Violation

```
library ieee;

package FIFO_PKG is
```

#### Fix

```
library ieee;
package FIFO_PKG is
```

# 13.22.2 package\_002

This rule checks for a single space between **package** and **is** keywords.

## Violation

```
package FIFO_PKG is
```

### Fix

```
package FIFO_PKG is
```

# 13.22.3 package 003

This rule checks for a blank line above the **package** keyword.

## Violation

```
library ieee;
package FIFO_PKG is
```

## Fix

```
library ieee;
package FIFO_PKG is
```

# 13.22.4 package\_004

This rule checks the package keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
PACKAGE FIFO_PKG is
```

```
package FIFO_PKG is
```

# 13.22.5 package\_005

This rule checks the is keyword is on the same line as the package keyword.

### Violation

```
package FIFO_PKG
is
```

#### Fix

```
package FIFO_PKG is
```

# 13.22.6 package 006

This rule checks the end keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### **Violation**

```
END package fifo_pkg;
```

### Fix

```
end package fifo_pkg;
```

# 13.22.7 package\_007

This rule checks for the **package** keyword on the end package declaration.

### Violation

```
end FIFO_PKG;
```

### Fix

```
end package FIFO_PKG;
```

# 13.22.8 package\_008

This rule checks the package name has proper case on the end package declaration.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
end package FIFO_PKG;
```

```
end package fifo_pkg;
```

# 13.22.9 package\_009

This rule checks for a single space between the **end** and **package** keywords and package name.

#### **Violation**

```
end package FIFO_PKG;
```

#### Fix

```
end package FIFO_PKG;
```

# 13.22.10 package\_010

This rule checks the package name has proper case in the package declaration.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
package FIFO_PKG is
```

#### Fix

```
package fifo_pkg is
```

# 13.22.11 package\_011

This rule checks for a blank line below the package keyword.

### Violation

```
package FIFO_PKG is
  constant width : integer := 32;
```

### Fix

```
package FIFO_PKG is
   constant width : integer := 32;
```

# 13.22.12 package\_012

This rule checks for a blank line above the end package keyword.

## Violation

```
constant depth : integer := 512;
end package FIFO_PKG;
```

```
constant depth : integer := 512;
end package FIFO_PKG;
```

# 13.22.13 package\_013

This rule checks the is keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
package fifo_pkg IS
```

#### Fix

```
package fifo_pkg is
```

## 13.22.14 package 014

This rule checks the package name exists on the same line as the end package keywords.

### Violation

```
end package;
```

### Fix

```
end package fifo_pkg;
```

# 13.22.15 package\_015

This rule checks the indent of the end package declaration.

### Violation

```
package FIFO_PKG is
  end package fifo_pkg;
```

### Fix

```
package fifo_pkg is
end package fifo_pkg;
```

# 13.22.16 package 016

This rule checks for valid suffixes on package identifiers. The default package suffix is \_pkg.

Refer to the section Configuring Prefix and Suffix Rules for information on changing the allowed suffixes.

#### **Violation**

```
package foo is
```

#### Fix

```
package foo_pkg is
```

# 13.22.17 package 017

This rule checks for valid prefixes on package identifiers. The default package prefix is pkg\_.

Refer to the section Configuring Prefix and Suffix Rules for information on changing the allowed prefixes.

#### Violation

```
package foo is
```

#### Fix

```
package pkg_foo is
```

## 13.22.18 package 018

This rule checks the **package** keyword in the \*\*end package\* has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

## Violation

```
end PACKAGE fifo_pkg;
```

#### Fix

```
end package fifo_pkg;
```

# 13.22.19 package\_019

This rule checks the identifiers for all declarations are aligned in the package declarative region.

Refer to the section Configuring Identifier Alignment Rules for information on changing the configurations.

#### Violation

```
variable var1 : natural;
signal sig1 : natural;
constant c_period : time;
```

### Fix

```
variable var1 : natural;
signal sig1 : natural;
constant c_period : time;
```

# 13.23 Port Rules

# 13.23.1 port\_001

This rule checks for a blank line above the **port** keyword.

## Violation

```
entity FIFO is

port (
```

### Fix

```
entity FIFO is port (
```

# 13.23.2 port\_002

This rule checks the indent of the **port** keyword.

## Violation

```
entity FIFO is
port (
```

## Fix

```
entity FIFO is port (
```

# 13.23.3 port\_003

This rule checks for a single space after the **port** keyword and (.

### Violation

```
port (
port(
```

### Fix

```
port (
port (
```

# 13.23.4 port\_004

This rule checks the indent of port declarations.

### Violation

```
port (
WR_EN : in std_logic;
   RD_EN : in std_logic;
   OVERFLOW : out std_logic
);
```

### Fix

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  OVERFLOW : out std_logic
);
```

# 13.23.5 port\_005

This rule checks for a single space after the : in **in** and **inout** ports.

#### **Violation**

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  OVERFLOW : out std_logic;
  DATA :inout std_logic
);
```

### Fix

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  OVERFLOW : out std_logic;
  DATA : inout std_logic
);
```

# 13.23.6 port\_006

This rule checks for a single space after the : in the **out** ports.

# Violation

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  OVERFLOW : out std_logic
);
```

## Fix

13.23. Port Rules 151

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  OVERFLOW : out std_logic
);
```

# 13.23.7 port\_007

This rule checks for four spaces after the in keyword.

### Violation

### Fix

```
port (
  WR_EN : in    std_logic;
  RD_EN : in    std_logic;
  OVERFLOW : out    std_logic
);
```

# 13.23.8 port\_008

This rule checks for three spaces after the **out** keyword.

### Violation

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  OVERFLOW : out std_logic
);
```

### Fix

```
port (
  WR_EN : in    std_logic;
  RD_EN : in    std_logic;
  OVERFLOW : out    std_logic
);
```

# 13.23.9 port\_009

This rule checks for a single space after the **inout** keyword.

### Violation

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  DATA : inout std_logic
);
```

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  DATA : inout std_logic
);
```

# 13.23.10 port\_010

This rule checks port names are uppercase. If an index exists on a port, the case of the index will not be checked.

### Violation

## Fix

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  OVERFLOW : out std_logic;
  UNDERFLOW(c_index) : out std_logic
);
```

# 13.23.11 port\_011

This rule checks for valid prefixes on port identifiers. The default port prefixes are: i\_, o\_, io\_.

Refer to the section Configuring Prefix and Suffix Rules for information on changing the allowed prefixes.

### Violation

```
port (
  wr_en : in std_logic;
  rd_en : in std_logic;
  overflow : out std_logic;
  data : inout std_logic
);
```

### Fix

13.23. Port Rules 153

# 13.23.12 port 012

This rule checks for default assignments on port declarations.

### Violation

#### Fix

```
port (
  WR_EN_I : in    std_logic;
  RD_EN_I : in    std_logic;
  OVERFLOW_O : out    std_logic;
  DATA_IO : inout std_logic
);
```

## 13.23.13 port\_013

This rule checks for multiple ports declared on a single line.

## Violation

```
port (
  WR_EN : in std_logic; RD_EN : in std_logic;
  OVERFLOW : out std_logic; DATA : inout std_logic
);
```

### Fix

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  OVERFLOW : out std_logic;
  DATA : inout std_logic
);
```

# 13.23.14 port\_014

This rule checks the closing parenthesis of the port map are on a line by itself.

### Violation

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  OVERFLOW : out std_logic;
  DATA : inout std_logic);
```

```
port (
   WR_EN : in std_logic;
   RD_EN : in std_logic;
   OVERFLOW : out std_logic;
   DATA : inout std_logic
);
```

# 13.23.15 port\_015

This rule checks the indent of the closing parenthesis for port maps.

#### **Violation**

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  OVERFLOW : out std_logic;
  DATA : inout std_logic
  );
```

#### Fix

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  OVERFLOW : out std_logic;
  DATA : inout std_logic
);
```

# 13.23.16 port 016

This rule checks for a port definition on the same line as the **port** keyword.

### Violation

```
port (WR_EN : in std_logic;
  RD_EN : in std_logic;
  OVERFLOW : out std_logic;
  DATA : inout std_logic
);
```

## Fix

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
```

(continues on next page)

13.23. Port Rules 155

(continued from previous page)

```
OVERFLOW: out std_logic;
DATA: inout std_logic
);
```

# 13.23.17 port\_017

This rule checks the **port** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
PORT (
```

#### Fix

```
port (
```

# 13.23.18 port\_018

This rule checks the port type has proper case if it is a VHDL keyword.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### **Violation**

```
port (
  WR_EN : in STD_LOGIC;
  RD_EN : in std_logic;
  OVERFLOW : out t_OVERFLOW;
  DATA : inout STD_LOGIC_VECTOR(31 downto 0)
);
```

## Fix

```
port (
   WR_EN : in std_logic;
   RD_EN : in std_logic;
   OVERFLOW : out t_OVERFLOW;
   DATA : inout std_logic_vector(31 downto 0)
);
```

## 13.23.19 port 019

This rule checks the port direction has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

## Violation

```
port (
  WR_EN : IN std_logic;
  RD_EN : in std_logic;
```

(continues on next page)

(continued from previous page)

```
OVERFLOW: OUT std_logic;
DATA: INOUT std_logic
);
```

### Fix

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  OVERFLOW : out std_logic;
  DATA : inout std_logic
);
```

# 13.23.20 port\_020

This rule checks for at least one space before the :.

#### Violation

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  OVERFLOW: out std_logic;
  DATA : inout std_logic
);
```

## Fix

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  OVERFLOW : out std_logic;
  DATA : inout std_logic
);
```

# 13.23.21 port\_021

This rule checks the **port** keyword is on the same line as the (.

## Violation

```
port
```

## Fix

```
port (
```

# 13.23.22 port\_022

This rule checks for blank lines after the **port** keyword.

### Violation

13.23. Port Rules 157

```
port (

WR_EN : in std_logic;
RD_EN : in std_logic;
OVERFLOW: out std_logic;
DATA : inout std_logic
);
```

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  OVERFLOW : out std_logic;
  DATA : inout std_logic
);
```

# 13.23.23 port 023

This rule checks for missing modes in port declarations.

Note: This must be fixed by the user. VSG makes no assumption on the direction of the port.

#### **Violation**

```
port (
  WR_EN : std_logic;
  RD_EN : std_logic;
  OVERFLOW : std_logic;
  DATA : inout std_logic
);
```

### Fix

```
port (
   WR_EN : in std_logic;
   RD_EN : in std_logic;
   OVERFLOW : out std_logic;
   DATA : inout std_logic
);
```

# 13.23.24 port\_024

This rule checks for blank lines before the close parenthesis in port declarations.

## Violation

```
port (
   WR_EN : std_logic;
   RD_EN : std_logic;
   OVERFLOW : std_logic;
   DATA : inout std_logic
```

(continues on next page)

(continued from previous page)

```
);
```

### Fix

```
port (
  WR_EN : in std_logic;
  RD_EN : in std_logic;
  OVERFLOW : out std_logic;
  DATA : inout std_logic
);
```

# 13.23.25 port 025

This rule checks for valid suffixes on port identifiers. The default port suffixes are \_i, \_o, \_io.

Refer to the section Configuring Prefix and Suffix Rules for information on changing the allowed suffixes.

### Violation

```
port (
  wr_en : in std_logic;
  rd_en : in std_logic;
  overflow : out std_logic;
  data : inout std_logic
);
```

### Fix

```
port (
  wr_en_i : in     std_logic;
  rd_en_i : in     std_logic;
  overflow_o : out     std_logic;
  data_io : inout std_logic
);
```

# 13.24 Procedure Rules

There are three forms a procedure: with parameters, without parameters, and a package declaration:

### with parameters

```
procedure average_samples (
   constant a : in integer;
   signal b : in std_logic;
   variable c : in std_logic_vector(3 downto 0);
   signal d : out std_logic) is
begin
end procedure average_samples;
```

## without parameters

```
procedure average_samples is
begin
end procedure average_samples;
```

## package declaration

```
procedure average_samples;

procedure average_samples (
   constant a : in integer;
   signal b : in std_logic;
   variable c : in std_logic_vector(3 downto 0);
   signal d : out std_logic);
```

# 13.24.1 procedure 001

This rule checks the indent of the **procedure** keyword.

#### Violation

```
procedure average_samples (
  constant a : in integer;
  signal b : in std_logic;
  variable c : in std_logic_vector(3 downto 0);
  signal d : out std_logic ) is
begin
end procedure average_samples;
```

#### Fix

```
procedure average_samples (
  constant a : in integer;
  signal b : in std_logic;
  variable c : in std_logic_vector(3 downto 0);
  signal d : out std_logic ) is
begin
end procedure average_samples;
```

## 13.24.2 procedure 002

This rule checks the indent of the **begin** keyword.

## Violation

```
procedure average_samples (
  constant a : in integer;
  signal b : in std_logic;
  variable c : in std_logic_vector(3 downto 0);
  signal d : out std_logic ) is
  begin
end procedure average_samples;
```

Fix

```
procedure average_samples (
  constant a : in integer;
  signal b : in std_logic;
  variable c : in std_logic_vector(3 downto 0);
  signal d : out std_logic ) is
begin
end procedure average_samples;
```

# 13.24.3 procedure 003

This rule checks the indent of the end keyword.

### Violation

```
procedure average_samples (
  constant a : in integer;
  signal b : in std_logic;
  variable c : in std_logic_vector(3 downto 0);
  signal d : out std_logic ) is
begin
  end procedure average_samples;
```

#### Fix

```
procedure average_samples (
  constant a : in integer;
  signal b : in std_logic;
  variable c : in std_logic_vector(3 downto 0);
  signal d : out std_logic ) is
begin
end procedure average_samples;
```

## 13.24.4 procedure 004

This rule checks the indent of parameters.

### Violation

```
procedure average_samples (
constant a : in integer;
    signal b : in std_logic;
    variable c : in std_logic_vector(3 downto 0);
    signal d : out std_logic ) is
begin
end procedure average_samples;
```

## Fix

```
procedure average_samples (
  constant a : in integer;
  signal b : in std_logic;
  variable c : in std_logic_vector(3 downto 0);
  signal d : out std_logic ) is
begin
end procedure average_samples;
```

## 13.24.5 procedure 005

This rule checks the indent of line between the is and begin keywords

### Violation

```
procedure average_samples (
  constant a : in integer;
  signal d : out std_logic ) is
variable var_1 : integer;
  variable var_1 : integer;
begin
end procedure average_samples;
```

#### Fix

```
procedure average_samples (
  constant a : in integer;
  signal b : in std_logic;
  variable c : in std_logic_vector(3 downto 0);
  signal d : out std_logic ) is
  variable var_1 : integer;
  variable var_1 : integer;
begin
end procedure average_samples;
```

# 13.24.6 procedure\_006

This rule checks the indent of the closing parenthesis if it is on it's own line.

#### Violation

```
procedure average_samples (
  constant a : in integer;
  signal d : out std_logic
  ) is
```

#### Fix

```
procedure average_samples (
  constant a : in integer;
  signal d : out std_logic
) is
```

# 13.24.7 procedure\_007

This rule checks for consistent capitalization of procedure names.

### Violation

```
architecture rtl of entityl is

procedure average_samples (
   constant a : in integer;
   signal d : out std_logic
```

(continues on next page)

(continued from previous page)

```
begin

proc1 : process () is
begin

Average_samples();
end process proc1;
end architecture rt1;
```

### Fix

```
architecture rtl of entity1 is

procedure average_samples (
    constant a : in integer;
    signal d : out std_logic
) is

begin

proc1 : process () is
begin

average_samples();
end process proc1;
end architecture RTL;
```

# 13.24.8 procedure\_008

This rule checks the **end** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
END;
End procedure proc;
```

## Fix

```
end;
end procedure proc;
```

# 13.24.9 procedure 009

This rule checks the **procedure** keyword in the **end procedure** has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
end PROCEDURE;
end Procedure proc;
```

#### Fix

```
end procedure;
end procedure proc;
```

# 13.24.10 procedure 010

This rule checks the identifiers for all declarations are aligned in the procedure declarative part.

Refer to the section Configuring Identifier Alignment Rules for information on changing the configurations.

#### **Violation**

```
variable var1 : natural;
signal sig1 : natural;
constant c_period : time;
```

#### Fix

```
variable var1 : natural;
signal sig1 : natural;
constant c_period : time;
```

# 13.25 Process Rules

# 13.25.1 process\_001

This rule checks the indent of the process declaration.

### Violation

```
begin
proc_a : process (rd_en, wr_en, data_in, data_out,
```

### Fix

```
begin

proc_a : process (rd_en, wr_en, data_in, data_out,
```

# 13.25.2 process 002

This rule checks for a single space after the **process** keyword.

### Violation

```
proc_a : process(rd_en, wr_en, data_in, data_out,
proc_a : process (rd_en, wr_en, data_in, data_out,
```

#### Fix

```
proc_a : process (rd_en, wr_en, data_in, data_out,
proc_a : process (rd_en, wr_en, data_in, data_out,
```

# 13.25.3 process 003

This rule checks the indent of the **begin** keyword.

### Violation

### Fix

# 13.25.4 process\_004

This rule checks the **begin** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

## Violation

### Fix

13.25. Process Rules 165

# 13.25.5 process 005

This rule checks the **process** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
proc_a : PROCESS (rd_en, wr_en, data_in, data_out,
```

#### Fix

```
proc_a : process (rd_en, wr_en, data_in, data_out,
```

# 13.25.6 process 006

This rule checks the indent of the **end process** keywords.

### Violation

#### Fix

# 13.25.7 process\_007

This rule checks for a single space after the **end** keyword.

## Violation

```
end process proc_a;
```

### Fix

```
end process proc_a;
```

# 13.25.8 process\_008

This rule checks the **end** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

## Violation

```
END process proc_a;
```

```
end process proc_a;
```

# 13.25.9 process\_009

This rule checks the **process** keyword has proper case in the **end process** line.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
end PROCESS proc_a;
```

### Fix

```
end process proc_a;
```

# 13.25.10 process\_010

This rule checks the **begin** keyword is on it's own line.

#### Violation

#### Fix

## 13.25.11 process 011

This rule checks for a blank line after the end process keyword.

### Violation

```
end process proc_a;
wr_en <= wr_en;</pre>
```

### Fix

```
end process proc_a;
wr_en <= wr_en;</pre>
```

13.25. Process Rules 167

## 13.25.12 process 012

This rule checks for the existence of the is keyword on the same line as the closing parenthesis of the sensitivity list.

### Violation

#### Fix

# 13.25.13 process\_013

This rule checks the **is** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

#### Fix

# 13.25.14 process 014

This rule checks for a single space before the is keyword.

### Violation

# 13.25.15 process\_015

This rule checks for a blank line or comment above the **process** declaration.

#### Violation

```
-- This process performs FIFO operations.

proc_a : process (rd_en, wr_en, data_in, data_out,

wr_en <= wr_en;

proc_a : process (rd_en, wr_en, data_in, data_out,
```

#### Fix

```
-- This process performs FIFO operations.

proc_a : process (rd_en, wr_en, data_in, data_out,

wr_en <= wr_en;

proc_a : process (rd_en, wr_en, data_in, data_out,
```

# 13.25.16 process\_016

This rule checks the process has a label.

## Violation

### Fix

# 13.25.17 process\_017

This rule checks the process label has proper case.

13.25. Process Rules 169

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

#### Fix

# 13.25.18 process 018

This rule checks the **end process** line has a label. The closing label will be added if the opening process label exists.

#### Violation

```
end process;
```

#### Fix

```
end process proc_a;
```

# 13.25.19 process 019

This rule checks the **end process** label has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
end process PROC_A;
```

#### Fix

```
end process proc_a;
```

# 13.25.20 process\_020

This rule checks the indentation of multiline sensitivity lists.

### Violation

Fix

# 13.25.21 process\_021

This rule checks for blank lines between the end of the sensitivity list and before the begin keyword.

### Violation

### Fix

# 13.25.22 process\_022

This rule checks for a blank line below the **begin** keyword.

### Violation

### Fix

# 13.25.23 process 023

This rule checks for a blank line above the end process keyword.

#### Violation

13.25. Process Rules 171

```
wr_en <= '1';
end process proc_a;</pre>
```

```
wr_en <= '1';
end process proc_a;</pre>
```

# 13.25.24 process\_024

This rule checks for a single space after the process label.

### Violation

#### Fix

# 13.25.25 process 025

This rule checks for a single space after the : and before the **process** keyword.

## Violation

#### Fix

## 13.25.26 process 026

This rule checks for blank lines between the end of the sensitivity list and process declarative lines.

### Violation

(continues on next page)

(continued from previous page)

```
-- Keep track of the number of words in the FIFO

variable word_count : integer;
begin
```

### Fix

# 13.25.27 process 027

This rule checks for blank lines between process declarative lines and the **begin** keyword.

#### Violation

### Fix

## 13.25.28 process 028

This rule checks the alignment of the closing parenthesis of a sensitivity list. Parenthesis on multiple lines should be in the same column.

### Violation

Fix

13.25. Process Rules 173

# 13.25.29 process\_029

This rule checks for the format of clock definitions in clock processes. The rule can be set to enforce **event** definition:

```
if (clk'event and clk = '1') then
```

..or edge definition:

```
if (rising_edge(clk)) then
```

## event configuration

**Note:** This is the default configuration.

### Violation

```
if (rising_edge(clk)) then
if (falling_edge(clk)) then
```

### Fix

```
if (clk'event and clk = '1') then
if (clk'event and clk = '0') then
```

## edge configuration

**Note:** Configuration this by setting the 'clock' attribute to 'edge'

```
{
    "rule":{
        "process_029":{
            "clock":"edge"
        }
    }
}
```

## Violation

```
if (clk'event and clk = '1') then
if (clk'event and clk = '0') then
```

Fix

```
if (rising_edge(clk)) then
if (falling_edge(clk)) then
```

### 13.25.30 process\_030

This rule checks for a single signal per line in a sensitivity list that is not the last one. The sensitivity list is required by the compiler, but provides no useful information to the reader. Therefore, the vertical spacing of the sensitivity list should be minimized. This will help with code readability.

**Note:** This rule is left to the user to fix.

### Violation

### Fix

### 13.25.31 process\_031

This rule checks for alignment of identifiers in the process declarative region.

### Violation

### Fix

```
proc_1 : process(all) is

variable var1 : boolean;
constant cons1 : integer;
file    file1 : load_file_file open read_mode is load_file_name;

begin
```

(continues on next page)

13.25. Process Rules 175

(continued from previous page)

```
end process proc_1;
```

## 13.25.32 process\_032

This rule checks the process label is on the same line as the process keyword.

#### **Violation**

```
proc_1 :
process(all) is
```

### Fix

```
proc_1 : process(all) is
```

### 13.25.33 process\_033

This rule checks the colons are in the same column for all declarations in the process declarative part. Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations.

#### **Violation**

```
variable var1 : natural;
variable var2 : natural;
constant c_period : time;
file my_test_input : my_file_type;
```

#### Fix

```
variable var1 : natural;
variable var2 : natural;
constant c_period : time;
file my_test_input : my_file_type;
```

## 13.25.34 process\_034

This rule aligns inline comments between the end of the process sensitivity list and the process **begin** keyword. Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations.

#### Violation

### Fix

```
proc_1 : process () is

    variable counter : integer range 0 to 31; -- Counts the number of frames received
    variable width : natural range 0 to 255; -- Keeps track of the data word size

    variable size : natural range 0 to 7; -- Keeps track of the frame size

begin
```

### 13.25.35 process 035

This rule checks the alignment of inline comments between the process begin and end process lines. Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations.

### Violation

### Fix

```
proc_1: process () is
begin

a <= '1'; -- Assert
b <= '0'; -- Deassert
c <= '1'; -- Enable
end process proc_1;</pre>
```

### 13.25.36 process 036

This rule checks for valid prefixes on process labels. The default prefix is proc\_.

Refer to the section Configuring Prefix and Suffix Rules for information on changing the allowed prefixes.

### Violation

```
main: process () is
```

### Fix

```
proc_main: process () is
```

13.25. Process Rules 177

### 13.25.37 process 037

This rule checks for alignment of identifiers in attribute, type, subtype, constant, signal, variable and file declarations in the process declarative region.

Refer to the section Configuring Identifier Alignment Rules for information on changing the configurations.

#### Violation

```
signal sig1 : std_logic;
file some_file :
variable v_var1 : std_logic;
type t_myType : std_logic;
```

#### Fix

```
signal sig1 : std_logic;
file     some_file :
variable v_var1 : std_logic;
type     t_myType : std_logic;
```

## 13.26 Range Rules

These rules cover the range definitions in signals, constants, ports and other cases where ranges are defined.

## 13.26.1 range\_001

This rule checks the case of the **downto** keyword.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
signal sig1 : std_logic_vector(3 DOWNTO 0);
signal sig2 : std_logic_vector(16 downTO 1);
```

### Fix

```
signal sig1 : std_logic_vector(3 downto 0);
signal sig2 : std_logic_vector(16 downTO 1);
```

## 13.26.2 range 002

This rule checks the case of the **to** keyword.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
signal sig1 : std_logic_vector(3 TO 0);
signal sig2 : std_logic_vector(16 tO 1);
```

Fix

```
signal sig1 : std_logic_vector(3 to 0);
signal sig2 : std_logic_vector(16 to 1);
```

## 13.27 Sequential Rules

## 13.27.1 sequential 001

This rule checks the indent of sequential statements.

### Violation

```
begin
    wr_en <= '1';
rd_en <= '0';</pre>
```

### Fix

```
begin

wr_en <= '1';
rd_en <= '0';</pre>
```

## 13.27.2 sequential\_002

This rule checks for a single space after the <= operator.

### Violation

```
wr_en <= '1';
rd_en <='0';</pre>
```

### Fix

```
wr_en <= '1';
rd_en <= '0';</pre>
```

## 13.27.3 sequential\_003

This rule checks for at least a single space before the <= operator.

### Violation

```
wr_en<= '1';
rd_en <= '0';</pre>
```

### Fix

```
wr_en <= '1';
rd_en <= '0';</pre>
```

## 13.27.4 sequential 004

This rule checks the alignment of multiline sequential statements.

### Violation

```
overflow <= wr_en and
  rd_en;</pre>
```

### Fix

```
overflow <= wr_en and
    rd_en;</pre>
```

## 13.27.5 sequential\_005

This rule checks the alignment of the <= operators over consecutive sequential lines.

Following extra configurations are supported:

- if\_control\_statements\_end\_group,
- case\_control\_statements\_end\_group.

Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations.

### Violation

```
wr_en <= '1';
rd_en <= '0';</pre>
```

### Fix

```
wr_en <= '1';
rd_en <= '0';</pre>
```

### 13.27.6 sequential\_006

This rule checks for comments within multiline sequential statements.

### Violation

```
overflow <= wr_en and
-- rd_address(0)
    rd_en;</pre>
```

### Fix

```
overflow <= wr_en and
    rd_en;</pre>
```

## 13.28 Signal Rules

## 13.28.1 signal\_001

This rule checks the indent of signal declarations.

### Violation

```
architecture rtl of fifo is
signal wr_en : std_logic;
    signal rd_en : std_logic;
begin
```

### Fix

```
architecture rtl of fifo is

signal wr_en : std_logic;
signal rd_en : std_logic;
begin
```

### 13.28.2 signal\_002

This rule checks the **signal** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
SIGNAL wr_en : std_logic;
```

### Fix

```
signal wr_en : std_logic;
```

## 13.28.3 signal\_003

This rule was depricated and replaced with rules: function\_015, package\_019, procedure\_010, architecture\_029 and process\_037.

## 13.28.4 signal\_004

This rule checks the signal name has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
signal WR_EN : std_logic;
```

### Fix

```
signal wr_en : std_logic;
```

## 13.28.5 signal 005

This rule checks for a single space after the colon.

### Violation

```
signal wr_en : std_logic;
signal rd_en :std_logic;
```

#### Fix

```
signal wr_en : std_logic;
signal rd_en : std_logic;
```

## 13.28.6 signal\_006

This rule checks for at least a single space before the colon.

### Violation

```
signal wr_en: std_logic;
signal rd_en : std_logic;
```

### Fix

```
signal wr_en : std_logic;
signal rd_en : std_logic;
```

## 13.28.7 signal 007

This rule checks for default assignments in signal declarations.

### Violation

```
signal wr_en : std_logic := '0';
```

### Fix

```
signal wr_en : std_logic;
```

## 13.28.8 signal\_008

This rule checks for valid prefixes on signal identifiers. Default signal prefix is  $s_{-}$ .

Refer to the section Configuring Prefix and Suffix Rules for information on changing the allowed prefixes.

### Violation

```
signal wr_en : std_logic;
signal rd_en : std_logic;
```

### Fix

```
signal s_wr_en : std_logic;
signal s_rd_en : std_logic;
```

## 13.28.9 signal\_010

This rule checks the signal type has proper case if it is a VHDL keyword.

**Note:** This rule is disabled by default.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
signal wr_en : STD_LOGIC;
signal rd_en : Std_logic;
signal cs_f : t_User_Defined_Type;
```

### Fix

```
signal wr_en : std_logic;
signal rd_en : std_logic;
signal cs_f : t_User_Defined_Type;
```

## 13.28.10 signal\_011

This rule checks the signal type has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
signal wr_en : STD_LOGIC;
signal rd_en : Std_logic;
signal cs_f : t_User_Defined_Type;
```

### Fix

```
signal wr_en : std_logic;
signal rd_en : std_logic;
signal cs_f : t_user_defined_type;
```

## 13.28.11 signal\_012

This rule checks multiple signal assignments on a single line are column aligned.

**Note:** The :'s will be aligned with rule *signal\_009*. This rule will only cover two signals on a single line.

### Violation

13.28. Signal Rules 183

```
signal wr_en, wr_en_f : std_logic;
signal rd_en_f, rd_en : std_logic;
signal chip_select, chip_select_f : t_user_defined_type;
```

#### Fix

```
signal wr_en, wr_en_f : std_logic;
signal rd_en_f, rd_en : std_logic;
signal chip_select, chip_select_f : t_user_defined_type;
```

### 13.28.12 signal 014

This rule checks for consistent capitalization of signal names.

### Violation

```
architecture rtl of entity1 is
    signal sig1 : std_logic;
    signal sig2 : std_logic;

begin

    proc_name : process (siG2) is
    begin

    siG1 <= '0';

    if (SIG2 = '0') then
        sIg1 <= '1';
    elisif (SiG2 = '1') then
        SIg1 <= '0';
    end if;
end process proc_name;
end architecture rtl;</pre>
```

### Fix

```
architecture rtl of entity1 is

signal sig1 : std_logic;
signal sig2 : std_logic;

proc_name : process (sig2) is
begin

sig1 <= '0';

if (sig2 = '0') then
    sig1 <= '1';
elisif (sig2 = '1') then
    sig1 <= '0';
end if;</pre>
```

(continues on next page)

(continued from previous page)

```
end process proc_name;
end architecture rtl;
```

## signal\_015

This rule checks for multiple signal names defined in a single signal declaration. By default, this rule will only flag more than two signal declarations.

Refer to the section Configuring Number of Signals in Signal Declaration for information on changing the default.

### **Violation**

```
signal sig1, sig2
sig3, sig4,
sig5
: std_logic;
```

### Fix

```
signal sig1 : std_logic;
signal sig2 : std_logic;
signal sig3 : std_logic;
signal sig4 : std_logic;
signal sig5 : std_logic;
```

### signal\_016

This rule checks the signal declaration is on a single line.

### Violation

```
signal sig1
: std_logic;
signal sig2 :
  std_logic;
```

### Fix

```
signal sig1 : std_logic;
signal sig2 : std_logic;
```

## 13.29 Source File Rules

## 13.29.1 source\_file\_001

This rule checks for the existance of the source file passed to VSG.

#### Violation

Source file passed to VSG does not exist. This violation will be reported at the command line in the normal output. It will also be reported in the junit file if the –junit option is used.

#### Fix

Pass correct file name to VSG.

## 13.30 Subtype Rules

### 13.30.1 subtype\_001

This rule checks for indentation of the subtype keyword. Proper indentation enhances comprehension.

The indent amount can be controlled by the **indentSize** attribute on the rule. **indentSize** defaults to 2.

### Violation

```
architecture rtl of fifo is
    subtype read_size is range 0 to 9;
subtype write_size is range 0 to 9;
begin
```

### Fix

```
architecture rtl of fifo is

subtype read_size is range 0 to 9;
subtype write_size is range 0 to 9;
begin
```

### 13.30.2 subtype\_002

This rule checks for consistent capitalization of subtype names.

### Violation

```
subtype read_size is range 0 to 9;
subtype write_size is range 0 to 9;
signal read : READ_SIZE;
signal write : write_size;
constant read_sz : read_size := 8;
constant write_sz : WRITE_size := 1;
```

### Fix

```
subtype read_size is range 0 to 9;
subtype write_size is range 0 to 9;
signal read : read_size;
signal write : write_size;
```

(continues on next page)

(continued from previous page)

```
constant read_sz : read_size := 8;
constant write_sz : write_size := 1;
```

## 13.30.3 subtype\_003

This rule was depricated and replaced with rules: function\_015, package\_019, procedure\_010, architecture\_029 and process\_037.

## 13.30.4 subtype\_004

This rule checks for valid prefixes in user defined subtype identifiers. The default new subtype prefix is st\_.

Refer to the section Configuring Prefix and Suffix Rules for information on changing the allowed prefixes.

### Violation

```
subtype my_subtype is range 0 to 9;
```

#### Fix

```
subtype st_my_subtype is range 0 to 9;
```

## 13.31 Type Rules

## 13.31.1 type\_001

This rule checks the indent of the **type** declaration.

### Violation

```
architecture rtl of fifo is
    type state_machine is (idle, write, read, done);
begin
```

### Fix

```
architecture rtl of fifo is
    type state_machine is (idle, write, read, done);
begin
```

## 13.31.2 type\_002

This rule checks the **type** keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

13.31. Type Rules 187

```
TYPE state_machine is (idle, write, read, done);
```

#### Fix

```
type state_machine is (idle, write, read, done);
```

## 13.31.3 type\_003

This rule was depricated and replaced with rules: function\_015, package\_019, procedure\_010, architecture\_029 and process 037.

### 13.31.4 type 004

This rule checks the type name has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
type STATE_MACHINE is (idle, write, read, done);
```

#### Fix

```
type state_machine is (idle, write, read, done);
```

## 13.31.5 type\_005

This rule checks the indent of multiline enumerated types.

### Violation

```
type state_machine is (
idle,
  write,
  read,
  done);
```

### Fix

```
type state_machine is (
  idle,
  write,
  read,
  done);
```

## 13.31.6 type\_006

This rule checks for a single space before the is keyword.

### Violation

```
type state_machine is (idle, write, read, done);
```

### Fix

```
type state_machine is (idle, write, read, done);
```

## 13.31.7 type\_007

This rule checks for a single space after the **is** keyword.

### Violation

```
type state_machine is (idle, write, read, done);
```

### Fix

```
type state_machine is (idle, write, read, done);
```

## 13.31.8 type\_008

This rule checks the closing parenthesis of multiline enumerated types is on it's own line.

### Violation

```
type state_machine is (
  idle,
  write,
  read,
  done);
```

### Fix

```
type state_machine is (
  idle,
  write,
  read,
  done
);
```

## 13.31.9 type\_009

This rule checks for an enumerate type after the open parenthesis on multiline enumerated types.

### Violation

```
type state_machine is (idle,
  write,
  read,
  done
);
```

### Fix

13.31. Type Rules 189

```
type state_machine is (
  idle,
  write,
  read,
  done
);
```

## 13.31.10 type\_010

This rule checks for a blank line above the **type** declaration.

### Violation

```
signal wr_en : std_logic;
type state_machine is (idle, write, read, done);
```

#### Fix

```
signal wr_en : std_logic;
type state_machine is (idle, write, read, done);
```

## 13.31.11 type\_011

This rule checks for a blank line below the **type** declaration.

### Violation

```
type state_machine is (idle, write, read, done);
signal sm : state_machine;
```

### Fix

```
type state_machine is (idle, write, read, done);
signal sm : state_machine;
```

## 13.31.12 type 012

This rule checks the indent of record elements in record type declarations.

### Violation

```
type interface is record
  data : std_logic_vector(31 downto 0);
chip_select : std_logic;
  wr_en : std_logic;
end record;
```

### Fix

```
type interface is record
  data : std_logic_vector(31 downto 0);
  chip_select : std_logic;
  wr_en : std_logic;
end record;
```

## 13.31.13 type\_013

This rule checks the **is** keyword in type definitions has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

#### Violation

```
type interface IS record
type interface Is record
type interface is record
```

### Fix

```
type interface is record
type interface is record
type interface is record
```

## 13.31.14 type\_014

This rule checks for consistent capitalization of type names.

### Violation

```
type state_machine is (idle, write, read, done);
signal sm : State_Machine;
```

### Fix

```
type state_machine is (idle, write, read, done);
signal sm : state_machine;
```

## 13.31.15 type\_015

This rule checks for valid prefixes in user defined type identifiers. The default new type prefix is  $t_{-}$ .

Refer to the section Configuring Prefix and Suffix Rules for information on changing the allowed prefixes.

### Violation

```
type my_type is range -5 to 5 ;
```

### Fix

```
type t_my_type is range -5 to 5 ;
```

13.31. Type Rules 191

## 13.32 Variable Rules

## 13.32.1 variable\_001

This rule checks the indent of variable declarations.

### Violation

```
proc : process () is

variable count : integer;
    variable counter : integer;

begin
```

### Fix

```
proc : process () is

variable count : integer;
variable counter : integer;
begin
```

## 13.32.2 variable\_002

This rule checks the variable keyword has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
VARIABLE count : integer;
```

### Fix

```
variable count : integer;
```

### 13.32.3 variable 003

This rule was depricated and replaced with rules: function\_015, package\_019, procedure\_010, architecture\_029 and process\_037.

## 13.32.4 variable\_004

This rule checks the variable name has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
variable COUNT : integer;
```

Fix

```
variable count : integer;
```

## 13.32.5 variable 005

This rule checks there is a single space after the colon.

### Violation

```
variable count :integer;
variable counter : integer;
```

#### Fix

```
variable count : integer;
variable counter : integer;
```

## 13.32.6 variable\_006

This rule checks for at least a single space before the colon.

### Violation

```
variable count: integer;
variable counter : integer;
```

### Fix

```
variable count : integer;
variable counter : integer;
```

## 13.32.7 variable\_007

This rule checks for default assignments in variable declarations.

### Violation

```
variable count : integer := 32;
```

### Fix

```
variable count : integer;
```

## 13.32.8 variable\_010

This rule checks the variable type has proper case.

Refer to the section Configuring Uppercase and Lowercase Rules for information on changing the default case.

### Violation

```
variable count : INTEGER;
```

### Fix

13.32. Variable Rules 193

```
variable count : integer;
```

## 13.32.9 variable 011

This rule checks for consistent capitalization of variable names.

### Violation

```
architecture rtl of entity1 is
  shared variable var1 : std_logic;
  shared variable var2 : std_logic;
begin
 proc_name : process () is
   variable var3 : std_logic;
   variable var4 : std_logic;
 begin
   Var1 <= '0';
   if (VAR2 = '0') then
     vaR3 <= '1';
   elisif (var2 = '1') then
     VAR4 <= '0';
   end if;
  end process proc_name;
end architecture rtl;
```

### Fix

```
proc_name : process () is

variable var1 : std_logic;
variable var2 : std_logic;
variable var3 : std_logic;
variable var4 : std_logic;

begin

var1 <= '0';

if (var2 = '0') then
   var3 <= '1';
elisif (var2 = '1') then
   var4 <= '0';
end if;

end process proc_name;</pre>
```

## 13.32.10 variable\_012

This rule checks for valid prefixes on variable identifiers. The default variable prefix is  $v_{-}$ .

Refer to the section Configuring Prefix and Suffix Rules for information on changing the allowed prefixes.

### Violation

```
variable my_var : natural;
```

### Fix

```
variable v_my_var : natural;
```

## 13.33 Variable Assignment Rules

## 13.33.1 variable assignment 001

This rule checks the indent of a variable assignment.

### Violation

```
proc : process () is
begin

counter := 0;
count := counter + 1;
```

### Fix

```
proc : process () is
begin

counter := 0;
count := counter + 1;
```

## 13.33.2 variable\_assignment\_002

This rule checks for a single space after the assignment.

### Violation

```
counter :=0;
count := counter + 1;
```

### Fix

```
counter := 0;
count := counter + 1;
```

## 13.33.3 variable\_assignment\_003

This rule checks for at least a single space before the assignment.

### Violation

```
counter:= 0;
count := counter + 1;
```

### Fix

```
counter := 0;
count := counter + 1;
```

## 13.33.4 variable\_assignment\_004

This rule checks the alignment of multiline variable assignments.

### **Violation**

```
counter := 1 + 4 + 10 + 25 + 30 + 35;
```

### Fix

```
counter := 1 + 4 + 10 + 25 + 30 + 35;
```

## 13.33.5 variable\_assignment\_005

This rule checks the alignment of := operators over multiple lines.

Following extra configurations are supported:

- if\_control\_statements\_end\_group.
- case\_control\_statements\_end\_group,

Refer to the section Configuring Keyword Alignment Rules for information on changing the configurations.

### Violation

```
counter := 0;
count := counter + 1;
```

### Fix

```
counter := 0;
count := counter + 1;
```

## 13.33.6 variable\_assignment\_006

This rule checks for comments in multiline variable assignments.

### Violation

```
counter := 1 + 4 + 10 + 25 +
-- Add in more stuff
30 + 35;
```

### Fix

```
counter := 1 + 4 + 10 + 25 + 30 + 35;
```

## 13.34 While Loop Rules

## 13.34.1 while\_loop\_001

This rule checks for indentation of the while keyword. Proper indentation enhances comprehension.

### **Violation**

```
begin
while (temp /= 0) loop
   temp := temp/2;
end loop;
```

### Fix

```
begin

while (temp /= 0) loop
   temp := temp/2;
end loop;
```

## 13.34.2 while\_loop\_002

This rule checks for indentation of the **end loop** keywords. The **end loop** must line up with the **while** keyword. Proper indentation enhances comprehension.

### Violation

```
begin

while (temp /= 0) loop
  temp := temp/2;
  end loop;
```

### Fix

```
begin

while (temp /= 0) loop
  temp := temp/2;
end loop;
```

# 13.35 Whitespace Rules

## 13.35.1 whitespace\_001

This rule checks for spaces at the end of lines.

### Violation

```
entity fifo is
```

### Fix

```
entity fifo is
```

## 13.35.2 whitespace\_002

This rule checks for tabs.

### Violation

```
port (
    wr_en : in std_logic;
```

### Fix

```
port (
   wr_en : in std_logic;
```

## 13.35.3 whitespace\_003

This rule checks for spaces before semicolons.

### Violation

```
wr_en : in std_logic ;
```

### Fix

```
wr_en : in std_logic;
```

## 13.35.4 whitespace\_004

This rule checks for spaces before commas.

### Violation

```
wr_en => wr_en ,
rd_en => rd_en,
```

### Fix

```
wr_en => wr_en,
rd_en => rd_en,
```

### 13.35.5 whitespace 005

This rule checks for spaces after an open parenthesis.

Note: Spaces before numbers are allowed.

#### **Violation**

### Fix

### 13.35.6 whitespace 006

This rule checks for spaces before a close parenthesis.

#### **Violation**

### Fix

## 13.35.7 whitespace\_007

This rule checks for spaces after a comma.

### Violation

```
proc : process (wr_en,rd_en,overflow) is
```

### Fix

```
proc : process (wr_en, rd_en, overflow) is
```

### 13.35.8 whitespace 008

This rule checks for spaces after the std\_logic\_vector keyword.

### Violation

```
signal data : std_logic_vector (7 downto 0);
signal counter : std_logic_vector (7 downto 0);
```

### Fix

```
signal data : std_logic_vector(7 downto 0);
signal counter : std_logic_vector(7 downto 0);
```

## 13.35.9 whitespace\_010

This rule checks for spaces before and after the concate (&) operator.

### Violation

```
a <= b&c;
```

#### Fix

```
a <= b & c;
```

## 13.35.10 whitespace\_011

This rule checks for spaces before and after math operators +, -, /, and \*.

### Violation

```
a <= b+c;
a <= b-c;
a <= b/c;
a <= b*c;
a <= b**c;
a <= (b+c)-(d-e);</pre>
```

#### Fix

```
a <= b + c;
a <= b - c;
a <= b / c;
a <= b * c;
a <= b ** c;
a <= (b + c) - (d - e);</pre>
```

## 13.35.11 whitespace\_012

This rule enforces a maximum number of consecutive blank lines.

### Violation

```
a <= b;
c <= d;</pre>
```

### Fix

```
a <= b;
c <= d;
```

Note: The default is set to 1. This can be changed by setting the *numBlankLines* attribute to another number.

## 13.35.12 whitespace\_013

This rule checks for spaces before and after logical operators.

### Violation

```
if (a = '1') and (b = '0')
if (a = '0') or (b = '1')
```

### Fix

```
if (a = '1') and (b = '0')
if (a = '0') or (b = '1')
```

## 13.36 Wait Rules

## 13.36.1 wait\_001

This rule checks for indentation of the wait keyword. Proper indentation enhances comprehension.

### Violation

```
begin

wait for 10ns;
wait on a,b;
wait until a = '0';
```

### Fix

```
begin

wait for 10ns;
wait on a,b;
wait until a = '0';
```

13.36. Wait Rules 201

## 13.37 When Rules

These rules cover the usage of **when** keywords in sequential and concurrent statements.

## 13.37.1 when\_001

This rule checks the **else** keyword is not at the beginning of a line. The else should be at the end of the preceeding line.

### Violation

```
wr_en <= '1' when a = '1' -- This is comment
    else '0' when b = '0'
    else c when d = '1'
    else f;</pre>
```

### Fix

## 13.38 With Rules

## 13.38.1 with\_001

This rule checks for with statements.

### Violation

```
with buttons select
```

### Fix

Refactor with statement into a process.

# CHAPTER 14

API

VSG was written to be included in other tools. The command line script provides one means of using VSG. It also provides an example of how to use the API.

There are two main modules you will use when incorporating VSG into another program:

## 14.1 vsg.vhdlFile

This is one of two classes you will use when incorporating vsg into another python program.

## 14.2 vsg.rule\_list

This is one of two classes you will use when incorporating vsg into another python program.

```
class vsg.rule_list.rule_list(oVhdlFile, oSeverityList, sLocalRulesDirectory=None)
Contains a list of all rules to be checked. It loads all base rules. Localized rules are loaded if specified.
```

#### Parameters:

```
oVhdlFile: (vhdlFile object)
oSeverityList: (severity list object)
sLocalRulesDirectory: (string) (optional)
```

### check\_rules (lSkipPhase=[])

Analyzes all rules in increasing phase order. If there is a violation in a phase, analysis is halted.

### Parameters:

ISkipPhase : (list of integers)

### configure (configurationFile)

Configures individual rules based on dictionary passed.

```
Parameters:
         configurationFile: (dictionary)
extract_junit_testcase(sVhdlFileName)
     Creates JUnit XML file listing all violations found.
     Parameters:
         sVhdlFileName (string)
     Returns: (junit testcase object)
fix (iFixPhase=7, lSkipPhase=[])
     Applies fixes to all violations found.
     Parameters:
         iFixPhase: (integer)
         ISkipPhases : (list of integers)
get_configuration()
     Returns a dictionary with every rule and how it is configured.
     Parameters:
         None
     Returns: (dictionary)
get_rules_in_phase(iPhaseNumber)
     Returns a list of rules in a given phase.
     Parameters:
         iPhaseNumber: (integer)
     Returns: (list of rule objects)
get_rules_in_subphase(lRules, iSubPhase)
     Returns a list of rules in a given subphase.
     Parameters:
         lRules: (list of rule objects)
         iSubPhase: (integer)
     Returns: (list of rule objects)
report violations (sOutputFormat)
     Prints out violations to stdout.
     Parameters:
         sOutputFormat (string)
```

Use the following modules when writing rules:

204 Chapter 14. API

## 14.3 vsg.check

## 14.4 vsg.fix

```
This module contains functions for rules to fix issues.
vsq.fix.comment_alignment(self, oFile)
     Aligns comments across multiple lines.
     Parameters:
          self: (rule object)
          oFile: (vhdlFile object)
\verb|vsg.fix.enforce_one_space_after_word| (self, oLine, sWord)|
     Adds a space after a word.
     Parameters:
          self: (rule object)
           oLine: (line object)
           sWord: (string)
vsq.fix.enforce_one_space_before_word(self, oLine, sWord, fWholeWord=False)
     Adds a space before word.
     Parameters:
          self: (rule object)
           oLine: (line object)
           sWord: (string)
vsg.fix.enforce_spaces_after_word(self, oLine, sWord, iSpaces)
     Adds a space after a word.
     Parameters:
          self: (rule object)
           oLine: (line object)
           sWord: (string)
          iSpaces: (integer)
vsg.fix.identifier_alignment(self, oFile)
     Aligns identifiers and colons across multiple lines.
     Parameters:
           self: (rule object)
          oFile: (vhdlFile object)
vsg.fix.indent(self, oLine)
     Fixes indent violations.
     Parameters:
```

14.3. vsg.check 205

```
self: (rule object)
           oLine: (line object)
vsg.fix.insert_blank_line_above (self, oFile, iLineNumber)
     This function inserts a blank line above the line specified by iLineNumber.
     Parameters:
           self: (rule object)
           oFile: (vhdlFile object)
           iLineNumber: (integer)
vsq.fix.insert_blank_line_below (self, oFile, iLineNumber)
     This function inserts a blank line below the line specified by iLineNumber.
     Parameters:
           self: (rule object)
           oFile: (vhdlFile object)
           iLineNumber: (integer)
vsg.fix.lower_case(oLine, sKeyword)
     Changes word to lowercase.
     Parameters:
           self: (rule object)
           oLine: (line object)
           sKeyword: (string)
vsq.fix.multiline_alignment(self, oFile, iLineNumber)
     Indents successive lines of multiline statements.
     Parameters:
           self: (rule object)
           oFile: (vhdlFile object)
           iLineNumber: (integer)
vsg.fix.remove_begin_label(oLine, sLabelName)
     Removes a label from the beginning of a line.
     Parameters:
           oLine: (line object)
           sLabelName: (string)
vsg.fix.remove_blank_lines_above (self, oFile, iLineNumber, sUnless=None)
     This function removes blank lines above a linenumber. If sUnless is specified, a single blank line will be left if
     a line with the sUnless attribute is encountered.
     Parameters:
           self: (rule object)
           oFile: (vhdlFile object)
           iLineNumber: (integer)
```

206 Chapter 14. API

```
sUnless: (string) (optional)
vsg.fix.remove_blank_lines_below(self, oFile, iLineNumber, sUnless=None)
     This function removes blank lines below a linenumber. If sUnless is specified, a single blank line will be left if
     a line with the sUnless attribute is encountered.
     Parameters:
           self: (rule object)
           oFile: (vhdlFile object)
           iLineNumber: (integer)
           sUnless: (string) (optional)
vsq.fix.remove_end_label(oLine, sLabelName)
     Removes a label from the end of a line.
     Parameters:
           oLine: (line object)
           sLabelName: (string)
vsg.fix.replace_is_keyword(oFile, iLineNumber)
     This function removes the is keyword from a line if it starts with is. If the line is empty, it is replaced with a
     blank line.
     Parameters:
           oFile: (vhdlFile object)
           iLineNumber: (integer)
vsg.fix.upper_case(oLine, sKeyword)
     Changes word to lowercase.
     Parameters:
           self: (rule object)
           oLine: (line object)
           sKeyword: (string)
vsg.fix.upper_case_with_parenthesis (self, oLine, sKeyword)
     Changes word to lowercase.
     Parameters:
           self: (rule object)
           oLine: (line object)
           sKeyword: (string)
```

## 14.5 vsg.utilities

This module provides functions for rules to use.

```
\verb|vsg.utils.begin_of_line_index| (oLine)
```

Finds the left most non whitespace character. Returns the index of the first non whitespace character.

Parameters:

14.5. vsg.utilities 207

```
oLine: (line object)
     Returns: (integer)
vsg.utils.change_word(oLine, sWord, sNewWord, iMax=1)
     Changes one word in the line to another.
     Parameters:
          oLine: (line object)
          sWord: (string)
          sNewWord: (string)
vsq.utils.clear_keyword_from_line(oLine, sKeyword)
     Removes a keyword from a line.
     Parameters:
          oLine: (line object)
          sKeyword: (string)
vsg.utils.copy_line(oFile, iLineNumber)
     Creates a copy of the line at iLineNumber and inserts it below iLineNumber.
     Parameters:
          oFile: (vhdlFile object)
          iLineNumber: (integer)
vsg.utils.create_violation_dict(iLineNumber)
     Builds a minimal violation dictionary.
     Parameters:
          iLineNumber: (integer)
     Returns: dictionary
vsg.utils.end_of_line_index(oLine)
     Finds the end of the code on a line ignoring comments. Returns the index of the last code character.
     Parameters:
          oLine: (line object)
     Returns: (integer)
vsq.utils.extract architecture identifier(oLine)
     Returns architecture name from architecture declaration or end.
     Parameters:
          oLine: (line object)
     Returns: (one element or empty list of strings)
vsg.utils.extract_begin_label(oLine)
     Returns the label.
     Parameters:
          oLine: (line object)
     Returns: (one element list of strings)
```

208 Chapter 14. API

```
vsq.utils.extract_class_identifier_list(oLine)
     Returns a class identifiers list.
     Parameters:
          oLine: (line object)
     Returns: (list of strings)
vsg.utils.extract_class_name(oLine)
     Returns the name of a type in a type declaration.
     Parameters:
          oLine: (line object)
     Returns: (one element list of strings)
vsg.utils.extract_component_identifier(oLine)
     Returns the component identifier.
     Parameters:
          oLine: (line object)
     Returns: (one element or empty list of strings)
vsg.utils.extract_end_label(oLine)
     Returns the end label.
     Parameters:
          oLine: (line object)
     Returns: (one element or empty list of strings)
vsg.utils.extract_entity_identifier(oLine)
     Returns the entity identifier.
     Parameters:
          oLine: (line object)
     Returns: (one element or empty list of strings)
vsg.utils.extract_generics(oLine)
     Returns a generics list.
     Parameters:
          oLine: (line object)
     Returns: (list of strings)
vsg.utils.extract_label(oLine)
     Returns the label.
     Parameters:
          oLine: (line object)
     Returns: (one element list of strings)
vsg.utils.extract_non_keywords(sString)
     Returns a keyword list with the following removed: .'s commas semicolons vhdl keywords double quotes
          numbers ticks comments
     Parameters:
```

14.5. vsg.utilities 209

```
sString: (string)
     Returns: (list of strings)
vsg.utils.extract_port_assignments(oLine)
     Extracts port assignments from an instantiation.
     Parameters:
          oLine: (line object)
     Returns: (list of strings)
vsg.utils.extract_port_name (oLine)
     Returns port name from line.
     Parameters:
          oLine: (line object)
     Returns: (one element list of strings)
vsg.utils.extract_port_names_from_port_map(oLine)
     Returns port names from port assignment inside port map.
     Parameters: oLine: (line object)
     Returns: (list of strings)
vsq.utils.extract string after string(sLine, sString)
     Extracts a string from a string after the given string.
     Parameters:
          sLine: (string)
          sString: (string)
     Returns: (string)
vsg.utils.extract_string_before_string(sLine, sString)
     Extracts a string from a string before the given string.
     Parameters:
          sLine: (string)
          sString: (string)
     Returns: (string)
vsg.utils.extract type identifier(oLine)
     Returns the type identifier from type declaration.
     Parameters:
          oLine: (line object)
     Returns: (one element list of strings)
vsg.utils.extract_type_name(oLine)
     Returns the name of a type in various declarations.
     Parameters:
          oLine: (line object)
     Returns: (zero or one element list of strings)
```

210 Chapter 14. API

```
vsq.utils.extract_type_name_from_port(oLine)
     Returns the name of a type in port declaration.
     Parameters:
          oLine: (line object)
     Returns: (one element list of strings)
vsg.utils.extract_type_name_from_port_vhdl_only(oLine)
     Returns the name of a VHDL only types in port declaration.
     Parameters:
          oLine: (line object)
     Returns: (one element list of strings)
vsg.utils.extract_type_name_vhdl_only(oLine)
     Returns the name of a VHDL only types in various declarations.
     Parameters:
          oLine: (line object)
     Returns: (one element or empty list of strings)
vsg.utils.extract_words(oLine, words)
     Returns words from line. Case insensitive, however returned words preserve their case.
     Parameters:
          oLine: (line object)
          words: (list of words to extract)
     Returns: (list of strings)
vsg.utils.find_comment_index_in_string(sString)
     Finds the index of a comment in a string.
     Parameters:
          sString: (string)
     Returns: (None) or (Integer)
vsg.utils.get_first_word(oLine)
     Returns the first word from a line at iIndex.
     Parameters:
          oLine: (line object)
     Returns: (string)
vsq.utils.get_violating_line(oFile, dViolation)
     Returns a line from the file where a violation has occured.
     Parameters:
          oFile: (File object)
          dViolation: (Violation dictionary)
     Return: Line Object
```

14.5. vsg.utilities 211

```
vsg.utils.get_violation_at_line_number(lViolations, iLineNumber)
     Returns a violation from a violation dictionary at the given line number.
     Parameters:
          lViolation: (List of Violation dictionaries)
          iViolation: (integer)
     Return: Violation Dictionary
vsg.utils.get_violation_line_number(dViolation)
     Returns a line number of a violation.
     Parameters:
           dViolation: Violation dictionary
     Returns: integer
vsg.utils.get_violation_solution_at_line_number(\(IViolations, iLineNumber\)
     Returns a the solution for a violation at a given line number.
     Parameters:
           lViolation: (List of Violation dictionaries)
          iViolation: (integer)
     Return: string
vsg.utils.get_word(oLine, iIndex)
     Returns a word from a line at iIndex.
     Parameters:
          oLine: (line object)
           iIndex: (integer)
     Returns: (string)
vsg.utils.insert_line(oFile, iIndex)
     Inserts a blank line at iIndex into the file line list.
     Parameters:
           oFile: (File Object)
           iIndex: (integer)
     Returns: Nothing
vsg.utils.is_number(sString)
     Returns boolean if the string passed is a number.
     Parameters:
           sLine: (string)
     Returns: boolean
vsg.utils.is_port_mode(sWord)
     Returns True if given word is a valid port mode.
     Returns False if given word is not a valid port mode.
     Parameters:
```

212 Chapter 14. API

```
sWord: (string)
     Returns: (boolean)
vsg.utils.is_vhdl_keyword(sWord)
     Returns True if given word is a VHDL keyword.
     Returns False if given word is not a VHDL keyword.
     Parameters:
          sWord: (string)
     Returns: (boolean)
vsq.utils.reclassify_line(oFile, iLineNumber)
     Updates the following attributes on the current and next line:

    isFunctionReturn

        • insideVariableAssignment

    isVariableAssignmentEnd

        • isVariableAssignment
        · insideSequential
        · isSequentialEnd
        · isSequential
        · hasComment
        · hasInlineComment
        • commentColumn
     Parameters:
          oFile: (vhdlFile object)
          iLineNumber: (integer)
vsq.utils.remove_blank_line(oFile, iLineNumber)
     Removes a line if it is blank.
     Parameters:
          oFile: (vhdlFile object)
          iLineNumber: (integer)
vsg.utils.remove_closing_parenthesis_and_semicolon(oLine)
     Parameters:
          oLine: (line object)
     Returns: (line object)
vsq.utils.remove_comment(sString)
     Returns a string without comments.
     Parameters:
          sString: (string)
     Returns: (string)
```

14.5. vsg.utilities 213

```
vsq.utils.remove_comment_attributes_from_line(oLine)
     Sets all comment attributes on a line to indicate no comment is present.
     Parameters:
          oLine: (line object)
vsq.utils.remove consecutive characters (sString, sChar)
     Removes consecutive characters from a string.
     Paramters:
          sString: (string)
          sChar: (single character string)
     Returns: (string)
vsg.utils.remove_line(oFile, iLineNumber)
     Removes a line from the file line list.
     Parameters:
          oFile: (File Object)
          iLineNumber: (integer)
     Returns: Nothing
vsq.utils.remove lines(oFile, iStartLine, iEndLine)
     Removes a series of lines from the file line list.
     Parameters:
          oFile: (File Object)
          iStartLine: (integer)
          iEndLine: (integer)
     Returns: Nothing
vsg.utils.remove_parenthesis(sString, iOpenCount=0, iCloseCount=0)
     Removes pairs of parenthesis and their contents.
     Parameters:
          sString: (string)
     Returns: (string)
vsq.utils.remove parenthesis from word(sWord)
     Removes parenthesis from words:
          Hello(there) => Hello Hello => Hello
     Parameters:
          sWord: (string)
     Returns: (string)
vsg.utils.remove_text_after_word(sKeyword, sWord)
     Removes all text after a keyword.
     Parameters:
```

214 Chapter 14. API

```
sKeyword: (string)
           sWord: (string)
vsg.utils.replace_word_by_index(oLine, iIndex, sWord)
     Replaces text in a line at a given index with a given word.
     Parameters:
           oLine: (Line Object)
          iIndex: (integer)
           sWord: (string)
     Returns: Nothing
vsg.utils.search_for_and_remove_keyword(oFile, iLineNumber, sKeyword)
     Searches for a keyword on lines below the current line and removes it if discovered.
     Parameters:
           oFile: (vhdlFile object)
           iLineNumber: (integer)
           sKeyword: (string)
vsg.utils.split_line_after_word(oFile, iLineNumber, sWord)
     Splits the line after the word given and inserts it after the current line.
     Parameters:
           oFile: (vhdlFile object)
           iLineNumber: (integer)
           sWord: (string)
vsq.utils.split_line_before_word(oFile, iLineNumber, sWord)
     Splits the line before the word given and inserts it after the current line.
     Parameters:
           oFile: (vhdlFile object)
           iLineNumber: (integer)
           sWord: (string)
vsg.utils.split_line_on_comment(sString)
     Split a string at the index a comment is found and returns a list with two strings.
     Parameters:
           sString: (string)
     Returns: (list of strings)
vsq.utils.strip_semicolon_from_word(sWord)
     Removes trailing semicolon from a word:
           case; => case entity; => entity
     Parameters:
           sWord: (string)
     Returns: (string)
```

14.5. vsg.utilities 215

#### ${\tt vsg.utils.update\_comment\_line\_attributes} \ (oLine)$

Updates the following attributes on a line:

 $self. is Comment\ self. has In Line Comment\ self. comment Column$ 

Parameters:

oLine: (Line Object)

Returns: Nothing

216 Chapter 14. API

# CHAPTER 15

#### Contributing

I welcome any contributions to this project. No matter how small or large.

There are several ways to contribute:

- 1. Bug reports
- 2. Code base improvements
- 3. Feature requests
- 4. Pull requests

### 15.1 Bug Reports

I used code from open cores to develop VSG. It provided many different coding styles to process. There are bound to be some corner cases or incorrect assumptions in the code. If you run into anything that is not handled correctly, please submit an issue. When creating the issue, use the **bug** label to highlight it. Fixing bugs is prioritized over feature enhancements.

#### 15.2 Code Base Improvements

VSG started out to solve a problem and learn how to code in Python. The learning part is still on going, and I am sure the code base could be improved. I run the code through *Codacy* and *Code Climate*, and they are very helpful. However, I would appreciate any suggestions to improve the code base.

Create an issue and use the **refactor** label for any code which could be improved.

#### 15.3 Feature Requests

Let me know if there is anything I could add to VSG easier to use. The following features were not in my original concept of VSG.

- fix
- fix\_phase
- · output\_format
- backup

Fix is probably the most important feature of VSG. I added it when someone said it would be nice if VSG just fixed the problems it found. There may be other important features, I just have not thought of them yet.

If you have an idea for a new feature, create an issue with the enhancement label.

#### 15.4 Pull Requests

Pull requests are always welcome. I am trying to follow a Test Driven Development (TDD) process. Currently there are over 1000 tests. If you do add a new feature or fix a bug, I would appreciate a new or updated test to go along with the change.

I use *Travis CI* to run all the tests. I also use *Codacy* and *Code Climate* to check for code style issues. I use *Codcov* to check the code coverage of the tests.

*Travis CI* will run these tools when a pull request is made. The results will be available on the pull request Github page.

### 15.5 Running Tests

Before submitting a pull request, you can run the existing tests locally. These are the same tests Travis CI will run.


To run the tests issue the following command when using python 2.7:

```
python -m unittest discover
```

To run the tests using python 3 use the following command:

```
python -m unittest
```

After issuing the command the tests will be executed.



(continues on next page)

	(continued from previous page)
•••••	
Ran 1170 tests in 6.424s	
OK	

15.5. Running Tests

# Python Module Index

#### V

vsg.check, 205 vsg.fix, 205 vsg.utils, 207

222 Python Module Index

### Index

В	extract_port_assignments() (in module
begin_of_line_index() (in module vsg.utils), 207	vsg.utils), 210
С	extract_port_name() (in module vsg.utils), 210 extract_port_names_from_port_map() (in
change_word() (in module vsg.utils), 208 check_rules() (vsg.rule_list.rule_list method), 203 clear_keyword_from_line() (in module	module vsg.utils), 210  extract_string_after_string() (in module vsg.utils), 210  extract_string_before_string() (in module vsg.utils), 210  extract_type_identifier() (in module vsg.utils), 210  extract_type_name() (in module vsg.utils), 210  extract_type_name_from_port() (in module vsg.utils), 210
E	<pre>extract_type_name_from_port_vhdl_only()</pre>
end_of_line_index() (in module vsg.utils), 208 enforce_one_space_after_word() (in module	(in module vsg.utils), 211  extract_type_name_vhdl_only() (in module vsg.utils), 211  extract_words() (in module vsg.utils), 211
enforce_spaces_after_word() (in module vsg.fix), 205 extract_architecture_identifier() (in	<pre>find_comment_index_in_string() (in module</pre>
module vsg.utils), 208	fix() (vsg.rule_list.rule_list method), 204
extract_begin_label() (in module vsg.utils), 208 extract_class_identifier_list() (in mod- ule vsg.utils), 208	G get_configuration() (vsg.rule_list.rule_list method), 204
extract_class_name() (in module vsg.utils), 209 extract_component_identifier() (in module vsg.utils), 209	<pre>get_first_word() (in module vsg.utils), 211 get_rules_in_phase() (vsg.rule_list.rule_list</pre>
extract_end_label() (in module vsg.utils), 209 extract_entity_identifier() (in module     vsg.utils), 209	<pre>get_rules_in_subphase() (vsg.rule_list.rule_list</pre>
extract_generics() (in module vsg.utils), 209 extract_junit_testcase() (vsg.rule_list.rule_list method), 204	<pre>get_violating_line() (in module vsg.utils), 211 get_violation_at_line_number() (in module</pre>
extract_label() (in module vsg.utils), 209 extract_non_keywords() (in module vsg.utils), 209	vsg.utils), 212 get_violation_solution_at_line_number() (in module vsg.utils), 212

```
get_word() (in module vsg.utils), 212
                                                  split_line_after_word() (in module vsg.utils),
                                                          215
                                                  split_line_before_word() (in module vsg.utils),
                                                          215
identifier alignment() (in module vsg.fix), 205
                                                  split_line_on_comment() (in module vsg.utils),
indent() (in module vsg.fix), 205
                                                          215
insert_blank_line_above() (in module vsg.fix),
                                                  strip semicolon from word()
                                                                                      (in
                                                                                           module
                                                          vsg.utils), 215
insert_blank_line_below() (in module vsg.fix),
        206
                                                  U
insert_line() (in module vsg.utils), 212
is_number() (in module vsg.utils), 212
                                                  update_comment_line_attributes() (in mod-
is_port_mode() (in module vsg.utils), 212
                                                          ule vsg.utils), 215
is_vhdl_keyword() (in module vsg.utils), 213
                                                  upper_case() (in module vsg.fix), 207
                                                  upper_case_with_parenthesis() (in module
                                                          vsg.fix), 207
lower_case() (in module vsg.fix), 206
                                                  V
M
                                                  vsg.check (module), 205
                                                  vsq.fix (module), 205
multiline alignment () (in module vsg.fix), 206
                                                  vsg.utils(module), 207
R
reclassify_line() (in module vsg.utils), 213
remove_begin_label() (in module vsg.fix), 206
remove_blank_line() (in module vsg.utils), 213
remove_blank_lines_above()
                                         module
        vsg.fix), 206
                                         module
remove_blank_lines_below()
                                    (in
        vsg.fix), 207
remove_closing_parenthesis_and_semicolon()
        (in module vsg.utils), 213
remove_comment() (in module vsg.utils), 213
remove comment attributes from line()
        (in module vsg.utils), 213
remove_consecutive_characters() (in mod-
        ule vsg.utils), 214
remove_end_label() (in module vsg.fix), 207
remove_line() (in module vsg.utils), 214
remove_lines() (in module vsg.utils), 214
remove_parenthesis() (in module vsg.utils), 214
\verb"remove_parenthesis_from_word()" (in module")
        vsg.utils), 214
remove_text_after_word() (in module vsg.utils),
        214
replace is keyword() (in module vsg.fix), 207
replace_word_by_index() (in module vsg.utils),
        215
report_violations()
                             (vsg.rule_list.rule_list
        method), 204
rule_list (class in vsg.rule_list), 203
S
search for and remove keyword() (in mod-
```

224 Index

ule vsg.utils), 215