
本文以 CRC16 为例进行 64bit 并行电路实现原理的推导过程。

CRC16(0x1B09), 生成多项式:

$$G(x) = x^{16} + x^{12} + x^{11} + x^9 + x^8 + x^3 + 1$$

生成多项式对应的串行实现电路如下:



根据串行电路可得到如下矩阵方程,该方程表示触发器 $X_0 \sim X_{15}$,在t时刻和t+1时刻的关系。

$$\begin{pmatrix} X_{15}(t+1) \\ X_{14}(t+1) \\ X_{13}(t+1) \\ X_{12}(t+1) \\ X_{11}(t+1) \\ X_{10}(t+1) \\ X_{2}(t+1) \\ X_{3}(t+1) \\ X_{5}(t+1) \\ X_{4}(t+1) \\ X_{3}(t+1) \\ X_{2}(t+1) \\ X_{1}(t+1) \\ X_{2}(t+1) \\ X_{1}(t+1) \\ X_{2}(t+1) \\ X_{3}(t+1) \\ X_{4}(t$$

么

$$X(t+1) = \begin{pmatrix} X_{15}(t+1) \\ X_{14}(t+1) \\ X_{13}(t+1) \\ X_{12}(t+1) \\ X_{11}(t+1) \\ X_{10}(t+1) \\ X_{2}(t+1) \\ X_{5}(t+1) \\ X_{5}(t+1) \\ X_{3}(t+1) \\ X_{2}(t+1) \\ X_{1}(t+1) \\ X_{2}(t+1) \\ X_{3}(t+1) \\ X_{2}(t+1) \\ X_{1}(t+1) \\ X_{2}(t+1) \\ X_{2}(t+1) \\ X_{3}(t+1) \\ X_{2}(t+1) \\ X_{1}(t+1) \\ X_{2}(t+1) \\ X_{3}(t+1) \\ X_{2}(t+1) \\ X_{3}(t+1) \\ X_{4}(t+1) \\ X_{4}(t+1) \\ X_{5}(t+1) \\$$

则

由此可推得

又由于F矩阵得特殊性,可得

则

继续递推

$$X(t+16) = F^{16} \cdot X(t) + F^{16} \cdot \begin{pmatrix} a(t) \\ d(t+1) \\ d(t+2) \\ d(t+3) \\ d(t+4) \\ d(t+5) \\ d(t+6) \\ d(t+7) \\ d(t+8) \\ d(t+9) \\ d(t+10) \\ d(t+11) \\ d(t+12) \\ d(t+13) \\ d(t+14) \\ d(t+15) \end{pmatrix}$$

继续

最后得出

$$X(t+64) = F^{64} \cdot X(t) + F^{64} \cdot \begin{pmatrix} d(t) \\ d(t+1) \\ d(t+2) \\ d(t+3) \\ d(t+4) \\ d(t+5) \\ d(t+6) \\ d(t+9) \\ d(t+10) \\ d(t+11) \\ d(t+12) \\ d(t+13) \\ d(t+12) \\ d(t+13) \\ d(t+14) \\ d(t+15) \end{pmatrix} + F^{48} \cdot \begin{pmatrix} d(t+16) \\ d(t+17) \\ d(t+18) \\ d(t+20) \\ d(t+21) \\ d(t+22) \\ d(t+23) \\ d(t+24) \\ d(t+25) \\ d(t+40) \\ d(t+41) \\ d(t+42) \\ d(t+42) \\ d(t+42) \\ d(t+42) \\ d(t+43) \\ d(t+42) \\ d(t+43) \\ d(t+44) \\ d(t+42) \\ d(t+43) \\ d(t+44) \\ d(t+42) \\ d(t+43) \\ d(t+44) \\ d(t+45) \\ d(t+46) \\ d(t+60) \\ d(t+$$

推导结束

注:利用该方法可推导任一位宽得 CRC 计算,但硬件实现时需要注意增加并行度的同时会带来逻辑级数的增加,即会增加路径延迟。