

Lab 6 – UVM Testbench

Existing Testbench Structure

Dan Hagen

May 2026

Block	Lines	Role	UVM equivalent
Parameters & signals	1–27	Declare DUT ports directly	<code>mem_ctrl_if</code>
DUT instantiation	30–34	Connect TB to DUT	(unchanged)
Transaction type	36–50	Combined M0+M1 stimulus packet	<code>ctrl_transaction</code>
Mailboxes & flags	52–65	Inter-process communication	<code>ctrl_sequencer</code> + objections
Clock & Reset	67–77	Timing infrastructure	Top-level module
Generator (directed)	89–119	Deterministic M0/M1 stimulus	<code>ctrl_directed_seq</code>
Generator (contention)	122–137	Simultaneous M0+M1 stimulus	<code>ctrl_contention_seq</code>
Generator (random)	140–156	Randomised mixed stimulus	<code>ctrl_random_seq</code>
Driver	172–233	Drive DUT pins from mailbox	<code>ctrl_driver</code>
Checker	236–284	Golden model + result comparison	<code>ctrl_scoreboard</code>
Monitor	289–349	Sample DUT signals, build events	<code>ctrl_monitor</code>
Main control	354–397	Launch tasks, wait, <code>\$finish</code>	<code>ctrl_directed_test</code> <code>ctrl_contention_test</code> <code>ctrl_random_test</code> <code>ctrl_full_test</code>

Table 1: Structure of `tb_simple_mem_ctrl.sv` and its UVM mapping.

UVM Testbench Diagram

```
uvm_test_top (ctrl_directed_test | ctrl_contention_test |
              ctrl_random_test   | ctrl_full_test)
|
+-- ctrl_env
|
|   +-- ctrl_agent
|   |
|   |   +-- ctrl_sequencer <----- ctrl_directed_seq
|   |   |                   |                   ctrl_contention_seq
|   |   |                   |                   ctrl_random_seq
|   |   |   TLM handshake
|   |   |
|   |   +-- ctrl_driver ----drive----> mem_ctrl_if ----> DUT (simple_mem_ctrl)
|   |   |
|   |   +-- ctrl_monitor <--sample-- mem_ctrl_if <-----+
|   |   |
|   |   analysis_port
|   |   |
+-- ctrl_scoreboard
```