

Original MASK layers				Proposed Drawing layers			
	Name	NUM	TYPE	Name	NUM	TYPE	
1	PSUB	140	0	WN	140	0	
2	NW	36	0				MDP generatioed
3	HVNW	141	0				MDP generatioed
4	L	3	0				MDP generatioed
				AP	3	1	Active for P+
				AN	3	2	Active for N+
				AR	3	3	Active for resistor
				AC	3	4	Active for capacitance
5	NF	25	0				MDP generatioed
6	PF	26	0				MDP generatioed
7	CL	143	0				MDP generatioed
8	HPBE	144	0				No USE
9	HNBE	145	0				No USE
10	PBE	146	0				MDP generatioed
11	NBE	147	0				MDP generatioed
12	HPM	33	0				MDP generatioed
13	RHP	148	0				No USE
14	SG	8	0				
				PO	8	1	POLY transistor
				PR	8	2	POLY resistor
15	PM	35	0				MDP generatioed
16	NM	7	0				MDP generatioed
17	R	12	0				MDP generatioed
18	PSD	9	0				MDP generatioed
19	NSD	28	0				MDP generatioed
20	CONT	11	0	CO	11	0	
21	M1	13	0	M1	13	0	
22	TC	19	0	V1	19	0	
23	M2	20	0	M2	20	0	
24	PRO	14	0	PE	14	0	
	TXM1	48	0	TXM1	48	0	M1 Label
	PIN	48	1	PIN	48	1	M1 Pin
	TXM2	49	0	TXM2	49	0	M2 Label
	MASK	63	0	MASK	63	0	Waiver region
	MEAS	63	1	MEAS	63	1	Measurement region
	SCRIBE	80	0	SCRIBE	80	0	Waiver region (EDGE SEAL)
	prBoundary	235	0	prBoundary	235	0	Cell boundary
Recognition Layers							
	NAME	NUM	TYPE				
**	DPBG	116	0				ESD PMOS channel
**	DNBG	117	0				ESD NMOS channel
**	DRBG	118	0				POLY Resistance
**	DCBG	119	0				MOS Capacitance
	DLWLMP	150	0				Area of NW
	DLWLMN	151	0				Area of PW
	DLWLRR	154	0				Area of RR
**	DLMP	157	0				Area of MP
**	DLMN	158	0				Area of MN
**	DLRR	162	0				Aera of RS
**	DLRS	165	0				Area of RR
	DLCSIO	166	0				Area of CSIO
**	DLDP	167	0				Area of DP
**	DLDN	168	0				Area of DN
**	DLMPE	169	0				Area of MPE
**	DLMNE	170	0				Area of MNE
**	DLBGMP	177	0				Area of PMOS BG
**	DLBGMN	178	0				Area of NMOS BG
	DLBRR	182	0				Area of RR

** DLXXXX is recognition layer and XXXX is PCELL name which includes DLXXXX.
In the reference manual, design rule defined to XXXX that recognized by DLXXXX