#### PROGRAMMABLE GAIN AMPLIFIER DESIGN

Design of a High-Impedance Microphone Pre-Amplifier using Sky130A Technology

Dr. Phillip Allen Prof. Emeritus, ECE, Georgia Tech

## **Specifications**


Description					
Instrumentation amplifier, especially for use a	s a microphone pre-am	nplifier.			
Parameter	Min	Typical	Max	Unit	Notes
Operating Temperature	-40	25	85	°C	
nput Impedance		10		ΜΩ	High-Z for microphone sensitivity
Open loop Gain	18		78	dB	Adjustable for different use cases
Frequency Response	20		50000	Hz	Audible range and machine monitoring
Equivalent Input Noise		10	20	nV/√Hz	At 1kHz
Total Harmonic Distortion		0.05	0.1	%	At 1kHz and nominal level
Output Voltage Swing	350		avdd - 350	mV	At 1 kOhms load
Output Voltage Swing	150		avdd - 150	mV	At 10 kOhms load
Current Consumption (Enabled)		25	60	uA	Minimize for battery-powered devices
Current Consumption (Disabled)		1	10	nA	
CMRR (Common Mode Rejection Ratio)	65	75		dB	Important for differential inputs
PSRR (Power Supply Rejection Ratio)	65	75		dB	Ensures stability with power supply fluctuations
nput common-mode range	(avdd / 2) - 0.5	avdd / 2	(avdd / 2) + 0.5	V	Set by internal bias circuit
nput range	1		1000	uV	No clipping/distortion at min and max gain
nput-referred offset	-1		1	mV	
Output load resistance	1			kOhms	
Slew rate		±1		V/us	

Note: 78dB is ~8192x gain; this implies a two-stage architecture. This should be implemented as two programmable gain stages, the first one gain 4 to 128 (5 bits selection) and the second one gain 2 to 64 (5 bits selection).

#### **Overview of R-2R PGA Architecture**


- The PGA uses two 5-bit R-2R voltage to current converters to achieve a 10-bit PGA block with gains from 1 to 1024
- A differential input stage with a fixed gain of 8 to help meet the noise specification
- Bias current requirements is 40μA for the 10-bit PGA block and 40μA for the differential input stage
- 10-bit PGA block requires thirty-seven 100k $\Omega$ , one 3.2M $\Omega$ , and two 6.4M $\Omega$  resistors

#### **Overview of R-2R PGA Parallel Architecture**



Total bias current not including the output stage is approximately 70 $\mu$ A. Output loaded with 100k $\Omega$ .

#### **10-Bit PGA Block Schematic**




#### **Considerations on Architecture Choice**

- The x-1 and x-32 stages could be replaced by making the resistor difference in the R-2R network of the LSB VTC stage 32 times larger than the resistors in the R-2R network of the MSB VTC stage.
- The problem with this is the smaller resistors of the MSB VTC stage require too much current drive. If the LSB resistors are  $1M\Omega$ , then the MSB resistors are  $31.25k\Omega$ . To get a 1.5V change requires  $1.5V/31.25k\Omega = 48\mu$ A.
- For the architecture of the last slide, the output op amp must drive  $100k\Omega$  and the output op amp of the input amplifier must drive  $50k\Omega$  (two  $100k\Omega$  resistances in parallel). This could be increased to approximately  $100k\Omega$  by increasing the resistances of the x-1 stage from  $100k\Omega$  to  $1M\Omega$ .
- The basic architecture tradeoff for the 10-Bit PGA block is resistance size versus bias current.


## **Input Stage Schematic**

Total quiescent current ≈ 19.68µA



Op amps are Miller compensated two-stage. Need the lower output resistance to be able to drive  $200k\Omega$  loads.

### **Two-Stage Op Amp**




The Class A current sink must be large enough to pull the output to its lower voltage specification. Increase this W to satisfy the equation below.


$$I_{Sink} \approx \frac{1.5V}{R_{Load}}$$

#### AICDesign.org

#### **R-2R Schematic**




## DC Sweep of LSB Bits of 10Bit PGA




Ideal input stage with gain of 8 was used to simplify the simulation. The actual input stage has an offset of about 0.6mV that does not affect this data.

## Frequency Response of LSB Bits of 10Bit PGA




## DC Sweep of MSB Bits of 10Bit PGA



Ideal input stage with gain of 8 was used to simplify the simulation. The actual input stage has an offset of about 0.6mV that must be included to allow the high gains to operate in the correct dc region.

## Frequency Response of MSB Bits of 10Bit PGA



# **Resistor Summary**

Stage/Block	Resistor Count	
5Bit LSB VCT	Seventeen 100k $\Omega$ resistors	
5Bit MSB VCT	Seventeen $100k\Omega$ resistors	
Output Summer	Two $6.4 M\Omega$ resistors	
x1 Inverter for LSB VCT	Two 200k $\Omega$ resistors	
x32 Inverter for MSB VCT	One 100K $\Omega$ and one 3.2M $\Omega$ resistors	
Input Amplifier	Two 5M $\Omega$ , two 200k $\Omega$ , and two 1.6M $\Omega$ resistors	

# To Do

Noise and distortion simulations

## **Summary**

- PGA uses two R-2R voltage-to-current converters (VTC) in parallel along with a gain of 1 to achieve the gains from 1 to 1024.
- The input differential to single-ended amplifier has a fixed gain of 8 which gives the PGA gains of 8 to 8192.
- The programmable gain is determined by identical resistors which should give maximum accuracy
- The feedback resistor of the output summer (6.4M $\Omega$ ) could be used to tune the gains for best match
- The x1 and x32 inverters could be eliminated by making the resistor ratio of the LSB VTC to the MSB VTC 32:1. This will require more current to drive the smaller resistors.
- An adjustment for VOS will be required to keep the high gains in the linear region of the voltage transfer curve