## Schwap CPU

Team M: Charlie Fenoglio, Alexander Hirschfeld, Andrew McKee, and Wesley Van Pelt

Winter 2015/2016

# Contents

1	Rep	ort	
	1.1	Execu	tive summary
	1.2	Introd	$\operatorname{uction} \ldots \ldots$
	1.3	Body	
		1.3.1	Instruction Set Design
		1.3.2	Implementation
		1.3.3	Xilinx Model
		1.3.4	Testing Methodology
		1.3.5	Final Results
	1.4	Conclu	
2	Des	ign Do	ocumentation
	2.1	_	ers
		2.1.1	Register Names and Descriptions
		2.1.2	Schwap Registers
			Schwap Group Numbers, Descriptions, and Uses
	2.2	Instru	ctions
		2.2.1	Instruction Types and Bit Layouts
			A-Type
			B-Type
			H-Type
			J-Type
		2.2.2	Core Instructions
			A-Type
			B-Type
			H-Type
			J-Type
		2.2.3	Pseudo Instructions
		2.2.0	Always Pseudo Instructions
			Conditional Pseudo Instructions
		2.2.4	Sudo
	2.3		and Datapath
	2.0	2.3.1	Components
		2.9.1	Single 16-bit Register
			Single 4-bit Register
			SE
			16-bit Adder
			ALU
			PC
			Register File
		0.00	Main Memory
		2.3.2	Summary Charts - RTL and Datapath

	2.3.3	Control	13
	2.3.4	Unit Tests and Implementation	13
		Single 16-bit Registers	13
			14
		16-bit Adder	14
		ALU	14
			16
			16
		9	16
	2.3.5	v	16
			16
		V	17
	2.3.6	9	17
	2.0.0	V	17
		VI	17
		V I	18
		VI	18
2.4	Coding	V I	18
$2.4 \\ 2.5$	-		18
2.0	2.5.1		18
	2.5.1 $2.5.2$	· ·	19
	2.5.2 $2.5.3$		19 19
	2.3.3		19 19
	0.5.4	±	
0.0	2.5.4		19
2.6			19
2.7			20
2.8	_		20
	2.8.1		20
2.9			20
	2.9.1		20
		V I	20
		•	20
			20
			21
			21
		i e	21
			22
	2.9.2	Known bugs and glitches	22
2.10	Examp	les	22
	2.10.1	Loading an immediate into a register	22
	2.10.2	Making a Procedure Call	22
	2.10.3	Iteration and Conditionals	23
	2.10.4	relPrime	23
			24
2.11	Notes	·	24
	2.11.1		24
			24
	2.11.2		24
			24
		<u> </u>	24
			-

3	Des	ign Journal																			25
	3.1	Milestone 1		 								 				 					25
	3.2	Milestone 2		 								 				 					25
	3.3	Milestone 3								 		 				 					. 26
	3.4	Milestone 4								 		 				 					. 26
	3.5	Milestone 5								 		 				 					. 26
	3.6	Milestone 6										 				 					27
4	Test	Results																			28

## Chapter 1

## Report

- 1.1 Executive summary
- 1.2 Introduction
- 1.3 Body

#### 1.3.1 Instruction Set Design

Our assembly design was built around the idea that an accumulator can best use a 16 bit instruction. In MIPS, there are 15 bits set aside for all of the declaration that MIPS needs for directing data to the correct register. When looking through what we needed and wanted to accomplish we chose a design that would reuse the first source register as the destination register. This design choice was also seen in the IA-32. Because we are using 8 of the 16 bits of the instruction, we are able to have 4 bits for our function code, and another 4 bits for anything else.

The 4 bits at the end of the instruction are used to declare the operation for the ALU and as an unsigned offset for branching and read/write., The ALU ups code being the last 4 bits of the instruction allows us to have all of the common ALU operations and a few extra with the option of adding more if we should ever need. We also decided that the best way to handle immediate loading would be to have a dual port RAM. This enables us to load immediates immediately without using multiple instructions or additional instructions. All of the immediate loading is done through the ALU operations because we determined that the majority of immediates used will be while doing mathematical operations.

The unsigned offsets for branching and read/writes forces the programmer to think before they write code create more optimized code, and creating code that is easier to read. Knowing that branches can only move down creates an environment that is much easier to debug after the code has been assembled to hex. One of the downsides to this is that the assembler must be more complex to account for branching up and down, as well as branching over more than 16 instructions. There is luckily a clever way to handle this by inverting the checked conditions and branching over a jump to the new destination. The other limiting thing with the 4 bit unsigned offset comes from read and write. The programmer is only able to read or write 16 places above the current memory address, this limitation is something that will have to be worked around by the programmers because unlike branching, the Assembler does not handle converting a number above 15 as a pseudo instruction.

Another limited thing is jumping. Jumps have an 8 bit signed offset from the starting address passed to them. This gives jumps a range of -128 lines to 127 lines above or below the address in the register. Normal jumps are done based on PC, however any register will work. This decision was made because we wanted to encourage the use of PC relative jumps in methods to allow them to be more portable after they have been assembled. The assembler can handle jumping outside of the range, there is no good practice for doing this by hand outside of knowing the exact location in memory for which the programmer wants to jump, loading that into a temporary value, and using that as the register outside of offset.

To get around the limitation of 16 registers, we decided to implement a set of registers called "Schwap." These 16 sets of 4 registers are accessed in sets of 4. These registers behave exactly the same as the other registers when they are selected, however they can be 'stored' or deselected with a command and another set of 4 brought into the positions of the previous. The stored values, outside of special values for IO, cannot change. These swappable registers are our solution to passing arguments, IO, and extending the users working variables so they do not have to use memory as often.

#### 1.3.2 Implementation

#### 1.3.3 Xilinx Model

Everything that was done in Xilinx was done with Verilog code rather than schematics. This was done to more easily merge files and track what changes were made between versions. This turned out to be a benefit because verilog code is easy to understand and modify and has a find a replace functionality. One of the downsides to using verilog is that we don't have control over what decisions the HDL compiler makes. We cannot chose to optimize things by using a less efficient pattern on silicon that has a faster throughput.

We broke things down into what we determined to be the most efficient patterns: Memory and PC, the ALU, Schwap, and Control. These were then combined into larger groups, Register file, containing Schwap and other logic, and then the Register file and ALU. Each of these components were tested independently before we attached everything together. One of the things that we found is that separate testing does not let us account for timing errors that happened when we had things chained together.

#### 1.3.4 Testing Methodology

With each component, we tested to make sure that it functioned as intended. These tests did not cover every single combination, but they did cover all edge cases and common cases that we thought would appear most frequently. These test were mostly used to make sure that the part functioned correctly and would continue to function correctly as we attached the components together and modified timings and add to the components and modified the RTL to suite the ever changing needs that we found or created.

As we created new elements to add to the data path, we started by defining what we thought the results should be then built a component that complied with what we defined before starting. This let us start writing tests before component was finished or started.

#### 1.3.5 Final Results

Using the XST Synthesis we tested the maximum possible performance. According to these calculations, our CPU has an approximate maximum frequency of 30 MHz, executing a cycle in about 300ns. On average for the RelPrime program, each instruction takes about 2.5 cycles. With a total of 45,115 instructions, the program runs in  $61\mu$ s total time. The total storage space used for RelPrime and Euclid's Algorithm is 76 bytes.

#### 1.4 Conclusion

## Chapter 2

# **Design Documentation**

## 2.1 Registers

There are a total of 76 16-bit registers; 12 are fixed and 64 (spilt into 16 groups of 4) "schwapable" registers. Some registers have alias names, see Section 11.3.1 for a list.

#### 2.1.1 Register Names and Descriptions

Name	Number	Description	Saved Across Call?
\$z0	0	The Value $0^{\dagger}$	-
\$a0	1	Assembler Temporary 0	No
\$a1	2	Assembler Temporary 1	No
\$pc 3		Program Counter <sup>†</sup>	Yes
\$sp	4	Stack Pointer	Yes
\$ra	5	Return Address	Yes
\$s0 - \$s1	6 - 7	User Saved Temporaries	Yes
\$t0 - \$t3 8 - 11		User Temporaries	No
\$h0 - \$h3   12 - 15		Schwap	-

†See Section 11.1.1-1 for details

### 2.1.2 Schwap Registers

The "schwap" registers are registers that appear to be swapped using a command. There is no data movement when schwapping, it only changes which registers the \$h0 - \$h3 refer to. There are 8 groups the user can use for general purpose and 8 reserved groups.

#### Schwap Group Numbers, Descriptions, and Uses

Group Number	ID	Uses	Saved Across Call?
0 - 3	0 - 3	User Temporaries	No
4 - 7	0 - 3	User Saved Temporaries	Yes
8	0 - 3	Arguments 0 - 3	No
9	0 - 3	Return Values 0 - 3	No
	0	The constant 1	-
10	1	The constant -1	-
10	2	The constant 42	-
	3	The constant 1337	-
	0	Port number for device 0	-
11	1	I/O for device 0	-
11	2	Port number for device 1	-
	3	I/O for device 1	-
12	0 - 3	Sudo values $0 - 3$	No
13	0 - 3	Kernel Reserved	-
14 - 15	0 - 3	Illuminati Reserved	-

### 2.2 Instructions

All instructions are 16-bits. The destination register is also used as a source unless otherwise noted.

#### 2.2.1 Instruction Types and Bit Layouts

Instructions can be manually translated by putting the bits for each of the components of the instructions in the places listed by the diagrams for each type. The OP codes can be found in section 2.2.\* and function codes can be found in Section 2.2.1. The destination and source are register numbers, which can be found under the "Register Names and Descriptions" (1.1) table. Schwap group numbers can be found under the "Schwap Group Numbers, Descriptions, and Uses" (1.2.1) table. The active schwap group and sudo code number is not preserved over a function call.

#### A-Type

OP Co	de	Destin	ation	Source		Func	. Code
15	12	11	8	7	4	3	0
Immed	liate						
15							0

Used for all ALU operations. It consists of a 4-bit OP code, 4-bit destination, 4-bit source, and a 4-bit function code. If the instruction has an immediate, it is inserted as the next instruction, and if a source is not given then it should be all 0's.

#### **B-Type**

OP Code	е	R0		R1		Offset	
15	12	11	8	7	4	3	0

If it is being used for branching it consists of a 4-bit OP code, 4-bit 1st source (R0), 4-bit 2nd source (R1), and a 4-bit (unsigned) offset. If it is being used for reading from memory it consists of a 4-bit OP code, 4-bit destination (R0 not used as a source), 4-bit source (R1, it is a memory address), and a 4-bit (unsigned) offset. If it is being used for writing to memory it consists of a 4-bit OP code, 4-bit source (R0), 4-bit destination (R1, it is a memory address), and a 4-bit (unsigned) offset. R0 and R1 are registers.

#### H-Type

OP Code	Group	
15 12	3	0

Used for schwapping and sudo. It consists of a 4-bit OP code, 8 unused bits, and a 4-bit schwap group number or sudo use case which are immediates.

#### J-Type

Used for jumping. It consists of a 4-bit OP code, 4-bit source register, and an 8-bit (signed) offset.

OP Code	)	Source		Offset	
15	12	11	8	7	0

#### 2.2.2 Core Instructions

Some instructions have alias names, see Section 11.3.2 for a list. [dest], [src], [src0], [src1] all refer to a register in the register file, for example \$t0. "NAM" stands for the name of the instruction (for example, "and"). "OP" stands for whatever the op would be (for example, "&").

#### A-Type

Function Code	Name	Description
0x0	and	Bitwise ands 2 values
0x1	orr	Bitwise ors 2 values
0x2	xor	Bitwise xors 2 values
0x3	not	Bitwise nots the first value
0x4	tsc	Converts a number to 2's compliment
0x5	slt	Set less than
0x6	sgt	Set greater than
0x7	sll	Left logical bit shift
0x8	srl	Right logical bit shift
0x9	sra	Right arithmetic bit shift
0xA	add	Adds 2 values
0xB	sub	Subtracts 2 values
0xF	сру	Copies the value in one register to another

All A-Type instructions, except for not, tsc, slt, and cpy, follow the syntax in the first section of the table below. Those three can be found in the next sections.

OP Code	Syntax	Meaning	Description
0x0	NAM [dest] [src]	dest = dest OP src	OPs the values in registers [dest] and [src]
0x1	NAM [dest] [src] [immediate]	src = immediate dest = dest OP src	Loads the immediate into the register [src] and then OPs the values in registers [dest] and [src]
ONI	NAM [dest] [immediate]	dest = dest OP immediate	OPs the immediate and the value in the register [dest]
0x0	not [dest]	$dest = \sim dest$	Bitwise nots the value in the register [dest]
0x0	tsc [dest]	$dest = \sim dest + 1$	Converts the value in the register [dest] to 2's compliment
0x1	tsc [dest] [src] [immediate]	src = immediate $dest = \sim src + 1$	Loads the immediate into the register [src] and then converts the value in register [src] to 2's compliment and stores into [dest]
0x0	slt [dest] [src]	dest = (dest < src) ? 1 : 0	If $[dest] < [src]$ , then $[dest]$ gets set to 1 If $[dest] \ge [src]$ , then $[dest]$ gets set to 0
0x1	slt [dest] [src] [immediate]	src = immediate dest = (dest < src) ? 1 : 0	Loads the immediate into the register [src] then If [dest] $<$ [src], then [dest] gets set to 1 If [dest] $\ge$ [src], then [dest] gets set to 0
	slt [dest] [immediate]	$\begin{array}{c} \operatorname{dest} = \\ (\operatorname{dest} < \operatorname{immediate}) ? 1 : 0 \end{array}$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
0x0	cpy [dest] [src]	dest = src	Copies the value the in register [src] into [dest]
0x1	cpy [dest] [immediate]	dest = immediate	Loads the immediate into the register [dest]

### B-Type

OP Code	Name	Description
0x2	beq	Branches if the 2 values are equal
0x3	bne	Branches if the 2 values are not equal
0x4	bgt	Branches if value0 > value1
0x5	blt	Branches if value0 < value1
0x7	r	Reads the value in memory into a register
0x8	w	Writes the value in a register into memory

The four different types of branches all follow the same syntax, "bnh" represents any branch name and "\*\*\*" represents the condition. They will become pseudo instructions iff branching up, or down more than 16 instructions. Read and write each have their own syntaxes. [offset] is not a register, it is an immediate.

Syntax	Meaning	Description
bnh [src0] [src1] label	if(src0 *** src1) goto label	If [src0] *** [src1], branch to label
r [dest] [offset]([src])	dest = Mem[src + offset]	Reads the data in the address of $[src] + [offset]$ in memory into $[dest]$
w [offset]([dest]) [src]	Mem[dest + offset] = src	Writes the data in the address of [dest] + [offset] in memory from [src]

## H-Type

OP Code	Name	Syntax	Description
0xA	$\operatorname{scp}$	scp	Switches PC to user PC from kernel PC
0xE	rsh	rsh [group]	Changes the schwap group number to [group], these numbers can be found in the table in 1.2.1
0xF	sudo	sudo [code]	Similar to syscall in MIPS, see kernel documentation for details

#### J-Type

OP Code	Name	Syntax	Meaning	Description
0x6	jr	jr [dest] [offset]	pc = dest + offset	Jumps to the instruction at the address in $[dest] + [offset]$

#### 2.2.3 Pseudo Instructions

There are two types of pseudo instructions. One are instructions which are always pseudo instructions, the other are sometimes pseudo depending on the conditions. Some instructions have alias names, see Section 11.3.2 for a list.

#### **Always Pseudo Instructions**

Name	Syntax	Actual Code	Description
j	j label	cpy \$a0 [label pc] jr \$a0 0	Jumps to the instruction at label
jal	jal label	cpy \$ra \$pc j [label]	Stores the return address and then jumps to the label
bge	bge [src0] [src1] label	cpy \$a0 [src0] slt \$a0 [src1] beq \$a0 \$z0 label	If $[src0] \ge [src1]$ , branch to label
ble	ble [src0] [src1] label	cpy \$a0 [src1] slt \$a0 [src0] beq \$a0 \$z0 label	If $[src0] \le [src1]$ , branch to label

#### Conditional Pseudo Instructions

Name	Syntax	Actual Code	Condition
beq	beq [src0] [src1] label	bnq [src0] [src1] Next j label Next:	Branching up or branching down more than 16 instructions
bne	bne [src0] [src1] label	beq [src0] [src1] Next j label Next:	Branching up or branching down more than 16 instructions
bgt	bgt [src0] [src1] label	blt [src0] [src1] Next j label Next:	Branching up or branching down more than 16 instructions
blt	blt [src0] [src1] label	bgt [src0] [src1] Next j label Next:	Branching up or branching down more than 16 instructions

#### 2.2.4 Sudo

Sudo is the analogous to "syscall" in MIPS. It does a bunch of system stuff based on the code you give it.

Sudo modes		
Syntax	Description	
sudo 0	Signifies the end of a program	
sudo 10	Blocking print all kernel registers	
sudo 11	Multiply \$h0 and \$h1 in the kernel schwap	
sudo 13	Push schwap (group number in kernel schwap \$h0) to stack	
sudo 14	Pop schwap (group number in kernel schwap \$h0) from stack	
sudo 15	Self destruct	

## 2.3 RTL and Datapath

## 2.3.1 Components

Single 16-bit Register

I/O	Name	Size
In	in	16
Out	out	16
Control	write	1

Used as:		
IR Stores the 16-bit instruction that comes from memory		
NextInst	Stores the next 16-bit instruction that comes from memory	
ALUout	Stores the value that comes out of the ALU	
MemRead	Same as IR, but is used for values	

## Single 4-bit Register

I/O	Name	Size
In	in	4
Out	out	4
Control	writable	1

Used as:		
SchLatch	Stores schwap group number	

SE

Sign extends

I/O	Name	Size
In	in	*
Out	out	*

#### 16-bit Adder

I/O	Name	Size	Description
In	A	16	First input
In	В	16	Second input
Out	R	16	Result

## $\mathbf{ALU}$

I/O	Name	Size	Description
In	A	16	First input
In	В	16	Second input
Out	R	16	Result
Out	zero	1	If result is 0
Out	eq	1	If $A == B$
Out	lt	1	If A < B
Out	gt	1	If $A > B$
Control	op	4	Operation code

## $\mathbf{PC}$

I/O	Name	Size	Description
In	PCSrc	16	What the PC should be changed to
Out	PCOut	16	The PC value
Control	PCWrite	1	Set the PC to PCSrc
Control	KernelMode	1	Change
Control	FuncCode	4	Function Code

## Register File


I/O	Name	Size	Description
In	regID0	4	ID for first register
In	regID1	4	ID for second register
In	DataIn	16	Data to write to regID0
In	DataInAlt	16	Data to write to regID1
Out	regOut0	16	Data from regID0
Out	regOut1	16	Data from regID1
Control	SchLatch	4	The schwap group number to use
Control	RegWrite	1	If data can be written to regID1

## Main Memory

I/O	Name	Size	Description
In	Addr0	16	Address for data
In	Addr1	16	Address for data
In	Store	16	Stores data at Addr0
Out	Out0	16	Data at Addr0
Out	Out1	16	Data at Addr1
Control	memRead	1	Set to 1 when data is to be read
Control	memWrite	1	Set to 1 when data is to be written


## 2.3.2 Summary Charts - RTL and Datapath

Step	A-Type	B-Type			H-Type		J-Type
Step	A-1ype	Branches	Read Write		Schwap	Sudo	J-1ype
Get instruction	IR ::= MEM[PC]; NextInst ::= MEM[PC+1] $PC++$						
Decode	if(IR[15:12] == 0x1) PC++ $ALUout ::= PC + E(IR[3:0])$						
Execute	ALUout::=reg#IR[11:8] aluop reg#IR[7:4]	if(reg#IR[11:8] aluop reg#IR[7:4] == 0) PC ::= ALUout	ALUout ::= $reg\#IR[7:4] + SE(IR[3:0])$		SchLatch ::= IR[3:0]	Change on Code#	PC::=reg#IR[11:8] +SE(IR[7:0])
Output	reg#IR[8:11] ::= ALUout						
Output 2			reg#IR[8:11] ::= MemRead				



#### 2.3.3 Control

All of the bits are in hex. If a control bit is listed below without a value, it is the opposite of it's default. If it is not named, then it is set to it's default, currently, all defaults are 0.



### 2.3.4 Unit Tests and Implementation

#### Single 16-bit Registers

Implementation: Use Micah's 16 bit register

Tests: 1. Pass in a 16-bit value with writing enabled  $\Rightarrow$  The whole value should be stored

2. Pass in a 16-bit value with writing disabled  $\Rightarrow$  The none of the value should be stored

#### $\mathbf{SE}$

Implementation: Split the last wire to make as many more other output bits that are required.

Tests: 1. Pass in a value which has a sign bit of  $0 \Rightarrow \text{All new bits should be } 0$ 

2. Pass in a value which has a sign bit of  $1 \Rightarrow \text{All new bits should be } 1$ 

#### 16-bit Adder

Implementation: Use 4 4-bit carry look ahead adders connected together like a ripple adder

Tests: 1. Pass in 0 and  $0 \Rightarrow$  The result should be 0

- 2. Pass in 0xFFFF and  $0x1 \Rightarrow$  The result should be 0
- 3. Pass in 0x1 and 0xFFFF  $\Rightarrow$  The result should be 0
- 4. Pass in 0xFFFF and 0xFFFF  $\Rightarrow$  The result should be 0xFFFE
- 5. Pass in any other 2 values  $\Rightarrow$  The result should be the 2 inputs added together

#### ALU

Implementation: Use the 16-bit adder above

Tests: Note: Any time the ALU result is 0, the "zero" output should be 1, all other times it should be 0

and: 1. Pass in 0 and  $0 \Rightarrow$  The result should be 0

- 2. Pass in 0xFFFF and 0xFFFF  $\Rightarrow$  The result should be 0xFFFF
- 3. Pass in 0 and 0xFFFF  $\Rightarrow$  The result should be 0
- 4. Pass in any other 2 values  $\Rightarrow$  The result should be the 2 inputs anded together

orr: 1. Pass in 0 and  $0 \Rightarrow$  The result should be 0

- 2. Pass in 0xFFFF and 0xFFFF  $\Rightarrow$  The result should be 0xFFFF
- 3. Pass in 0 and  $0xFFFF \Rightarrow$  The result should be 0xFFFF
- 4. Pass in any other 2 values  $\Rightarrow$  The result should be the 2 inputs orred together

xor: 1. Pass in 0 and  $0 \Rightarrow$  The result should be 0

- 2. Pass in 0xFFFF and 0xFFFF  $\Rightarrow$  The result should be 0
- 3. Pass in 0 and  $0xFFFF \Rightarrow The result should be <math>0xFFFF$
- 4. Pass in any other 2 values  $\Rightarrow$  The result should be the 2 inputs xorred together

not: 1. Pass in  $0 \Rightarrow$  The result should be 0xFFFF

- 2. Pass in  $0xFFFF \Rightarrow The result should be 0$
- 3. Pass in any other value  $\Rightarrow$  The result should be the input notted

tsc: 1. Pass in  $0 \Rightarrow$  The result should be 0

- 2. Pass in  $0xFFFF \Rightarrow The result should be 0x1$
- 3. Pass in any other value  $\Rightarrow$  The result should be the input converted to 2's compliment

slt: 1. Pass in 0 and  $0 \Rightarrow$  The result should be 0

- 2. Pass in 0xFFFF and 0xFFFF  $\Rightarrow$  The result should be 0
- 3. Pass in 0xFFFF and  $0 \Rightarrow$  The result should be 0x1
- 4. Pass in 0 and  $0xFFFF \Rightarrow$  The result should be 0
- 5. Pass in 2 values such that the first is smaller than the second  $\Rightarrow$  The result should be 0
- 6. Pass in 2 values such that the second is smaller than the first  $\Rightarrow$  The result should be 0x1
- sll: 1. Pass in 0 and  $0 \Rightarrow$  The result should be 0
  - 2. Pass in 0xFFFF and  $0 \Rightarrow$  The result should be 0xFFFF

- 3. Pass in 0xFFFF and  $0x1 \Rightarrow$  The result should be 0xFFFE
- 4. Pass in 0xFFFF and  $0xF \Rightarrow$  The result should be 0x8000
- 5. Pass in 0 and  $0x1 \Rightarrow$  The result should be 0
- 6. Pass in 0 and  $0xF \Rightarrow$  The result should be 0
- 7. Pass in any other 16-bit value for the first and 4-bit value for the second ⇒ The result should be the first input shifted to the left by the amount of the second
- srl: 1. Pass in 0 and  $0 \Rightarrow$  The result should be 0
  - 2. Pass in 0xFFFF and  $0 \Rightarrow$  The result should be 0xFFFF
  - 3. Pass in 0xFFFF and  $0x1 \Rightarrow$  The result should be 0x7FFF
  - 4. Pass in 0xFFFF and  $0xF \Rightarrow$  The result should be 0x1
  - 5. Pass in 0 and  $0x1 \Rightarrow$  The result should be 0
  - 6. Pass in 0 and  $0xF \Rightarrow$  The result should be 0
  - 7. Pass in any other 16-bit value for the first and 4-bit value for the second ⇒ The result should be the first input shifted to the right by the amount of the second and the new spots should be filled with 0's
- sra: 1. Pass in 0 and  $0 \Rightarrow$  The result should be 0
  - 2. Pass in 0xFFFF and  $0 \Rightarrow The result should be <math>0xFFFF$
  - 3. Pass in 0xFFFF and  $0x1 \Rightarrow$  The result should be 0xFFFF
  - 4. Pass in 0xFFFF and  $0xF \Rightarrow$  The result should be 0xFFFF
  - 5. Pass in 0 and  $0x1 \Rightarrow$  The result should be 0
  - 6. Pass in 0 and  $0xF \Rightarrow$  The result should be 0
  - 7. Pass in 0x7FFF and  $0x1 \Rightarrow$  The result should be 0x3FFF
  - 8. Pass in 0x7FFF and  $0xE \Rightarrow$  The result should be 0x1
  - 9. Pass in 0x7FFF and  $0xF \Rightarrow$  The result should be 0
  - 10. Pass in any other 16-bit value for the first and 4-bit value for the second ⇒ The result should be the first input shifted to the right by the amount of the second and the new spots should be filled with the leading digit
- add: 1. Pass in 0 and  $0 \Rightarrow$  The result should be 0
  - 2. Pass in 0xFFFF and  $0x1 \Rightarrow$  The result should be 0
  - 3. Pass in 0x1 and 0xFFFF  $\Rightarrow$  The result should be 0
  - 4. Pass in 0xFFFF and 0xFFFF  $\Rightarrow$  The result should be 0xFFFE
  - 5. Pass in 0x7FFF and  $0x1 \Rightarrow$  The result should be 0x8000
  - 6. Pass in 0x7FFF and  $0x7FFF \Rightarrow$  The result should be 0xFFFE
  - 7. Pass in any other 2 values  $\Rightarrow$  The result should be the 2 inputs added together
- sub: 1. Pass in 0 and  $0 \Rightarrow$  The result should be 0
  - 2. Pass in 0xFFFF and  $0x1 \Rightarrow$  The result should be 0xFFFE
  - 3. Pass in 0x1 and  $0xFFFF \Rightarrow$  The result should be 0x10
  - 4. Pass in 0xFFFF and 0xFFFF  $\Rightarrow$  The result should be 0
  - 5. Pass in 0x8000 and  $0x1 \Rightarrow$  The result should be 0x7FFF
  - 6. Pass in 0x8000 and  $0x7FFF \Rightarrow$  The result should be 0x1
  - 7. Pass in any other 2 values  $\Rightarrow$  The result should be the 2 inputs subtracted
- cpy: 1. Pass in  $0 \Rightarrow$  The result should be 0
  - 2. Pass in  $0xFFFF \Rightarrow The result should be <math>0xFFFF$
  - 3. Pass in any other value  $\Rightarrow$  The result should the value

#### Schwap

Implementation: Use 4 16-bit wide schmuxes which switch to 16 16-bit registers each, and then 4 16-bit deschmuxes to each group of the 16 registers

Tests: 1. Set Schlatch to  $0 \Rightarrow$  The schlatch should be set to 0 and should allow reading and writing to schwap group 0

- 2. Write values  $\Rightarrow$  The values should be written to the group number according to the schlatch
- 3. Change schlatch  $\Rightarrow$  The values in the preivious and new schwap group should not have been altered
- 4. Write data to a new schwap group ⇒ The data should be written to the new schwap group and the data in the old group should not have been altered
- 5. Change back to a preiviously used schlatch  $\Rightarrow$  The data preiviously written data should still be in the schwap group

#### Register File

Tests:

Implementation: Create one 16-bit register hard-wired to 0, 11 normal 16-bit registers, and a schwap.

1. Pass in 2 register IDs between 0 and 11 into the to regID inputs ⇒ The result should be the values in the given registers (regOut0 has the value from regID0 and regOut1 has the value regID1)

- 2. Pass in 2 register IDs between 12 and 15 into the to regID inputs ⇒ The result should be the values in the given registers (regOut0 has the value from regID0 and regOut1 has the value regID1) and use the correct schwap group
- 3. Pass in a number between 0 and 14 to SchLatch  $\Rightarrow$  The data coming out of registers 12 15 should be from the schwap group number given to SchLatch
- 4. Pass in a register ID using regID1 between 0 and 11 with a value to ImmIn0 and RegWrite set to  $1 \Rightarrow$  The result should be stored in the register given on regID1, and regID0 should be ignored
- 5. Pass in a register ID using regID1 between 12 and 15 with a value to ImmIn0 and RegWrite set to  $1 \Rightarrow$  The result should be stored in the register given on regID1 in the correct schwap group, and regID0 should be ignored

#### Main Memory

Implementation: Use a Xilnix created memory with 2 address inputs, 2 outputs, and at least 1 write data input

Tests: 1. Pass in 2 valid memory addresses and set the memRead to  $1 \Rightarrow$  The data in at those memory addresses should be output

- 2. Pass in data to Store and a valid memory address and set memWrite to  $1 \Rightarrow$  The the data from Store should have been written to memory
- 3. Pass in data to Store and a valid memory address and set memWrite to  $0 \Rightarrow$  The the data from Store should not have been written to memory

#### 2.3.5 Integration Tests

#### PC and Memory

- 1. Set PC to some initial value for testing
- 2. Clock PCWrite at least 16 times
- 3. Write data to those 16 addresses and set PC to the original value for testing
- 4. Clock PCWrite so it will iterate over the values put into memory, also check that the outputs from memory are correct

#### Register File and ALU

- 1. Write test data to each register in the register file
- 2. Do operations using the ALU to the values in the register file using every register and ALU op code
- 3. Check all of the values in the register file to ensure they are correct

#### 2.3.6 System Tests

#### A-Type

No Immediate:

- 1. Get this instruction
- 2. Increase PC by 2 for the next instruction
- 3. R0 and R1 should be loaded with the values from the first and second register in the instruction
- 4. The ALUout should have the value of the two values combined using the function code that was passed in
- 5. That value should be in the first specified register for the instruction

With Immediate:

- 1. Get this and the next instruction
- 2. Increase PC by 2 for the next instruction
- 3. R0 should be loaded with the value from the first register in the instruction and R1 should have the immediate which was in NextInst, PC should have been increased by 2 again
- 4. The ALUout should have the value of the two values combined using the function code that was passed in
- 5. That value should be in the first specified register for the instruction, the immediate should also have been stored in the second register from the instruction if it was given

#### B-Type

Branches:

- 1. Get this instruction
- 2. Increase PC by 2 for the next instruction
- 3. R0 and R1 should be loaded with the values from the first and second register in the instruction
- 4. The ALUout should have the new PC value for use if the branch is supposed to branch
- 5. ALUout should be transferred to PCtemp, the combination of R0 and R1 should be in ALUout
- 6. If ALUout is 0 PC should have been changed to what is in PCtemp

Read:

- 1. Get this instruction
- 2. Increase PC by 2 for the next instruction
- 3. R0 and R1 should be loaded with the values from the first and second register in the instruction, Hreg should have the offset from the instruction
- 4. The ALUout should have the value of what's in R1 added to the sign extended value in Hreg
- 5. ALUout should be passed into main memory and the value at that address should be in MemRead
- 6. The first register specified in the instruction should have the value from memory

Write:

- 1. Get this instruction
- 2. Increase PC by 2 for the next instruction
- 3. R0 and R1 should be loaded with the values from the first and second register in the instruction, Hreg should have the offset from the instruction

- 4. The ALUout should have the value of what's in R1 added to the sign extended value in Hreg
- 5. ALUout should be passed into memory as well as the value in R0, the value in R0 should be in memory at that address

#### H-Type

Schwap: 1. Get this instruction

- 2. Increase PC by 2 for the next instruction
- 3. Hreg should get the schwap group number
- 4. SchLatch should now be set to the new schwap group number

Sudo: 1. Get this instruction

- 2. Increase PC by 2 for the next instruction
- 3. Hreg should get the sudo code number
- 4. The correct action should now be performed based on the code number

Spc: 1. Get the PC value

- 2. Increment PC
- 3. Switch to spc

#### J-Type

jr: 1. Get this instruction

- 2. Increase PC by 2 for the next instruction
- 3. PC should be changed to the value in R0 added to the sign extended value in IR[7:0]

## 2.4 Coding Practices

- 1. Programs should always be ended with "sudo 0".
- 2. Avoid branching up and more than 16 instructions down. The hardware implementation of branching limits branching to only going down a maximum of 16 instructions, but the assembler will convert these to a combination of a branch and jump.
- 3. Schwap groups are not preserved across calls, including sudo calls.

#### 2.5 Assembler

#### 2.5.1 Using the Assembler

Calling the program: "assembler infile.asm <outfile.bin> <Program Start offset> <debug>"

- Use the "-h" flag to display help
- If the outfile is not specified, it will write to out.bin
- If 'debug' (all lowercase) is passed anywhere, it will toggle debugging mode
- If an integer (in decimal) is passed, it will offset the program counter so that all direct jumps are recorded accurately, it defaults to 4096(or 0x1000). This is highly recommended, do not touch unless you know what you are doing.

#### 2.5.2 Supported Pseudo Instructions

jal: Jump and link. It will set RA to the PC after this instruction call. It takes a label.

Example: jal label

j: Jumps to a label. This instruction is extended to jr \$pc label.

Example: j label

psh: Push. Decrease the stack pointer by 1 and push a value in a register to the user stack.

Example: psh \$t0

pop: Pop. Reads a value from the stack and add 1 to the stack pointer.

Example: pop \$t0

nop: No Operator. Becomes and \$0 \$0.

Example: nop

bge: Branch if Greater Than or Equal To. Branch to a label if the value in register one is grater than

or equal to the value in the second register.

Example: bge t0t1 label

ble: Branch if Less Than or Equal To. Branch to a label if the value in register one is less than or equal

to the value in the second register.

Example: bge t0t1 label

#### 2.5.3 Supported Shortcuts

#### Schwap

All instructions that use schwap registers can use the notation \$hn@m where \$hn is the target schwap register, and m is the target schwap group. This can be used if one or both registers are schwap. This should work with all instructions, but has only been throughly tested with ALU operations. These are not dependent on the position of the register in the instruction.

Example 1: add \$h0@5 \$t0

Is translated to rsh 5

add \$h0 \$t0

Example 2: slt \$h0@5 \$h0@8

Is translated to

rsh 8

cpy \$a0 \$h0

rsh 5

slt h0 a0

### 2.5.4 Adding Pseudo Instructions

If you REALLY want to add pseudo instructions, there is documentation within the Python file. Remember to both add the instruction to the PseudoList at the top of the file, and to add the case in pseudo-ExpandHelper. Follow the patterns given. Any modification to the assembler code voids all warranty.

#### 2.6 Emulator

Andrew, I need documentation on this

#### 2.7 Kernel

Andrew, I need documentation on this

## 2.8 Program Loader

#### 2.8.1 Using the Program Loader

Calling the loader: programLoader program.bin ¡memory.coe¿ ¡kernel.bin¿ Data can be preloaded into the memory file by adding "loc = data" to the end of the assembly

- loc being the exact location (in decimal) above the program and below 15480 (15480 to 20480 is user stack, can use but be careful) and above 10000 or the end of your program, your decision
- data is a 4 digit hex number, must be at most 4 digits, in hex. Also, please augment with zeroes, not doing so is untested because coe files are weird.
- Example: 10101 = abcd

There is not a lot of checking in this code, if it fails, it's on you. These are the ranges for memory:

kernel code [0:4096) user code [4096:10000) user space [10000:15480) stack [15480:20480]

## 2.9 The Cb Programming Language and compiler

The Cb Programming Language is mostly just a watered down version of C and it is a Turing Complete programming language.

#### 2.9.1 Supported Features

#### **Data Types**

Currently, the only supported data type is a 16-bit signed integer, which is called "int".

#### $\mathbf{Scope}$

Scope is contained the same way in Cb as it is in C, with "{" and "}" to open and close the current scope respectively.

#### **Operators**

Operators for combining values and variables:

Syntax	Description
+	Adds the values on either side
_	Subtracts the values on either side

Operators for comparing values and variables:

Syntax	Description
==	Checks if the values on either side are the same
! =	Checks if the values on either side are the different
>	Checks if the value on the left side is greater than the value on
	the right side
>=	Checks if the value on the left side is greater than or equal to the
	value on the right side
<	Checks if the value on the left side is less than the value on the
	right side
<=	Checks if the value on the left side is less than or equal to the
	value on the right side

#### Declaring and assigning variables

Variable names should always start with letters and never contain spaces. Declaring a varibale can use any of the following syntaxes:

Syntax	Description
int a;	Reserves a place in memory/registers for the variable "a"
int a, b;	Reserves places in memory/registers for the variables "a" and "b",
	this can pattern can be expanded to declare as many variables as
	desired
int $a = 5$ ;	Reserves a place in memory/registers for the variable "a" and then
	sets it to the value 5

Assigning variables can be done with any of the following syntaxes:

- C	D
Syntax	Description
a = 5;	Sets the variable "a" to 5
a = b + 5;	Sets the variable "a" to "b" $+ 5$ , the $+ $ can be any valid combining
	operator
a = b + c;	Sets the variable "a" to "b" + "c", the + can be any valid com-
	bining operator
a += 5;	Adds 5 to the varible "a", the + can be any valid combining
	operator
a = method();	Sets the variable "a" to the return value of "method"

#### Conditionals

Opening an if statement should use the following syntax, "if (x == y) {", where x and y are variables, constants, or any mix of the two. The "==" can be any conditional operator. Closing an if should have either a "}", use the else if syntax, or the else syntax. Else if statements should use the the following syntax "} elif (x == y) {", where x and y are variables, constants, or any mix of the two. The "==" can be any conditional operator and the keyword "elif" can also be "else if". The else if statements should be closed with a "}" or have an else statement following it. Else statements should use the syntax "} else {" and then be closed with "}". These statements can be nested within each other or loops.

#### Loops

Starting a while loop should use the following syntax, "while (x == y) {", where x and y are variables, constants, method calls or any mix of the three. The "==" can be any conditional operator. The while loop should be closed with a "}". While loops can be nested inside of other loops and conditionals.

#### Methods

Defining a method can be done anywhere in the file without anything saying its defined (e.g. in C you must do something like "int method();" before adding the method itself). A method definition should be started with "int nameOfMethod(int arg0, int arg1, int arg2, int arg3) {", where the first "int" is the return variable type, "nameOfMethod" is the method name (these should never be duplicated in a file or contain spaces). Inside the parentheses are the 4 arguments, these are optional, the "int" part of each of them is the variable type and "arg" with a 0, 1, 2, or 3 after it is the variable name that the argument will take. Methods should always have a return. They should use the following syntax and can be used anywhere in the method. "return a, b, c, d;" where "a", "b", "c", and "d" are variables or constants, there can be between 1 and 4 returned values (1 return value would use the syntax "return a;"). Although returning 4 values is supported, it is currently not supported assigning more than the first value in the return. Methods should be called with the syntax "nameOfMethod(arg0, arg1)", where "nameOfMethod" is the name of the method to be called and "arg0" and "arg1" are arguments, there can be between 0 and 4 arguments and there should be as many as the method being called requires. A method can be called before it is defined as long as it is defined somewhere in the file.

### 2.9.2 Known bugs and glitches

- 1. Once the temp registers are all used it breaks because it has not been added to put things on and pull things off of the stack.
- 2. There is no syntax checker. If something is not stated in this documentation it may or may not work as intended.
- 3. Multiple lines cannot be put on one line using semicolons.

## 2.10 Examples

### 2.10.1 Loading an immediate into a register

#### 2.10.2 Making a Procedure Call

```
0 xe008
rsh 8
                    # Args schwap
cpy $h0 $t0
                   \# Put argument0 in
                                                    0 \times 0 c8f
                   # Put argument1 in
cpv $h1 $s1
                                                    0 \times 0 d6f
# Store any wanted temps somewhere
                                                    0 \times 150 f
jal Call
                                                    0x0001
rsh 9
                    # Returns schwap
                                                    0x053a
cpy $s0 $h0
                    # Return value
                                                    0x63f9
                                                    0 xe 009
                                                    0 \times 06 cf
```

#### 2.10.3 Iteration and Conditionals

This is an example of which will iterate over 4 array elements in memory and add 32 to each of them. It will stop repeating after the 4 elements using beq.

```
# There is a base memory address
# for an array in memory at s0
cpy $t0 8
cpy $t1 $z0
loop:
r  $t2 0($s0)
add $t2 32
w  0($s0) $t2
add $t1 2
beq $t0 $t1 loop
```

```
    \begin{bmatrix}
      0x180f \\
      0x0008 \\
      0x090f \\
      0x76a0 \\
      0x1a0a \\
      0x0020 \\
      0x86a0 \\
      0x190a \\
      0x0002 \\
      0x3891 \\
      0x63f8
```

#### 2.10.4 relPrime

```
RELPrime:
        rsh 4
        cpy $h0 $ra
        rsh 8
        cpy $s0 $h0
        cpy $s1 2
RELPrimeWhile:
        rsh 8
        cpv $h0 $s0
        cpy $h1 $s1
        jal GCD
        rsh 9
        cpy $t0 1
        beg $h0 $t0 RELPrimeRet
        add $s1 1
        j RELPrimeWhile
{\bf RELPrimeRet:}
        rsh 9
        cpy $h0 $s1
        rsh 4
        jr $h0 0
```

```
0 xe004
0 \times 0 \text{c} 5 \text{f}
0 xe008
0 \times 06 cf
0 \times 170 f
0x0002
0 xe008
0 \times 0 c 6 f
0 \times 0 d7f
0 \times 150 f
0x0001
0x053a
0x630b
0 xe 009
0x180f
0x0001
0x2c83
0x170a
0x0001
0 \times 63 f2
0 xe 009
0 \times 0 c7f
0 xe004
0x6c00
```

### 2.10.5 gcd

```
GCD:
        rsh 8
        beq $h0 $0 GCDReturn
GCDWhile:
        beq $h1 $0 GCDReturn
        bgt $h0 $h1 GCDif
GCDelse:
        sub $h1 $h0
        j GCDWhile
GCDif:
        sub $h0 $h1
        j GCDWhile
GCDReturn:
        rsh 8
        cpy $t0 $h0
        rsh 9
        cpy $h0 $t0
        jr $ra 0
```

```
0xe008

0x2c06

0x2d05

0x4cd2

0x0dcb

0x63fc

0x0cdb

0x63fa

0xe008

0x08cf

0xe009

0x0c8f

0x6500
```

### 2.11 Notes

#### 2.11.1 Registers

#### Non-Schwappable

- 1. \$z0 is reset on the rising edge of each CPU cycle, so it can be used for cycle-temporary storage.
- 2. The value in pc should always be what the current instruction address is +1.

#### 2.11.2 Alias names

#### Registers

All registers can be called directly by their ID's in hex or decimal (e.g. \$h0, \$c, and \$12 can all be used)

20: 0, 00, zz, zero

#### Instructions

orr: or

bne: bnq

## Chapter 3

## Design Journal

#### 3.1 Milestone 1

In this milestone we accomplished the following:

- Decided on CPU Architecture, Load-Store
- Decided on CPU Instruction set basics
  - ALU instructions use the first source as the Destination
  - There is a set of registers that is swappable, henceforth know as Schwappable Registers.
- Wrote Assembly instructions for RelPrime

Alex and Wesley worked on the design of the CPU and Instruction set. Wesley created the documentation and Charlie scribed and provided arguments and counter arguments for ideas. Andrew didn't show up or reply to emails.

#### 3.2 Milestone 2

In this milestone we accomplished the following:

- Implemented recommendations from previous milestone
- Started design of components
  - Created rough outline of the ALU on a whiteboard
    - \* Created 4-bit carry look ahead adder in verilog
  - Figured out how our "SchwapBox" will be implemented
- Created RTL

Our primary meeting was on Sunday the 17th. We also had more, smaller meetings throughout the week. During meetings we all contributed to what we were discussing, which were primarily the RTL summary table, SchwapBox, and ALU. Outside of the meetings Alex primarily worked on the assembler and almost finished it. Andrew was also experimenting with an assembler, then implemented the 4-bit carry look ahead adder in verilog and wrote test cases for it. Wesley did all of the documentation and journal.

#### 3.3 Milestone 3

In this milestone we accomplished the following:

- Updated documentation based on recommendations from the previous milestone
- Designed data path
  - Created data path without control on white board
  - Added inputs from control elements
  - Copied whiteboard into FireAlpaca to make it a convenient .PNG
- Assembler is working and mostly bug free
- Compiler is in progress
- Emulator is in progress

We met Wednesday to work on homework and finish the assembler. A larger meeting took place Sunday to design the data path and finish up other work. Wesley finished about half of a compiler, did the documentation and tests, as well as provided markers and beautiful whiteboard drawing skills. Alex polished off the assembler. Charlie turned the data path into a useful picture, and did the journal. Andrew began progress on the emulator and is about halfway done. Alex, Charlie and Wesley designed the data path on the white board collaboratively.

#### 3.4 Milestone 4

In this milestone we accomplished the following:

- Updated documentation based on recommendations from the previous milestone
- Created what the control unit should be outputting for what cycle
  - Also have a draft of the control unit in verilog
- Integration tests started in verilog
- Assembler was rewritten
- Compiler is in progress
- Emulator is working

We had our normal 12ish hour meeting on Sunday to work on the control unit for milestone 4. Wesley made more progress on compiler, did the documentation, and journal. Alex rewrote the assembler and started writing integration tests in verilog. Charlie put the control unit into verilog. Andrew now has a working emulator called jSchpim, it has a similar (but better) interface to qtSpim.

#### 3.5 Milestone 5

In this milestone we accomplished the following:

- Updated the design docs based on recommendations
- Updated the control unit for the changes that we made to the datapath
- Updated the Datapath for slight optimizations and to remove extraneous registers
- Implemented the separate components and created tests for each set

- Finished the assembler worked on the emulator and compiler
- Fixed the Verilog code so that the RTL can be synthesized
- attached everything together and we are currently working on debugging.

We had our regular Sunday meeting and finished most of the separate implementation and then spend Monday to Wednesday attaching everything together. Alex finished writing the Assembler and the Memory/PC/Regfile part of the CPU, Charlie finished the control unit, Andrew updated and worked on the assembler as well as finished the ALU, and Wesley worked on the documentation and compiler, which is almost able to compile relPrime and gcd.

#### 3.6 Milestone 6

In this milestone we accomplished the following:

- Updated the design docs based on recommendations
- Updated the control unit for the changes that we made to the datapath
- Updated the Datapath
- Tested and debugged CPU
- Created a kernel
- Put the complier in a state where it can compile relPrime (hopefully correctly)
- Started IO

We had our regular 12 hour meeting on Sunday to start with debugging the CPU and then also had a meeting Tuesday to try and finish up debugging. Alex and Charlie primarily worked on debugging the CPU. Andrew worked on ALU debugging and worked on IO as well as writing LINUCKS. Wesley worked on the compiler as well as doing some documentation updates and journal.

# Chapter 4

# Test Results