2.1GHz Inductor Degenerated Common Source Low-Noise Amplifier Design

Dante St. Prix 37764157

Abstract – This report outlines the design process and results of an inductor degenerated common source low-noise amplifier (CSLNA) with a center frequency of 2.1GHz. This device is designed to be fabricated using the 45nm CMOS process. The design met all specifications (except for the noise factor) and power consumption was optimized.

I. INTRODUCTION

N an increasingly interconnected world, it is becoming more important to ensure that data is sent wirelessly across large distances with very little noise. The purpose of an LNA is to amplify weak signals that are supplied by an antenna without altering them. This is achieved by having a large enough S21 value (gain), and an acceptable IIP3 and noise factor.

II. CALCULATION PROCESS




Fig. 1. The Cadence schematic of the LNA.

Hand calculations were done to calculate first pass values of the components shown in Fig. 1. The first step was to find an inductor with the largest quality factor at 2.1GHZ. This was done using parametric sweeps and was found to be $L_d = 14.52$ nH with $R_p =$

814.1 Ω . Fig. 2. shows the π -model of this inductor and Fig. 3. shows the voltage of the input of the non-ideal inductor as a function of frequency when a current of 1mA is applied (used to find R_p of the inductor).




Fig. 2. The π -model of the inductors used in the LNA. This is abstracted as rectangular symbols labelled: 'Lg,' 'Ls,' and 'Ld.'




Fig. 3. The voltage of the input of the inductor as a function of frequency when a current of 1mA is applied.

From this information, the other parameters of the circuit were calculated as shown in the appendix. Table 1 contains the first pass values.

| Parameter | Values |
|----------------|------------------------|
| C2 | C = 31.65 fF |
| C3 | C = 6.8pF |
| L _s | L = 0.2nH |
| Lg | L = 14.2nH |
| C1 | C = 368fF |
| NM1, NM2 | L = 45nm, $W = 200$ µm |
| Cblock | C = 20pF |
| R2 | $R = 20k\Omega$ |

Table 1. First pass values.

III. SIMULATION RESULTS

In order to achieve the best performance possible, multiple iterations of parameter sweeps were done. The final values vary substantially from the calculated ones. Table 2 and Table 3 contain the overview and DC operating points of each component respectively.

| Components | Values |
|----------------------|------------------------------|
| NM0 | L = 45nm, $W = 722$ nm |
| NM1, NM2 | $L = 45$ nm, $W = 192 \mu m$ |
| Cblock, Cblock2 | C = 20pF |
| Cl | C = 10 fF |
| C2 | C = 18.7 fF |
| C3 | C = 10pF |
| C4 (C _L) | C = 50 fF |
| $L_{\rm g}$ | L = 11.8nH |
| Ls | L = 700pH |
| Ld | L = 11.8nH |
| R1 | $R = 2k\Omega$ |
| R2 | $R = 10k\Omega$ |
| R3 | $R = 120\Omega$ |

Table 2. The values of each component used.

| Components | Characteristics | Values | |
|------------|-------------------|---------|--|
| NM0 | gm | 629.9μS | |
| | $V_{ m ds}$ | 799.2mV | |
| | $V_{ m dsat}$ | 175.0mV | |
| | I_d | 100.4μΑ | |
| NM1 | gm | 121.8mS | |
| | $V_{ m ds}$ | 224.3mV | |
| | $V_{ m dsat}$ | 154.4mV | |
| | I_d | 16.8mA | |
| NM2 | gm | 140.7mS | |
| | $V_{ m ds}$ | 562.0mV | |
| | V _{dsat} | 135.2mV | |

Table 3. The DC operating points of the transistors.

Fig. 4-9 are performance plots of the device when operating at 2.1GHz. The results are tabulated in Table 4.

| Specification | Value |
|---------------|-----------|
| S11 | -16.028dB |
| S12 | -46.09dB |
| S21 | 15.051dB |
| S22 | -10.48dB |
| Noise Factor | 3.527dB |
| IIP3 | -4.72dBm |




Fig. 4. A plot of S11 between 1GHz and 3GHz.




Fig. 5. A plot of S12 between 1GHz and 3GHz.




Fig. 6. A plot of S21 between 1GHz and 3GHz.




Fig. 7. A plot of S22 between 1GHz and 3GHz.




Fig. 8. A plot of the noise factor between 1GHz and 3GHz.




Fig. 9. A plot showing the PIIP3 performance.

This circuit draws 16.8mA of current and thus consumes 16.8mW. The gain (S21) is proportional to the width of NM1 and NM2. Unfortunately, the same is true for the current, as shown in Fig. 10. The gain was also found to be inversely proportional to L_s while the IIP3 value is proportional to that value. In order to optimize power, the size of L_s was decreased until the IIP3 was near -5dBm. This increased the gain and allowed the width of the transistor to be decreased. Although the power consumption is large, this was the best value possible.




Fig. 10. A plot showing the current through the cascaded NMOS as a function of the transistor width.

IV. DISCUSSION

Every requirement was met except for the noise factor. Using this topology, it was found that reducing the noise will cause the other specifications to no longer be met.

V. ACKNOWLEDGEMENT

I would like to acknowledge Sam Lightbody for helping me overcome several challenges while working on this project. Without his support, it would not have been possible to achieve these results.

REFERENCES

[1] B. Razavi, RF microelectronics. Pearson Education, Inc., 2012.

Hand Calculations «Top segrent of circuit: 360 G HA C2 T TC2 > SOR - from simulation we know: Rp= 814.1 SZ - Impedance motching of the output to SOIZ; (4) 10多路了了了多路 (4) 3 83 5 7 3 8 6 3 87 ST 7 8 3 3 3 RAIRAT 6 11 8 = 20 RpRB = 50 => RB = 53.277352 Co= 1 => Co= 395.6FF

| so using so- gals = the colorhard capacitance is 368 FF |
|---|
| total Ces=400 IF |
| thus (1g= 14.2nH) |
| Noise Factor: |
| NF=1+9m, Rsy (wo) 2 E(MB. Razovi) |
| and Rs= (CGS) Lsw- |
| Wy = Gran |
| reduce noise by realizing La (already done - (s at minimum) |
| IP3: gets better as Lo Is increased. Will most likely increase Lo to me |
| all specs. (Wocle make as large as possible (20pf) |
| P. c. C. S. melce (crose (20kSL) |
| Event mirror: sweep volves to know aptihol gate voltage |
| |
| |
| |