

2.1GHz Inductor Degenerated Common Source Low-Noise Amplifier Design

Dante St. Prix 37764157

Abstract – This report outlines the design process and results of an inductor degenerated common source low-noise amplifier (CSLNA) with a center frequency of 2.1GHz. This device is designed to be fabricated using the 45nm CMOS process. The design met all specifications (except for the noise factor) and power consumption was optimized.

I. INTRODUCTION

IN an increasingly interconnected world, it is becoming more important to ensure that data is sent wirelessly across large distances with very little noise. The purpose of an LNA is to amplify weak signals that are supplied by an antenna without altering them. This is achieved by having a large enough S21 value (gain), and an acceptable IIP3 and noise factor.

II. CALCULATION PROCESS




Fig. 1. The Cadence schematic of the LNA.

Hand calculations were done to calculate first pass values of the components shown in Fig. 1. The first step was to find an inductor with the largest quality factor at 2.1GHz. This was done using parametric sweeps and was found to be $L_d = 14.52$ nH with $R_p =$

The diagram shows a two-port network on a grid background. The input port is labeled 'ind1' and the output port is labeled 'ind2'. The circuit consists of the following components and their mathematical expressions:

- Input Port (ind1):** A blue circle connected to a red hexagon.
- Series Inductor (L0):** A green inductor symbol with the expression $L = L \cdot 1e-9$ next to it.
- Series Resistor (R0):** A green resistor symbol with the expression $R = -0.02 \cdot (L) \cdot (L) + (L) + 1.5$ next to it.
- Shunt Resistor (R2):** A green resistor symbol connected to ground, with the expression $r = 0.0789 \cdot L + 3.4893/L + 31.707$ next to it.
- Shunt Capacitor (C0):** A green capacitor symbol connected to ground, with the expression $c = 1e-12 \cdot (-0.0005 \cdot L \cdot L + 0.0312 \cdot L + 0.0543)$ next to it.
- Output Port (ind2):** A blue circle connected to a red hexagon.
- Shunt Resistor (R1):** A green resistor symbol connected to ground, with the expression $r = 0.0789 \cdot L + 3.4893/L + 31.707$ next to it.
- Shunt Capacitor (C1):** A green capacitor symbol connected to ground, with the expression $c = 1e-12 \cdot (-0.0005 \cdot L \cdot L + 0.0312 \cdot L + 0.0543)$ next to it.
- Ground (gnd):** A blue circle connected to a red hexagon, labeled 'gnd'.

The graph displays a resonance curve. The y-axis, labeled 'Mag (V)', ranges from 100.0 to 900.0 with major ticks every 100.0 units. The x-axis, labeled 'freq (GHz)', ranges from 1.0 to 3.0 with major ticks every 0.5 units. A blue curve starts at approximately (1.0, 120), rises to a peak at (2.1, 814.119), and then falls to approximately (3.0, 250). A vertical dashed line is drawn at 2.1 GHz, and a blue dot marks the peak of the curve.

freq (GHz)	Mag (V)
1.0	120.0
1.5	250.0
2.0	750.0
2.1	814.119
2.2	750.0
2.5	450.0
3.0	250.0

From this information, the other parameters of the circuit were calculated as shown in the appendix. Table 1 contains the first pass values.

Parameter	Values
C2	$C = 31.65\text{fF}$
C3	$C = 6.8\text{pF}$
L_s	$L = 0.2\text{nH}$
L_g	$L = 14.2\text{nH}$
C1	$C = 368\text{fF}$
NM1, NM2	$L = 45\text{nm}$, $W = 200\mu\text{m}$
Cblock	$C = 20\text{pF}$
R2	$R = 20\text{k}\Omega$

Table 1. First pass values.

III. SIMULATION RESULTS

In order to achieve the best performance possible, multiple iterations of parameter sweeps were done. The final values vary substantially from the calculated ones. Table 2 and Table 3 contain the overview and DC operating points of each component respectively.

Components	Values
NM0	$L = 45\text{nm}$, $W = 722\text{nm}$
NM1, NM2	$L = 45\text{nm}$, $W = 192\mu\text{m}$
Cblock, Cblock2	$C = 20\text{pF}$
C1	$C = 10\text{fF}$
C2	$C = 18.7\text{fF}$
C3	$C = 10\text{pF}$
C4 (C_L)	$C = 50\text{fF}$
L_g	$L = 11.8\text{nH}$
L_s	$L = 700\text{pH}$
L_d	$L = 11.8\text{nH}$
R1	$R = 2\text{k}\Omega$
R2	$R = 10\text{k}\Omega$
R3	$R = 120\Omega$

Table 2. The values of each component used.

Components	Characteristics	Values
NM0	g_m	$629.9\mu\text{S}$
	V_{ds}	799.2mV
	V_{dsat}	175.0mV
	I_d	$100.4\mu\text{A}$
NM1	g_m	121.8mS
	V_{ds}	224.3mV
	V_{dsat}	154.4mV
	I_d	16.8mA
NM2	g_m	140.7mS
	V_{ds}	562.0mV
	V_{dsat}	135.2mV

Table 3. The DC operating points of the transistors.

Fig. 4-9 are performance plots of the device when operating at 2.1GHz. The results are tabulated in Table 4.

Specification	Value
S11	-16.028dB
S12	-46.09dB
S21	15.051dB
S22	-10.48dB
Noise Factor	3.527dB
IIP3	-4.72dBm




Fig. 4. A plot of S_{11} between 1GHz and 3GHz.




Fig. 5. A plot of S_{12} between 1GHz and 3GHz.




Fig. 6. A plot of S₂₁ between 1GHz and 3GHz.




Fig. 7. A plot of S₂₂ between 1GHz and 3GHz.




Fig. 8. A plot of the noise factor between 1GHz and 3GHz.




Fig. 9. A plot showing the PIIP3 performance.

This circuit draws 16.8mA of current and thus consumes 16.8mW. The gain (S21) is proportional to the width of NM1 and NM2. Unfortunately, the same is true for the current, as shown in Fig. 10. The gain was also found to be inversely proportional to L_s while the IIP3 value is proportional to that value. In order to optimize power, the size of L_s was decreased until the IIP3 was near -5dBm. This increased the gain and allowed the width of the transistor to be decreased. Although the power consumption is large, this was the best value possible.




Fig. 10. A plot showing the current through the cascaded NMOS as a function of the transistor width.

IV. DISCUSSION

Every requirement was met except for the noise factor. Using this topology, it was found that reducing the noise will cause the other specifications to no longer be met.

V. ACKNOWLEDGEMENT

I would like to acknowledge Sam Lightbody for helping me overcome several challenges while working on this project. Without his support, it would not have been possible to achieve these results.

REFERENCES

- [1] B. Razavi, *RF microelectronics*. Pearson Education, Inc., 2012.

Hand Calculations

• Top segment of circuit:




- from simulation we know:

$$L = 14.52 \text{ nH}$$

$$R_p = 814.1 \Omega$$

- Impedance matching of the output to 50Ω :



$$R_p \parallel R_B = 50$$

$$\frac{R_p R_B}{R_p + R_B} = 50 \Rightarrow R_B = 53.2723 \Omega$$

$$C_D = \frac{1}{\sqrt{L C}} \Rightarrow C_D = 395.6 \text{ fF}$$

$$C_L = 50 \text{ fF} \quad R = 50 \Omega$$

$$Q = R_p C_w = 0.032987$$

$$C_x = 46 \text{ pF}$$

$$R_x = 50 \Omega$$

$$R_p = 53.2773 \quad \text{and} \quad R_x = 50 \Omega$$

(R_x is in series with C_p and is transformed to R_p)

$$R_p = (Q^2 + 1) R_s \Rightarrow Q = 0.0255824 = \frac{1}{C_p R_x \omega} \Rightarrow C_p = 5.925 \text{ pF}$$

$$Q = R_p C_y \omega \Rightarrow C_y = 363.949 \text{ fF}$$

$$C_D = C_2 + C_y \Rightarrow C_2 = 31.65 \text{ fF}$$

$$\frac{C_3 \cdot C_2}{C_3 + C_2} = C_p \Rightarrow C_3 = 6.8 \text{ pF}$$

• Input segment of circuit

for matching $\Rightarrow 50 = \frac{g_m L_s}{C_{gs}}$

gain = $g_m R_s \Rightarrow$ get large g_m . Say $\omega_{\text{max}} = 200 \text{ pm}$

then $C_{gs} = 30.2 \text{ fF}$

say $g_m = 100 \text{ mS}$

then $L_s = 0.0151 \text{ nH}$

\hookrightarrow too small \rightarrow use minimum size: 0.2 nH
and iterate in simulation to satisfy $50 = \frac{g_m L_s}{C_{gs}}$

$$\omega_0 = \frac{1}{\sqrt{(L_g + L_s) C_{gs}}} \Rightarrow L_g = 190 \text{ nH} \leftarrow \text{too big must iterate}$$

increase C_{gs} by adding capacitor (also helps with 50Ω matching)

so using $G_{os} = \frac{g_m L_s}{C_{gs}} \Rightarrow$ the optimal capacitance is 368 fF

$$\text{total } C_{gs} = 400 \text{ fF}$$

$$\text{thus } L_g = 14.2 \text{ nH}$$

Noise Factor:

$$NF = 1 + g_m R_s \gamma \left(\frac{\omega_0}{\omega_T} \right)^2 \quad \leftarrow (\text{B. Razavi})$$

$$\text{and } R_s = \left(\frac{C_{gs1}}{C_{gs} + C_{pad}} \right)^2 L_s \omega_T$$

$$\omega_T = \frac{g_m}{C_{gs}}$$

reduce noise by reducing L_s (already done - L_s at minimum)

IIP3: gets better as L_s is increased. Will most likely increase L_s to meet all specs.

C_{block} : make as large as possible (20 pF)

R_2 : also make large (20 k Ω)

Current mirror: sweep values to know optimal gate voltage