Voltage-Controlled Oscillator Design

Dante St. Prix 37764157

Abstract – This report outlines the design process of a voltage-controlled oscillator (VCO) with a center frequency of 13GHz and its performance. The tuning range and power consumption were optimized to be 40% and 4.2mW respectively at the expense of phase noise.

I. INTRODUCTION

T is crucial to design high-performance VCOs as they output signals that are mixed with the input RF signal. A good design with low phase noise will allow the receiver to provide a relatively unaltered signal to the ADC for further processing. Having a large tuning range increases the versatility of the oscillator.

II. CALCULATION PROCESS

The NMOS CCVCO topology with capacitor banks was chosen. This design allows for a large tuning range without increasing phase noise by an excessive amount. The design is shown in Fig. 1.




Fig. 1. The Cadence schematic of the VCO.

The first step was to find an inductor with the largest quality factor at 13GHZ possible. This was done using parametric sweeps and was found to be L = 350 pH. Fig. 2. shows the π -model of this inductor.




Fig. 2. The π -model of the inductors used in the VCO. This is abstracted as a rectangular symbol below VDD in the schematic in Fig. 1.

From this information, the other parameters of the circuit were calculated as shown in the appendix. Table 1 contains the calculated values. The widths of the transistors are not contained here as they require current sweeps to be known.

Parameter	Values
I _{ss}	>1.325mA
Varactor Capacitance	>184.88fF
Bank Capacitance	11.99fF

Table 1. First pass calculated values.

III. SIMULATION RESULTS

In order to achieve the best performance possible, multiple iterations of parameter sweeps were done. The final values vary substantially from the calculated ones. Table 2 and Table 3 contain the overview and DC operating point of each component respectively.

Components	Function Values	
NM0, NM1	Center NMOS $L = 45$ nm, $W = 15$ μ m	
NM2	Tail Current Source $L = 45$ nm, $W = 19.4$ μ m	
NM3, NM4, NM5, NM6, NM7, NM8, NM9, NM10, NM11, NM12	Capacitor Bank Switches $L = 45$ nm, $W = 22.56$ μ m	
C0, C1	Capacitor Bank 1	C = 13fF
C2, C3	Capacitor Bank 2	C = 26fF
C4, C5	Capacitor Bank 3	C = 52fF
C6, C7	Capacitor Bank 4	C = 97.5 fF
C8, C9	Capacitor Bank 5	C = 182fF
Var1, Var2	Varactor	$L = 45$ nm, $W = 55\mu$ m
L1	Inductor at V _{dd}	L = 350pH

Table 2. The function and values for each circuit component used.

Components	Characteristics	Values
M1, M2	gm	12.1mS
	V_{ds}	811.207mV

	V _{dsat}	164.806mV
NM2	gm	15.2mS
	$V_{ m ds}$	385.556mV
	$V_{ m dsat}$	228.877mV
	I _d	3.5049mA
Differential Output Waveform	Amplitude	712mV
Total Power Consumption	Power	4.2mW

Table 3. The DC operating point of the circuit when every switch of the capacitor bank is closed.

Fig. 3. shows that the phase noise at 1MHz offset from the center frequency is -92.5dBc/Hz. Table 4. Shows that much of the phase noise originates from the flicker noise of the tail current source.




Fig. 3. A plot of the phase noise at 1MHz offset from the center frequency of 13GHz.

Device	Param	Noise Contribution	% Of Total
/NM14	fn fn fn thermal_noise thermal_noise thermal_noise id id id rn	3,29725e-11	23,01
/NM0		3,25956e-11	22,75
/NM1		3,25953e-11	22,75
NM0.xrg.r1		1,49674e-11	10,45
NM1.xrg.r1		1,49672e-11	10,45
NM14.xrg.r1		4,04622e-12	2,82
/NM0		2,46262e-12	1,72
/NM1		2,46246e-12	1,72
/NM14		1,49765e-12	1,05
/I9/R0		9,33697e-13	0,65

Spot Noise Summary (in V^2/Hz) at 1M Hz Sorted By Noise Contributors

Fig. 4, 5 and 6 show the phase noise at a spot frequency of 1MHz offset at three capacitor bank combinations (with vcont being swept).

Table 4. The PSS analysis noise summary. NM14 is the tail current source and NM0 and NM1 are the central NMOS's.




Fig. 4. The spot phase noise near 10.4GHz as a function of vcont.




Fig. 5. The spot phase noise near 13GHz as a function of vcont.




Fig. 6. The spot phase noise near 15.4GHz as a function of vcont.

Fig.7. shows the frequency of oscillation as a function of vcont (x-axis) with every toggle combination of the capacitor bank switches. There are no blind spots between 10.4GHz and 15.6GHz. The VCO gain near 13GHz is 642MHz/V. This gain becomes greater at higher frequencies and smaller at lower frequencies.





Fig. 7. The frequency of oscillation as a function of vcont. Each curve represents a combination of switch states in the capacitor bank.






Fig. 8. The single-ended output at 13GHz.




Fig. 9. The differential output at 13GHz.

IV. DISCUSSION

It was not possible to meet every specification with this topology. This is because of the limitations of the 45-nm process, which reduced the quality factor. In this design, tuning range and power consumption were optimized at the expensive of phase noise. If phase noise were to be improved, then the width of the tail current source should be increased. This would increase the current and consume more power.

During analysis, it was discovered that the greatest source of phase noise is the tail current source. One conceivable way to improve the phase noise may be to place an inductor at the drain of the tail current source and a capacitor between that point and ground that will resonate at 26GHz. This, however will most likely reduce the tuning range.

Voltage - Controlled Oscillator Hand Calculations.

- From parametric sweeps L= 350 pH R= 1.847555 Rob2 41.76452 Coul= 65FF 1) Find G= 3.25×15-14 F Pap = 208 Rub W = 4.516 Rpz = (Q2+1) R= 1784.7sl 9m > 2.811m5

calculate for 15.6 GHZ and 10.4 GHZ 1556thz: Ctotal = 2.9738 x10 F 10.4842 : Ctotal = 6.6912 x1613 F (= 80 F (fixed) Used coperatence: a+(s=80ff+37.5ff=112.5ff 10.4GUZ leftover = 556.62fF (less since neglecting some porasition porasition concentences) 5 bank opacitors go up to SSG.GZFF-184.88 = 371.74 FF 31 Cu= 371.74ff (using binery logic) 111116 x 6=31Ce thus Cu= 11.99 FF *This uses default vacceter copacitances, not considering changes due to vcont. 6) Use current us gm plot to determine widths of transistors -increasing was sutcles for increased for (hips with Q) but also mereoses Go & CDB.