#### Table of Content

Page 1	01.Index and Notes
Page 2	02.Revision History
Page 3	03.Block Diagram
Page 4	04. Power Diagram
Page 5	05. Power Sequence/IO Domain Map
Page 6	06.Reset Map/Clock Map
Page 7	07.12C Bus Map
Page 8	08.UART Map
Page 10	10.RK3566_Power/GND
Page 11	11.DC In&System
Page 12	12.RK3566_OSC/PLL/PMUIO
Page 13	13.RK3566_Flash/SD Controller
Page 14	14.RK3566_USB/PCIe/SATA PHY
Page 14 Page 15	
	15.RK3566_SARADC/GPIO
Page 16	16.RK3566_VI Interface
Page 17	17.RK3566_VO Interface_1
Page 18	18.RK3566_RGMII Interface
Page 19	19.RK3566_Audio Interface
Page 20	20.Power_PMIC
Page 21	21.Power_DC IN
Page 23	23.Power_Flash Power Manage
Page 24	24.E-ink Interface
Page 25	25.USB2/USB3 Port
Page 26	26.DRAM-LPDDR4_1X32bit_200P
Page 29	29.GPIO Bus
Page 30	30. CAMERA
Page 31	42.Flash-MicroSD Card
Page 32	32.LCD EDP
Page 33	33.LCD MIPI
Page 37	37.Ethernet PHY
Page 40	40.Flash-eMMC Flash
Page 41	41.PCIe Interface
Page 42	42.Flash-MicroSD Card
Page 50	50.VO Digital Video Out
Page 61	61.WIFI/BT SDIO Module Conn
Page 70	70.Audio Port SINGLE_SPK
Page 90	90.Sensor
Page 99	99.Mark/Hole/Heatsink

**Description** 

Note

**Option** 

# Notes

Component parameter description

1. DNP stands for component not mounted temporarily

2. If Value or option is DNP, which means the area is reserved without being mounted


Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.


PINE64 ₱ PINE64 Project: Quartz64 Model-A Schematic 20210427 Index and Notes Wednesday, November 25, 2020 V2.0 Designed by: Daniel.J Reviewed by: Default Sheet:

Revision History


Version	Date	Ву	Description	Remark
1.0a	2020/12/15	skyth-tech	Model A SBC Released	
2.0	2021/04/27	skyth-tech	Production board version	

₽ PIN	E64	PI	NE64				
Project:	Quartz64	Quartz64 Model-A Schematic 20210427					
File:	Revision	history					
Date:	Wednesday, I	Wednesday, November 25, 2020			V2.0		
Designed by:	Daniel.J	aniel.J Reviewed by: Default			2 of 99		





# Power Sequence & Power Path assignment





Power Source	PMIC Channel	Supply Limit	Power Supply Name	Time Slot	Default Voltage	Work Status	Sleep Status
VCC_SYS	RK817-5_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	ON
VCC_SYS	RK817-5_BUCK2	2.5A	VDD_NPU,VDD_GPU	Slot:2	0.9V	ON	OFF
VCC_SYS	RK817-5_BUCK3	1.5A	VCC_DDR	Slot:3	<b>ADJ</b> FB=0.8V	ON	ON
VCC_SYS	RK817-5_BUCK4	1.5A	VCC_3V3	Slot:4	3.3V	ON	OFF
	RK817-5_LDO1	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON
VCC_SYS	RK817-5_LDO2	0.4A	VDDA_OV9	Slot:1	0.9V	ON	OFF
	RK817-5_LDO3	0.1A	VDDAOV9_PMU	Slot:1	0.9V	ON	ON
	RK817-5_LDO4	0.4A	VCCIO_ACODEC	N/A	1.8V	ON	OFF
VCC_SYS	RK817-5_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF
	RK817-5_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON
	RK817-5_LDO7	0.4A	VCC_1V8	Slot:2	1.8V	ON	OFF
VCC_SYS	RK817-5_LDO8	0.4A	VCC1V8_DVP	N/A	1.8V	ON	OFF
	RK817-5_LDO9	0.4A	VCC2V8_DVP	N/A	2.8V	ON	OFF
VCC_BAT	RK817-5_RESETn			Slot:4+5			
VCC_BAT	RK817-5_BOOST RK817-5_OTG	1.5A	VCC5V_MIDU VBUS	N/A	5.0V	ON	OFF
VCC_3V3	Switch		VCC3V3_SD	Slot:4	3.3V	ON	OFF
VCC_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF

## 10 Power Domain Map


		Support 10 Voltage		Assignment IO Domain Voltage			
IO Domain	Pin Num	3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	Notes
PMUI 01	1P16	YES	NO	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUI 02	1N15	YES	YES	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	1D13	YES	YES	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCC102	1C13	YES	YES	VCCIO_FLASH	VCC_1V8	1.8V	FLASH_VOL_SEL = 1> VCCIO_FLASH = 1.8V
vcc103	1F17	YES	YES	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	1E16	YES	YES	VCCIO4	VCC1V8_PMU	1.8V	
VCC105	1N5 1N6	YES	YES	VCCIO5	VCC_1V8	1.8V	
VCC106	1L4 1L5	YES	YES	VCC1O6	VCC1V8_DVP	1.8V	
VCC107	1N8	YES	YES	VCCIO7	VCC_3V3	3.3V	

Ş P	INE64	PIN	IE64					
Project:	Quartz6	Quartz64 Model-A Schematic 20210427						
File:	Power 9	Sequence	& IO Pow	er Do	main Map			
Date:	Wednesday, N	Wednesday, November 25, 2020			V2.0			
Designed by:	Daniel.J	Reviewed by:	Default	Sheet:	5 of 99			






# I2C MAP






₽IN	NE64	PII	√E64					
Project:	Quartz	Quartz64 Model-A Schematic 20210427						
File:	I2C Bu	I2C Bus Map						
Date:	Wednesday,	Wednesday, November 25, 2020			V2.0			
Designed by:	Daniel.J Reviewed by: Default			Sheet:	7 of 99			

#### UART MAP







1	🗦 PIN	IE64	PIN	E64					
Pro	ject:	Quartz	Quartz64 Model-A Schematic 20210427						
File	<b>e</b> :	UART	Мар						
Date	r:	Wednesday	Wednesday, November 25, 2020			V2.0			
Desi	aned by:	Daniel.J	Reviewed by:	Sheet:	8 of 99				





### RK3566\_F (DDR PHY)




₱ PINE64  PINE64								
Project:	Quartz6	Quartz64 Model-A Schematic 20210427						
File:	RK3566	RK3566 DDR Phy						
Date:	Wednesday, N	Wednesday, November 25, 2020			V2.0			
Designed by:	Daniel.J Reviewed by: Default			Sheet:	11 of 99			







## RK3566\_J(VCCIO3 Domain)




₽IN	NE64	PINE64					
Project:	Quartz6	Quartz64 Model-A Schematic 20210427					
File:	RK356	RK3566 Flash/SD Controller					
Date:	Wednesday, November 25, 2020			Rev:	V2.0		
Designed by:	Daniel.J	Daniel.J Reviewed by: Default			13 of 99		

#### RK3566\_V(USB2.0 HOST) RK3566\_U(USB3.0/SATA/QSGMII/PCIe2.0 x1) 90ohm ± 10% USB2.0 OTG\_0 USB2.0 (for HOST\_2 and HOST\_3) HS/FS/LS 90ohm ± 10% //USB\_OTGO\_VBUSDET USB OTGO VBUSDET (Download Port) USB\_OTGO\_ID 100nF USB\_HOST2\_I X5R 10V C0402 90ohm ± 10% 90ohm ± 10% USB2.0 HOST\_1 USB\_HOST3\_D USB HOST3 D USB\_HOST1\_DI HS/FS/LS USB HOST1 D USB3\_AVDD\_0V9 USB3\_AVDD\_0V9 USB2.0 Power 120R-100MHz (for OTG 0 and HOST 1) USB\_AVDD2\_0V9 USB\_AVDD1\_0V9 USB3\_AVDD\_1V8 VCCA\_1V8 120R-100MHz USB3\_AVDD\_1V8 Hz 5% R0402 R1<mark>B</mark>23 USB\_AVDD1\_1V8 USB3 AVDD 3V3 USB AVDD2 1V VCC\_3V3 USB2 AVDD 3V3 VCC 3V3 HSB AVDD1 3V C1401 C1402 HISB AVIDD 2 3V 100nF 100nF 100nF MULTI PHY U S × X5R X5R 100nF (SS for USB3.0 HOST or SATA3\_1) 10V 10V 1.0V 100nF 100nF X5R 10V 100 BGA565 15R5X14R4X0R90 10V C0201 C0201 ~ C0201 B3\_HOST1\_SSTXP USB3\_HOST1\_SSTXp/SATA1\_TXp USB3 HOST1 SSTXn/SATA1 TXn USB3\_HOST1\_SSTXN 90ohm ± 10% //HERR HOSTI SERVE USB3\_HOST1\_SSRXp/SATA1\_RXp USB3\_HOST1\_SSRXn/SATA1\_RXn 90ohm ± 10% USB3 HOST1 SSRXN MULTI PHY P S (PCIE2.0 or SATA3 2) >PCIE20 TXP 41 85ohm ± 10% PCIE20\_TXp/SATA2\_TXp PCIE20 TXn/SATA2 TX PCIE20\_RXP PCIE20\_RXp/SATA2\_RXp 85ohm ± 10% APCTEON PERCIND PCIE20\_REFCLKN 100ohm ± 10% MULTI PHY Power MULTI\_PHY\_AVDD\_0V9 VDDA\_0V9 (for MULTI PHY U\_S and P\_S) MULTI\_PHY\_AVDD\_0V9 MULTI\_PHY\_AVDD\_1V8 MULTI\_PHY\_AVDD\_1V8 C1408 C1409 100nF 4.7uF X5R X5R 10V 86.3V C1410 C1407 100nF \_4.7uF 4.7uF X5R 6.3V C0402 BGA565\_15R5X14R4X0R90 C0201 C0201 C0402 Note: Caps of between dashed green lines and U1000 PINE64 PINE64 should be placed under the U1000 package. Other caps should be placed close to the U1000 package Project: Quartz64 Model-A Schematic 20210427 RK3566 USB/PCIe/SATA PHY Wednesday, November 25, 2020 Designed by: Daniel.J Reviewed by: Default


V2.0

Sheet:



#### RK3566\_P(MIPI\_CSI\_RX) MIPI CSI RX 100ohm ± 10% MIPI\_CSI\_RX\_D0-3 Sensor1 x4Lane MIPI\_CSI\_RX\_CLK0 MIPI\_CSI\_RX\_D MIPI\_CSI\_RX\_D MIPI\_CSI\_RX\_D2P MIPI\_CSI\_RX\_D2N MIPI\_CSI\_RX\_D0-1 Sengori v21.ane MIPI CSI RX CLKO MIPI\_CSI\_RX\_D3P MIPI\_CSI\_RX\_D3N Option2 MIPI\_CSI\_RX\_CLK MIPI\_CSI\_RX\_CLK MIPI\_CSI\_RX\_D2-3 MIPI\_CSI\_RX\_CLK1 MIPI\_CSI\_RX\_CLK: MIPI\_CSI\_RX\_CLK: C1600 100nF X5R 10V C0201

#### RK3566\_M(VCCIO6 Domain)




Mode	16bit	12bit	10bit	8bit
CIF_D0	D0			
CIF_D1	D1			
CIF_D2	D2			
CIF_D3	D3			
CIF_D4	D4	D0		
CIF_D5	D5	D1		
CIF_D6	D6	D2	D0	
CIF_D7	D7	D3	D1	
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support B7601 YCbcr 422 8bit input Support B7656 YCbcr 422 8bit input Support B78 87/01/2bit input Support B71120 YCbcr 422 87 Support B71120 YCbcr 422 87 Support B71120 YCbcr 422 87 Support B71120 YCbcr 422 8bit input

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

		PINE64			
Project:	Quartz64 Model-A Schematic 20210427				
File:	RK3566 VI Interface				
Date:	Wednesday, I	nesday, November 25, 2020		Rev:	V2.0
Designed by:	Daniel I	Reviewed by:	Defouit	Sheet	16 of 99



BGA565\_15R5x14R4x0R90

Other caps should be placed close to the U1000 package

Caps of between dashed green lines and U1000 should be placed under the U1000 package.

Other caps should be placed close to the U1000 package

4.7uF 4.7uF

Project: Quartz64 Model-A Schematic 20210427

RK3566 VO Interface 1

Designed by: Daniel.J Reviewed by: Default


PINE64


V2.0

17 of 99


Sheet:

X5R 6.3V — C0402










#### Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package

<b>₽</b> PIN	E64	PINE64			
Project:	Quartz64 Model-A Schematic 20210427				
File:	RK3566 Audio Interface				
Date:	Wednesday, November 25, 2020			Rev:	V2.0
Designed by:	Daniel.J	Reviewed by:	Default	Sheet:	19 of 99







## VDD\_CPU\_EXT





₽IN	NE64	PINE64				
Project:	Quartz64 Model-A Schematic 20210427					
File:	Power DC IN					
Date:	Wednesday, November 25, 2020			Rev:	V2.0	
Designed by:	Daniel J	Reviewed by:	Default	Sheet:	22 of 99	



	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL> Logic=L(Default)







Note:
FLASH\_VOL\_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven

<b>₽</b> PIN	E64	PINE64			
Project: Quartz64 Model-A Schematic 20210427				0427	
File:	File: Flash Power Manage				
Date:	Wednesday, November 25, 2020			Rev:	V2.0
Designed by:	Daniel.J	Reviewed by:	Default	Sheet:	23 of 99

4

2

Reviewed by

Shee

