University of Asia Pacific

Department of Computer Science and Engineering

Mid-Semester Examination Spring-2021

Program: B.Sc. in CSE

Course Title: Design and Testing of VLSI Course No. 457 Credit: 3.00 Time: 1.00 Hour. Full Mark: 60

There are Four Questions. Answer three questions including Q-1 and Q-2.

1. Sketch a transistor-level schematic for a compound CMOS logic gate for the following a. function:

$$F = (A+B).(C+D)$$

- Briefly explain how to choose an appropriate model for Yield in a chip from defect 10 density information.
- 2. Consider a wafer with Defect density 2 defects/cm², clustering parameter 0.75, chip 20 width 6mm, chip length 7mm. Each wafer has 100 chips. The cost of processing a wafer is \$365.
 - i. Calculate the processing cost of 20 chips.
 - Calculate the processing cost per chip if the chip area is increased by 20% ii.
- Silicon is doped so that its Fermi level has gone close to 2 eV of Valence Band. **3.** a.

- Determine the doping level. i.
- Determine the doping level if Fermi level had gone close to 2 eV of ii. Conduction Band.
- What type of semiconductor does it become after doping in i & ii respectively? Briefly b. explain why in your own words?

OR

- Consider an nMOS transistor with W/L = 10. In this process, the gate oxide thickness is 4. 10 100 Å and the mobility of electrons is 350 cm²/V· s. The threshold voltage is 1 V. Plot I_{ds} vs. V_{ds} for $V_{gs} = 5$ V.
 - Explain how did you get the point where saturation begins? 10

10