

Department of CSE

Name: Rashik Rahman

Reg ID: 17201012

Year: 4th

Semester: 2nd

Course Code: CSE 457

Course Title: Design and testing of VLSI

Date: 15.09.2021

"During Examination and upload time I will not take any help from anyone. I will give my exam all by myself."

University of Asia Pacific

Admit Card

Financial Clearance PAID

Registration No: 17201012 Student Name : Rashik Rahman

: Bachelor of Science in Computer Science and

Engineering



SI.NO.	COURSE CODE	COURSE TITLE	CR.HR.	EXAM. SCHEDULE
1	CSE 425	Computer Graphics	3.00	
2	CSE 426	Computer Graphics Lab	1.50	
3	CSE 429	Compiler Design	3.00	
4	CSE 430	Compiler Design Lab	1.50	
5	BUS 401	Business and Entrepreneurship	3.00	
6	BUS 402	Business and Entrepreneurship Lab	0.75	
7	CSE 457	Design and Testing of VLSI	3.00	
8	CSE 458	Design and Testing of VLSI Lab	0.75	
9	CSE 400	Project / Thesis	3.00	


- 1. Examinees are not allowed to enter the examination hall after 30 minutes of commencement of examination for mid semester examinations and 60 minutes for semester final examinations.
- 2. No examinees shall be allowed to submit their answer scripts before 50% of the allocated time of examination has elapsed.
- 3. No examinees would be allowed to go to washroom within the first 60 minutes of final examinations.
- 4. No student will be allowed to carry any books, bags, extra paper or cellular phone or objectionable items/incriminating paper in the examination hall. Violators will be subjects to disciplinary action.

This is a system generated Admit Card. No signature is required.

Admit Card Generation Time: 12-Sep-2021 03:31 PM

Answer to the Q. No. 1(6)

We know in NAND cmos, Nonos is sension senies and pmos in parallel. And in NOR emos, NMOS is in parallel and PMOS in senies.





Answer to the Q.NO.1(b)

There are 4 models of Vield depending on the defect density information. These are the followings

i) The Poisson Models

In this model defect density is constant across each wafen and from wafen to wafen. For this model yield equation is, $Y = e^{-AD}$ where A is chip area and D is defect density.

ii) The Murph Model:

In this model defect density tends to increases towards the edge of the water and defect density varies across the water and from density varies across the water and from water to water. For this model yield equation

iii) The seed model:

In this model the defects tends to dustens and money clusters are sonned. Here defect density many clusters are sonned and from water to varies across the waser and from water to waser. Here, $\Phi Y = \frac{1}{1+AD}$

ir) The Moone Model:

In this would defects tends to cluster at the edge of the water. For this reason we may see higher defect density chuster neare the edges. Here, Y= e-VAD

Except these four rules we may have to use another rule when a centain parameter alpha (a) is given. Alpha is a clustering parameter. Then yield equation would be, $Y = (1 + \frac{Ad}{d})^{-d}$.

Answer to the Q.No.Z (a)

Hene,

Defect density, ad = 2 the defect/cm² Clustering parameter, d = 6.75Chip area, A = 6x7 mm² = 42 mm² = 0.42 cm²

Each waden has loo drips and processing cost of water is 0 365 #.

Yield,
$$Y = (14 - \frac{Ad}{d})^{-\alpha}$$

$$= (1+10.9185)^{-\alpha.75}$$

$$= 110.9185 (2.12)^{-\alpha.75}$$

$$= 1.0.9185 (2.12)$$

$$= 1.919. 0.599. 0.569$$

Processin cost pen chip=
$$\frac{365}{100 \times 19900569}$$
 $\frac{365}{100 \times 0.569}$ #

= $\frac{1.9}{6.414}$ #

6.414

... ~ of 20 chips = $\frac{6.414}{100 \times 20}$ #

If the chipsize is increase by 20% then spield would be =, Y= (0.42 × 1.2x2)-0.75

$$Y = \left(\frac{0.92 \times 1.2 \times 2}{0.75} + 1\right)^{-0.75}$$

= (2.344)-0.75

 $V = \left(\frac{0.92 \times 1.2 \times 2}{0.75} + 1\right)^{-0.75}$ here we increase onea by 120%. Hus multiply area with $\frac{120}{100}$ = 1.2

after on size chip cize increased then the water contains 100/1.2 = 83 chips.

Answer to the Q. No.4(a)

Guven,

$$W/L = 10$$

 $tox = 100 \text{ A} = 100 \times 10^{-8} \text{ cm}$
 $M = 350 \text{ cm}^2$
 $M = 350 \text{ cm}^2$

We know,

= 3.451 × 10-7 0 F/cm2

Cox is the capacitance per unit area of the gate oxide.



Pwe know,


$$\beta = \mu C_{0x} \frac{\omega}{L}$$
= 350x 3.45/X/0⁻⁷ x 10 $\frac{cm^{2}}{V.5}$ x $\frac{F}{cm^{2}}$
= 1.21×10⁻³ $\frac{A}{V^{2}}$ $\frac{F - A.5}{V}$

Now

Saturation point,
$$V_{GT} = V_{98} - V_{4}$$

$$= (5-1) V$$

$$= 4 V_{4}$$



$$Ids = \beta \left(\frac{V_{017} - \frac{V_{08}}{2}}{2} \right) V_{08} = 1.21 \times 10^{-3} (4 - 32) \times 3$$
$$= 9.075 \times 10^{-3}$$

Fon,
$$V_{ds} = 4$$
,
$$I_{ds} = \frac{P}{2} V_{at}^2 = \frac{1.21 \times 10^{-3}}{2} \times 4^2$$

Answer to the Q. No. 4 (b)

Where Vas = Vat happens at that point saturation stants. We know Vas = Vas - Vat So to get the point satto saturation point Vas we can use the following equation,

We vat = Vas - Vat . - (i)

Where,

Voit = saturation point

Vos = voltage difference between gate and sounce

vt = threshold voltage

W Vds = voltage différence between drain and sounce.

So we can say that when

Scanned with CamScanner