# Why Parallel Computation Matters Why Sequential Performance Can't Improve (much) **Parallel Computation** Mark Greenstreet

CpSc 418 - Jan. 4, 2017

### Outline:

- Why Parallel Computation Matters
- Course Overview
- Our First Parallel Program
- The next month
- Table of Contents
- cc Unless otherwi

Clock Speed and Power of Intel Processors vs. Year Released dia CPU-Power, 2011 • In the good-old days, processor performance doubled roughly

- every 1.5 years.

  Single thread performance has seen small gains in the past 14
- years.

  ► Too bad. If it had, we would have 1000GHz CPUs today. ③
- · Need other ways to increase performance

# Power

- . CPUs with faster clocks use more energy per operation than
- · For mobile devices: high power limits battery life For desktop computers and gaming consoles: cooling high-power chips requires expensive hardware.
- For large servers and clouds, the power bill is a large part of the operating cost.
- The memory bottleneck.

More Barriers to Sequential Performance

- Accessing main memory (i.e. DRAM) takes hundreds of clock cycles.But, we can get high bandwidth.
- Limited instruction-level-parallelism.
  - CPUs already execute instructions in parallel.
     But, the amount of this "free" parallelism is limited.
- Design complexity.
- Designing a chip with 100 simple processors is way easier than designing a chip with one big processor.
- Reliability. ▶ If a chip has 100 processors and one fails, there are still 99
- good ones.

  If a chip has 1 processor and it fails, then the chip is useless.
- See [Asanovic et al., 2006].

# **Parallel Computers**

- Mobile devices:
  - multi-core to get good performance on apps and reasonable battery life.
- many dedicated "accelerators" for graphics, WiFi, networking video, audio, . .
- Desktop computers
- multi-core for performanceseparate GPU for graphics
- Commercial servers

  - multiple, multi-core processors with shared memory.
     large clusters of machines connected by dedicated networks

- Why Does Parallel Computation Matter?

- ► Topics
  ► Syllabus
  ► The instructor and TAs
  - The textbook(s)
  - roughly one HW every two weeks March 1, in class Homework: Midterm: Final: Mini-Assir
- Plagiarism please don't Learning Objectives
- Our First Parallel Program

# Topics

- Parallel Architectures
- Parallel Performance
- Parallel Algorithms
- Parallel Programming Frameworks

# Parallel Architectures

- There isn't one, standard, parallel architecture for everything.
- we have:

  Multi-core CPUs with a shared-memory programming model.

  Used for mobile device application processors, laptops, desktops, and many large data-base servers.

  Networked clusters, byloidly running linux. Used for web-servers and data-mining. Scientific supercomputers are typically huge clusters with dedicated, high-performance networks.
- - GPUs, video codecs, WiFi interfaces, image and sound processing, crypto engines, network packet filtering, and
- programming paradigm

## Parallel Performance

The incentive for parallel computing is to do things that wouldn't be practical on a single processor

- Performance matters.
- We need good models:
  - Counting operations can be very misleading "adding is free."
     Communication and coordination are often the dominant
- costs. We need to measure actual execution times of real programs.
- ► There isn't a unified framework for parallel program
- performance analysis that works well in practice. It's important to measure actual execution time and identify
- where the bottlenecks are
- Key concepts with performance ► Amdahl's law, linear speed up, overheads

# Parallel Algorithms

- We'll explore some old friends in a parallel context
  - Sum of the elements of an array
     matrix multiplication
     dynamic programming.
- · And we'll explore some uniquely parallel algorithms:
- Bitonic sort
- mutual exclusion
- producer consumer

# Parallel Programming Frameworks

- Erlang: functional, message passing parallelism
- Avoids many of the common parallel programming errors: races and side-effects.
- You can write Erlang programs with such bugs, but it takes extra effort (esp. for the examples we consider).

  Allows a simple presentation of many ideas.

  But it's slow, for many applications, when compared with C
- C++.
  OTOH, it finds real use in large-scale distributed systems
- CUDA: your graphics card is a super-computer

  Excellent performance on the "right" kind of problem.

  The data-parallel model is simple, and useful.

- Jan. 4– 9: Course overview, intro. to Erlang programming.
  Jan. 11–18: Parallel programming in Erlang, reduce and scan

- March: CUDA and other topics
- Note: I'll make adjustments to this schedule as we go.

### Administrative Stuff - Who

- - ► Mark Greenstreet, mrg@cs.ubc.ca

  - | ICCS 323, (604) 822-3065 | Office hours: Tuesdays, 1pm 2:30pm, ICCS 323
  - ▶ lan Mitchell, mitchell@cs.ubc.ca
    - □ ICCS 217. (604) 822-2317 Office hours: Fridays, 12noon – 1pm, ICCS 217
- The TAs
   Devon Graham,
   Chenxi Liu, drgraham@cs.ubc.ca chenxil@cs.ubc.ca
- shen.carolyn@gmail.com krx.sky@gmail.com Brenda Xiong,
- Course webpage: http://www.ugrad Online discussion group: on piazza.

Textbook(s)

- For Erlang: Learn You Some Erlang For Great Good, Fred Hébert,
   Free! On-line at <a href="http://learnyousomeerlang.com">http://learnyousomeerlang.com</a>.
   You can buy the dead-tree edition at the same web-site if you like.
- For CUDA: Programming Massively Parallel Processors: A Hands-on Approach (2<sup>nd</sup> or 3<sup>rd</sup> ed.), D.B. Kirk and W-M.W. Hwu. Please get a copy by late February – I'll assign readings start after the midterm. It's available at amazon.ca and many other
- Il hand-out copies of some book chapters:

  Princples of Parallel Programming (chap. 5), C. Lin & L. Snyder for the reduce and scan algorithms.

  An Introduction to Parallel Programming (chap. 2), P.S. Pacheco for a survey of parallel architectures.

  Probably a few journal, magazine, or conference papers.

### Why so many texts?

- There isn't one, dominant parallel architecture or programming
- The Lin & Snyder book is a great, paradigm independent
- . But, I've found that descriptions of real programming frameworks lack the details that help you write real code
- . So, I'm using several texts, but ➤ You only have to buy one! ⓒ

### Grades

- Collaboration policy
- nna reievant material in the text books, other book, on the web, etc. You are expected to work out your own solutions and write your own code. Discussions as described abort with the material. Your solutions must be your own. You must properly cite ursolutions must be your own. You must properly cite you collaborators and you stide sources that you used. You don't need to cite material from class, the textbooks, or meeting with the Tas or instructor. See slide 22 for more on the plagiarism policy.

- Each assignment has an "early bird" date before the main date.
   Turn in you assignment by the early-bird date to get a 5% bonus
   No late homework accepted.

Exams

- Midterm, in class, on March 1
- Final exam will be scheduled by the registrar.
- Both exams are open book, open notes, open homework and solutions open anything printed on paper.
  - You can bring a calculator. You can bring a calculator.
     No communication devices: laptops, tablets, cell-phones, etc.

# Mini-Assignments

- Mini-assignments Worth 20% of points missed from HW and exams
  - If your raw grade is 90%, you can get at most 2% from the minis. Missing one or two isn't a big deal. ☐ If your raw grade is 70%, you can get 6% from the minis. This can move your letter grade up a notch (e.g. C+ to
  - If your raw grade is 45%, you can get up to 11% from the minis. Do the mini-assignments I hate turning in failing grades.
  - ► The first is at
  - and due lan 9 and due Jan. 9.

    If you are on the course waitlist, we will select from the students who submit acceptable solutions to Mini Assignment 1 to fill any slots that open up.

# **Bug Bounties**

- If the error would have prevented solving the problem, then
  the extra credit is the same as the value of the problem.
   Smaller errors get extra credit in proportion to their severity.
   Likewise, bug bounties are awarded (as homework extra credit) for
  finding errors in mini-assignments, lecture slides, the course
  web-pages, code I provide, etc.
- The midterm and final have bug bounties awarded in midterm and final exam points respectively.

# RawGrade = 0.35 \* HW + 0.25 \* MidTerm + 0.40 \* Final

 $BB = 0.35 * BB_{HW} + 0.25 * BB_{MT} + 0.40 * BB_{FX}$ 

eGrade = min(RawGrade + MiniBonus + BB, 1) × 100%

# Plagiarism

- I have a very simple criterion for plagiarism:
   Submitting the work of another person, whether that be another st something from a book, or something off the web and representing own is plagiarism and constitutes academic misconduct.
- If the source is clearly cited, then it is not academic misconduct. If you tell me "This is copied word for word from Jame Foo's solution" that is not academic misconduct. It will be graded as one solution for two people and each will get half credit. I guess that you could by telling me how much credit each of you should get, but Yen ever head anyone by this before. I encourage you to discuss the homework problems with each other.
  If you're brainstorming with some friends and the key idea for a solution
  up, that's OK. In this case, add a note to your solution that lists who you
  collaborated with
- More details at:

### Learning Objectives (1/2)

problems

Lists

- Parallel Algorithms Familiar with parallel patterns such as reduce, scan, and tiling and can apply them to common parallel programming
- Can describe parallel algorithms for matrix operations. sorting, dynamic programming, and process coordination

  Parallel Architectures
- Can describe shared-memory, message-passing, and SIMD
- Can describe a simple cache-coherence protocol.

  Can identify how communication latency and bandwidth are
- limited by physical constraints in these architectures Can describe the difference between bandwidth and inverse latency, and how these impact parallel architectures.

# Learning Objectives (2/2)

- Understands the concept of "speed-up": can calculate it from simple execution models or measured execution times.
   Can identify key bottlenecks for parallel program performance including communication latency and bandwidth, synchronization overhead, and intrinsically sequential code.

Lists traversal example: sum

- Can implement simple parallel programs in Erlang and CUDA.
  Can describe the differences between these paradigms.
  Can identify when one of these paradigms is particularly well-suited (or badly suited) for a particular application.

- Why Does Parallel Computation Matter?
- Our First Parallel Program

- Erlang Intro very abbreviated!
- Erlang is a functional language:
   Variables are given values when declared, and the value never changes.
- ► The main data structures are lists. [Head | Tail], and tuples (covered later).

  Extensive use of pattern matching. • The source code for the examples in this lecture is available at:
- [1, 4, 9, 16, 25, 36, 49, 64, 81, 100] is a list of 10
- If L1 is a list, then [0 | L1] is the list obtained by prepending lement 0 to the list L1. In more detail: 1> L1 = [1, 4, 9, 16, 25, 36, 49, 64, 81, 100]. [1, 4, 9, 16, 25, 36, 49, 64, 81, 100]
- 22 L2 [0 | L1]. [0, 1, 4, 9, 16, 25, 36, 49, 64, 81, 100] 32 L3 = [0, L1]. [0, [1, 4, 9, 16, 25, 36, 49, 64, 81, 100]] Of course, we traverse a list by using recursive functions

- um(List) ->
  if (length(List) == 0) -> 0;
   (length(List) > 0) -> hd(List) + sum(tl(List)) Length (L) returns the number of elements in list L.  $\bullet$  hd (L) returns the first element of list L (the head), and throws an
  - exception if L is the empty list. 1. hd([1]) = 1 as well.
  - $\bullet$  t1 (L) returns the list of all elements after the first (the tail).

  - See sum\_wo\_pm ("sum without pattern matching") in simple.erl

- Domain specific processors
- As a consequence, there isn't one, standard, parallel

# Syllabus

- January: Erlang
- Jan. 20–27: Parallel architectures
  Jan. 29–Feb. 6: Performance analysis
- February: Erlang, Midterm
- Feb. 8–17: Sorting Feb. 20–19: Midterm break. Feb. 27: Midterm Review Mar. 1: Midterm
- Mar. 3-10: Introduction to SIMD and CUDA.

  Mar. 13-24: More algorithms in CUDA (and a bit of Erlang)

  Mar. 27-Apr. 6: Map-Reduce, Mutual Exclusion, & More Fun.

- - see description on slide 19

- If I make a mistake when stating a homework problem, then the first person to report the error gets extra credit.
- If the error would have prevented solving the problem, then

- If you find an error, report it.
  - Suspected errors in homework, lecture notes, and other course materials should be posted to plazza.
     The first person to post a bug gets the bounty.
     Bug-bounties reward you for looking at the HW when it first comes out, and not waiting until the day before it is due.
- Parallel Performance
- Parallel Programming Frameworks

# Lecture Outline

- ► Erlang quick start
  ► Count 3s
  ► Counting 2 to 1:

- Homework
  - You are welcome and encouraged to discuss the homework problems with other students in the class, with the TAs and me, and find relevant material in the text books, other book, on the web, etc.
- Late policy
- Grades: the big picture
  - MiniBonus = 0.20 \* (1 min(RawGrade, 1)) \* Mini
- Course Overview
- Count 3s
  Count 3s
  Count 3's in parallel
  The root process
  Spawning worker pr
  The worker process
  Running the code

### sum([]) -> 0; sum([Head | Tail]) -> Head + sum(Tail). count3s([]) -> 0; count3s([3 | Tail]) -> 1 + count3s(Tail); count3s([Other | Tail]) -> count3s(Tail) 1> c(count3s). {ok,count3s} $sum\left(\left[\text{Head} \mid \text{Tail}\right]\right) \text{ matches any non-empty list with Head being bound to the value of the first element of the list, and $\operatorname{Tail}$ begin bound to the list of all the other elements.}$ {ok, count3s; 2> L20 = count3s:rlist(20,5). [3,4,5,3,2,3,5,4,3,3,1,2,4,1,3,2,3,3,1,3] 3> count3s:count3s(L20). • We'll need to put the code in an erlang module. See count3s in More generally, we can use patterns to identify the different cases for a function. This can lead to very simple code where function definitions follow count3s.erl for the details. To generate a list of random integers, count3s.erf uses the function <u>rlist(N, M)</u> from course <u>Erlang library</u> that returns a list of N integers randomly chosen from 1..M. 4> count3s:count3s(count3s:rlist(1000000,10)). the structure of their arguments. 5> q(). ok • See sum in simple.erl The code is in 6> bash-3.2\$ Preview of the next month **Review Questions** Supplementary Material **Erlang Resources** on to Erlang Programming Learn You Some Erlang, the first eight sections – Introduct through Recursion. Feel free to skip the stuff on bit syntax Learn You Some Erlang and shart componensions. see and Message. Learn You Some Erlan, Higher Order Functions and Learn You Some Erlan, Higher Order Functions and The Historibee's Guides. If wough More on Multiprocessing Homework 1 goes out (due Jan. 18) — Erlang programming Mini-Assignment 2 goes out (due Jan. 15) Mini-Assignment 2 goes out (due Jan. 15) Name one, or a few, key reasons that parallel programming is moving into mainstream applications. http://learnyousomeerlang.com An on-line book that gives a very good introduction to Erlang. It has great answers to the "Why is Erlang this way?" kinds of questions, and it gives realistic assessments of both the strengths and limitations of Erlang. January 9: Process How does the impact of your mini assignment total on your final grade depend on how you did on the other parts of the class? Erlang Resources What are bug-bounties? January 11: Reduce Reading: Bibliography Erlang Examples: What is the count 3's problem? Learn You Some Erlang, Errors and Exceptions through A Short Visit to Common Data Structures • Table of Contents - at the end!!! • How did we measure running times to compute speed up? My lecture notes that walk through the main features of Erlang January 13: Scan nuary 13: Scan Reading: Lin & Snyder, chapter 5, pp. 112–125 Mini-Assignment 2 due 10:00am nuary 16: Generalized Reduce and Scan Homework: Homewor ▶ Why did one approach show a speed-up greater than the with examples for each. Try it with an Erlang interpreter running in another window so you can try the examples and make up your own as you go. This will cover everything you'll need to make it through all (or most) of what we'll do in class, but it doesn't explain how to think in Erlang as well as "Learn You Some Erlang" or Armstrong's Erlang book (next slide). why did the approach show that the parallel version was slower than the sequential one? January 16: Generalized Reduce and Scan Homework: Homework 1 deadline for early-bird bonus (11:59pm) Homework: Degoes out (due Feb. 1) – Reduce and Scan January 18: Reduce and Scan Examples Homework: Homework 1 due 11:59pm More Erlang Resources Getting Erlang Starting Erlang Bibliography The erlang.org tutorial Krste Asanovic, Ras Bodik, et al. The landscape of parallel computing research: A view from Berkeley. Somewhere between my "Erlang Examples" and "Learn You Technical Report UCB/EECS-2006-183, Electrical Engineering an Computer Science Department, University of California, Berkeley, December 2006. You can run Erlang by giving the command erl on any departmental machine. For example: Linux: bowen, thetis, lin01, ..., lin25, ..., Start the Erlang interpreter. Some Erlang. theis % erl Erlang/OTP 18 [erts-7.0] [source] ... Erlang Language Manual http://www.erlang.org/doc/reference\_manual/users\_guide.htm My go-to place when looking up details of Erlang operators, etc. all machines above are .ugrad.cs.ubc.ca, e.g. Eshell V7.0 (abort with AG) bowen.ugrad.cs.ubc.ca, etc. On-line API documentation: http://www.erlang.org/erldoc. The book: Programming Erlang: Software for a Concurrent World, You can install Erlang on your computer Microprocessor quick reference guide. http://www.intel.com/pressroom/kits/quickrefyr.htm, June 2013. ► Erlang solutions provides packages for Windows, OSX, and the most common linux distros Joe Armstrong, 2007, The Erlang interpreter evaluates expressions that you type https://www.erlang-solutions.com/resources/download.html Note: some linux distros come with Erlang pre-installed, but it might be an old version. You should probably install from the link above. Very well written, with lots of great examples. More than you'll need for this class, but great if you find yourself using Erlang for a List of CPU power dissipation. Expressions end with a "." (period). http://en.wikipedia.org/wiki/List\_of\_CPU\_p April 2011. More resources listed at <a href="http://www.erlang.org/doc.html">http://www.erlang.org/doc.html</a>. accessed 26 July 2011. Table Of Contents (1/2) Table Of Contents (2/2) Objectives Introduction to Erland Motivation ◆ Course Overview Topics Mark Greenstreet Computer Architecture Performance Analysis Algorithms Languages, Paradigms, and Frameworks Our First Parallel Program . Learn/review key concepts of functional programming: ► Introduction to Erlang ► The Count 3s Example Referential transparency. Structuring code with functions. CpSc 418 - January 6, 2016 Preview of the next month Structuring code man handle. Introduction to Erlang Basic data types and operations. Program design by structural decomposition. Writing and compiling an Erlang module. Review of this lecture Outline: Supplementary Material Erlang Resources Bibliography Table of Contents Erlang Basics

Running Erlang

bash-3.2\$ erl
Erlang/OTP 18 [erts-7.0] [source] ...

Eshell V7.0 (abort with AG)

## **Erlang Basics**

Numbers:
► Numerical Constants: 1, 8 # 31, 1.5, 1.5e3,
but not: 1 or 5 but not: 1. or .5
► Arithmetic: +, -, \*, /, div, band, bor, bnot, bsl, bsr, bxor

Homework
 Midterm and Final Exams
 Mini-Assignments
 Bug Bounties

Plagiarism Policy
 Learning Objectives

Booleans: Comparisons: =:=, =/=, =-, /=, <, =<, >, >=
Boolean operations (strict): and, or, not, xor
Boolean operations (short-circuit): andalso, orelse

Pattern Matching - first example

We can use Erlang's pattern matching instead of the if expression:

Constants: x, 'big DOG-2'
 Operations: tests for equality and inequality. Therefore pattern matching.

# Lists and Tuples

Count 3's: a simple example

Given an array (or list) with  ${\tt N}$  items, return the number of those elements that have the value  ${\tt 3}.$ 

Sonstruction: [1, 2, 3],

[Element1, Element2, ..., Element,N | Tail]

\*\*Operations: Ind,tl,length,++,-
\*\*Erlang5 list library, http://erlang.org/doc/man/lists.html
all,any,filter,fold1,foldr,map,nth,nthtail,seq,
sort,split,zipwith,and many more.

Construction: (1, dog, "called Rover")
Operations: element, estelement, tuple\_size.
Lists vs. Tuples:

\*\*Lists are typically used for an arbitrary number of elements of the same "type"-like arrays in C, Java, . . . .

\*\*Tuples are typically used for an inted number of elements of the varying types"—like a artex that for or an object in Java.

A Parallel Version

# Strings

What happened to strings?!

Functional programming

 Example, sorting a list Functions Supplementary Materia Table of Contents

Unless other and are mad

Well, they're lists of integers.
 This can be annoying. For example,

1> [102, 111, 111, 32, 98, 97, 114]. "foo bar"

By default, Erlang prints lists of integers as strings if every integer in the list is the ASCII code for a "printable" character.

Learn You Some Erlang discusses strings in the "Don't drink too much Kool-Aid" box for lists.

# **Functional Programming**

CS 418 – Jan. 6, 2016 2 / 26

Imperative programming (C, Java, Python, ...) is a programming model that corresponds to the von Neumann computer:
 A program is a sequence of statements.
 In other words, a program is a recipe that gives a step-by-step description of what to do to produce the desired result.
 Typically, the operations of imperative languages correspond to common machine instructions.
 Control-flow (if, for, while, function calls, etc.)
 Each control-flow construct can be implemented using branch, imma and call instructions.

Each control-flow construct can be implemented using branch, jump, and call instructions.

This correspondence between program operations and machine instructions simplifies implementing a good compiler.

Functional programming (Frang, Ilsa, scheme, Haskell, ML, ...) is a programming model that corresponds to mathematical definitions.

definitions.

A program is a collection of definitions.

These include definitions of expressions.

Expressions can be evaluated to produce results.

See also: the LYSE explanation.

### Erlang Makes Parallel Programming Easier

- a Friance is functional
- riang is functional

  Each variable gets its value when it's declared it never changes.

  Erlang eliminates many kinds of races another process can't change the value of a variable while you're using it, because the values of variables never change. Erlang uses message passing
   Interactions between processes are under explicit control of the
- programmer.

  Fewer races, synchronization errors, etc.

  Erlang has simple mechanisms for process creation and
- The structure of the program is not buried in a large number of calls to a complicated API.

programs more apparent and makes it easier to avoid many common pitfalls in parallel programming.

Big picture: Erlang makes the issues of parallelism in parallel

# Referential Transparency

- This notion that a variable gets a value when it is declared and that the value of the variable never changes is called referential transparency.
  You'll here me use the term many times in class I thought it would be a good idea to let you know what it means.
- . We say that the value of the variable is bound to the variable

- we say that the value of the variable is bound to the variable.
  Variables in functional programming are much like those in mathematical formulas:
  If a variable appears multiple places in a mathematical formula, we assume that it has the same value everywhere.
  This is the same in a functional program.
  This is not the case in an imperative program. We can declare x on line 17; assign it a value on line 20; and assign it another value on line 42.

- The value of x when executing line 21 is different than when executing line 43.

# Loops violate referential transparency

// merge, as in merge-sort
while(a! = null 66 b! = null) {
 if(a.key <= b.key) {
 last->next = a;
 last = a;
 a = a->next;
 last->next = null;
 } else {

- . Loops rely on changing the values of variables.
- Functional programs use recursion instead.
- See also the LYSE explanation.

### Life without loops

Use recursive functions instead of loops

Functional programs use recursion instead of iteration:

Anything you can do with iteration can be done with recursion.

But the converse is not true (without dynamically allocating data

- structures).

  Example: tree traversal.

# Example: Sorting a List

- The simple cases:
  - Sorting an empty list: sort ([]) ->
- Sorting a singleton list: sort ([A]) -> How about a list with more than two elements?
- Bubble sort (NO WAY! Bubble sort is DISGUSTING!!!)

- Let's figure it out.
- - Now, we just need to write split, and merge.

# Merge sort: Erlang code

- . If a list has more than one element:
  - Divide the elements of the list into two lists of roughly equal length.
     Sort each of the lists.
     Merge the sorted list.
- In Erlang:

# split(L)

Identify the cases and their return values according to the shape of L:  $\mbox{\tt \%}$  If  $\mbox{\tt L}$  is empty (recall that  $\mbox{\tt split}$  returns a tuple of two lists):

split([]) -> { % If t. split( % If L

# Finishing merge sort

An exercise for the reader – see slide 29.

Sketch:

CS 418 – Jan. 6, 2016 9 / 26

- ➤ Write merge (List1, List2) -> List12 see slide 30

  ➤ Write an Erlang module with the sort, split, and merge
- functions see slide 31
  ► Run the code see slide 33

### $\label{lists:map} \mbox{ lists:map} \mbox{ (Fun, List)} \mbox{ apply Fun to each element of List and return the resulting list.}$ % leafCount: count the number of leaves of a tree represented by a nested list leafCount([]) -> 0; % base case - an empty list/tree has no leaves often, the code just matches the shape of the data like CPSC 110, but pattern matching makes it obvious see slide 16 11> lists:map(fun(X) -> 2\*X+1 end, [1, 2, 3]). [3, 5, 7] 4> F = fun(X, Y) -> X\*X + #Fun<erl\_eval.12.52032458> 5> F(3, 4). leafCount([Head | Tail]) -> % recursive case leafCount(Head) + leafCount(Tail); leafCount(\_Leaf) -> 1; % the other base case - \_Leaf is not a list ${\tt lists:fold(Fun,\ Acc0,\ List)} \ \ {\tt use\ Fun\ to\ combine\ all\ of\ the\ elements\ of\ List\ in\ left-to-right\ order,\ starting\ with\ {\tt Acc0}.$ Fun expressions $$\label{eq:Factorial} \begin{split} &\text{Factorial} = \$ \ \ We \ can even \ write recursive fun \ expressions! \\ &\text{fun } \ \ \text{Fact} \ (0) \ \ \to 1; \\ &\text{Fact} \ (N) \ \ \ \text{when } \ \ \text{is.integer} \ (N) \ , \ \ N \ > 0 \ \ \to \ N* \ \text{Fact} \ (N-1) \end{split}$$ in-line function definitions see slide 17 12> lists:foldl(fun(X, Y) -> X+Y end, 100, [1, 2, 3]) Let's trv it end. 7> Factorial(3). Higher-order functions nt([1, 2, [3, 4, []], [5, [6, banana]]]) encode common control-flow patterns see <u>slide 18</u> For more explanation and examples: See Higher Order Functions in Learn You Some Erlang. See the lists module in the Erlang standard library. Example include 6 8 Fact(3). \* 1: variable 'Fact' is unbound 9 Factorial(-2). \* exception error: no function clause matching erleval'-inside-an-interpreted-fun-' (-2) 10 Factorial(frog). \* exception error: no function clause matching error. \* exception error: no function clause matching error. Notice how we used patterns to show how the recursive structure of leafCount follows the shape of the tree. List comprehensions \* all(Pred, List): true iff Pred evaluates to true for every element of List. \* any (Pred, List): true iff Pred evaluates to true for any element of List. common operations on lists see slide 19 • See Pattern Matching in Learn You Some Erlang for more explanation and examples. Tail call elimination Style guideline: if you're writing code with lots of if's hd's, and foldr (Fun, Acc0, List): like fold1 but combines elements in right-to-left order. makes recursion as fast as iteration (in simple cases) see <u>slide 20</u> $\pm 1$ 's, you should think about it and see if using patterns will make your code simpler and clearer. See $\underline{\text{Anonymous Functions}}$ in $\underline{\text{Learn You Some Erlang}}$ for more explanation List Comprehensions Head vs. Tail Recursion Head vs. Tail Recursion - Comparison Tail Call Elimination – a few more notes Both grow linearly for N ≤ 10<sup>6</sup>. The tail recursive version has runtimes about 2/3 of the head-recursive version. . I doubt we'll have time for this in lecture. I've included it here for completeness completeness. Can you count on your compiler doing tail call elimination: In Erfang, the compiler is required to perform tail-call elimination. We'll see why on Monday. In Java, the compiler is forbidden from performing tail-call elimination. This is because the Java security model involves looking back up the call stack. gc performs tail-call elimination when the -o flag is used. $\bullet$ I wrote two versions of computing the sum of the first ${\tt N}$ natural numbers: Map and filter are such common operations, that Erlang has a simple syntax for such operations. It's called a List Comprehension: e For N > 10<sup>6</sup> The tail recursive version continues to have run-time linear in N. The head recursive version becomes much slower than the tail In e nead recursive version becomes much slower than the tail recursive version. The Erflang compiler optimizes tail calls When the last operation of a function is to call another function, the compiler just revises the current stack frame and jumps to the entry point of the callee. The compiler has turned the recursive function into a while-loop. Conclusion: When people tell you that recursion is slower than iteration – don't believe them. [Expr || Var < List, Cond, sum\_t(N) -> sum\_t(N, 0). sum\_t(0, Acc) -> Acc; % "tail recursive" sum\_t(N, Acc) -> sum\_t(N-1, N+Acc) ► [Expr | | Var <- List, Cona, ...]. ► Expr is evaluated with Var set to each element of List that satisfies 13-R = cound3::rlist(5, 1000). [444,724,946,502,312]. 14>[X+X || X <- R, X rem 3 == 0]. [197136,97344]. · Here are some run times that I measured gcc performs tail-call elimination when the -o flag is used. if OK to write head recursive functions? Yesl Often, the head-recursive version is much simpler and easier to read. If you are confident that it won't have to recurse for millions of calls, then write the clearer code. Yesl Not all recursive functions can be converted to tail-recursion. N t<sub>head</sub> t<sub>full</sub> N 1K 21μs 13μs 1M 10K 178μs 114μs 10M 100K 1.7ms 1.1ms 100M N thead 11ms 1M 21ms 11ms 10M 1.7s 115ms 202 1.16s The head recursive version creates a new stack frame for each See also <u>List Comprehensions</u> in <u>LYSE</u>. The incent rectains of extended a flew state in table to extend the control of th Not all recursive numbers. Example: tree traversal. Computations that can be written as "loops" in other languages have tail-recursive equivalents. But, recursion is more expressive than iteration. Summary Preview Review Questions A Few More Review Questions What is the difference between == and =:= ?What is an atom? January 9: Processes and Messages Reading: Leam You Some Erlang, Higher Order Functions and The Hichhier's Gludes ... Brough More on Multiprocessing Honework: Min'-Assignment 1 due 1008am Min'-Assignment 1 due 1008am January 11: Reduce Which of the following are valid Erlang variables, atoms, both, or Use a list comprehension to implement to body of Double below. and compensations of imperiods to 2007 y 300 DELDE Class | 300 DELDE (List) -> List2, where List is a list of numbers, and List2 is the list where each of these are doubled. Example: Doubled ([1, 2, 3, 14159, 1000]) -> [2, 4, 6.28318, 2000] | you write this part. Why Erlang? neither? Foo, foo, 25, '25', 'Foo foo', 4 score and 7 years ago", X2, 4 score and 7 years ago'. Functional – avoid complications of side-effects when dealing with January 11: Reduce concurrency. But, we can't use imperative control flow constructions (e.g. loops). Learn You Some Erlang, Errors and Exceptions through A Short Visit to Common Data Structures Design by declaration: look at the structure of the data. More techniques coming in upcoming lectures. January 13: Scan Draw the tree corresponding to the nested list Reading: Lin & Snyder, chapter 5, pp. 112–125 Mini-Assignment: Mini-Assignment 2 due 10:00am January 16: Generalized Reduce and Scan $\bullet$ Use a list comprehension to write the body of Evens as described on the previous slide. Sequential Erlang nomework: Homework deadline for early-bird bonus (11:59pm) January 18: Reduce and Scan Examples Homework: What is referential transparency? Why don't functional languages have loops? Use an anonymous function and lists:filter to implement the body of GetEven below. © GetEven (List) → Evens, where Evens is a list consisting of all elements of List that are integers and divisible by two. Example: GetEven([1, 2, frog. 1000]) → [2, 1000] Lists, tuple, atoms, expressions Using structural design to write functions: example sorting. Functions: patterns, higher-order functions, head vs. tail recursion. What is a tail-recursive function? In general, which is more efficient, a head-recursive or a tail-recursive implementation of a function? Why? January 20–27: Parallel Architecture January 29-February 6: Parallel February 8-17: Parallel Sorting Supplementary Material Erlang Resources Finishing the merge sort example merge(L1, L2) LYSE – you should be reading this already! Install Erlang on your computer • Precondition: We assume L1 and L2 are each in non-decreasing The remaining material is included in the web-version of these slides: Erlang solutions provides packages for Windows, OSX, and the most common linux distros • Write merge (List1, List2) -> List12 - see slide 30 $\bullet$ Return value: a list that consists of the elements of ${\tt L1}$ and ${\tt L2}$ and I'm omitting it from the printed handout to save a few trees. Write an Erlang modle with the sort, split, and merge functions – see slide 31 https://www.erlang-solutions.com/resources/download.html Note: some linux distros come with Erlang pre-installed, but it might be an old version. You should probably install from the link above. the elements of the return-list are in non-decreasing order Erlang resources. Identify the cases and their return values. Finishing the merge sort example. Run the code – see slide 33 ● http://www.erlang.org ► Searchable documentation What if L1 is empty? What if L2 is empty? What if both are empty. . Common mistakes with lists and how to avoid them A few remarks about atoms. http://erlang.org/ Language reference What if neither are empty? Suppressing verbose output when using the Erlang shell. http://erlang.org/doc/reference\_ma Documentation for the standard Erlang library Are there other cases? Do any of these cases need to be broken down further? Are any of these case redundant? • Forgetting variable bindings (only in the Erlang shell). The CPSC 418 Erlang Library Table of Contents. Documentation Now, try writing the code (an exercise for the reader). http://www.ugrad.cs.ubc.ca/~cs418/resources/erl/dc.tgz (source, and pre-compiled .beam) http://www.ugrad.cs.ubc.ca/~cs418/resources/erl/er CS 418 - Jan. 6, 2016 29 / 26 CS 418 - Jan. 6, 2016 30 / 26 Modules A module for sort Let's try it! Remarks about Constructing Lists To compile our code, we need to put it into a module. A module is a file (with the extension .erl) that contain Attributes: declarations of the module itself and the fundament. It's easy to confuse $[\,{\tt A}\,,\ {\tt B}\,]$ and $[\,{\tt A}\,\ |\ {\tt B}\,]$ . -module(sort). -export([sort/1]). % The next -export is for debugging. We'll comment it out later -export([split/1, merge/2]). . This often shows up as code ends up with crazy, nested lists; or exports. \* The module declaration is a line of the form: code that crashes; or code that crashes due to crazy, nested lists; Example: let's say I want to write a function divisible\_drop (N, L) that removes all elements from list L that are divisible by N: divisible\_drop (N, []) -> []; & the usual base case divisible\_drop (N, R | Tail) -> flet (N, Tail); if A rem N = 0 -> divisible\_filter (N, Tail); A rem N = 0 -> [A | divisible\_filter (N, Tail)] where moduleName is the name of the module. \* Function exports are written as: sort([]) -> []; -export([functionName]/arityl, functionName2/arity2, ...]). The ist of functions may span multiple lines and there may be more than one -export attribute. S20 -- R20. % empty if each element in S20 is in R20 arity is the number of arguments that the function has. For example, if we define Yay – it works!!! (for one test case) It works. For example, I included the code above in a module called examples. foo (A, B) -> A+A + 1 Then we could export foo with The code is available at livisible\_drop(3, [0, 1, 4, 17, 42, 100]) -export([..., foo(2, ...]). ★ There are many other attributes that a module can have. We'll skip the details. If you really want to know, it's all described here. Function declarations (and other stuff) – see the next slide CS 418 - Jan. 6, 2016 34 / 26 Misconstructing Lists Punctuation Remarks about Atoms **Avoiding Verbose Output** · An atom is a special constant · Erlang has lots of punctuation: commas, semicolons, periods, and Atoms can be compared for equality. Actually, any two Erlang can be compared for equality, and any two Working with divisible\_drop from the previous slide. . Sometimes, when using Erlang interactively, we want to declare a variable where Erlang would spew enormous amounts of "uninteresting" output were it to print the variable's value. We can use a comma (i.e. a block expression) to suppress such verbose output. Example: It's easy to get syntax errors or non-working code by using the wrong punctuation somewhere. Rules of Erlang punctuation: Now, change the second alternative in the if to A rem N /= 0 -> [A, divisible\_filter(N, terms are ordered. Each atom is unique. Syntax of atoms Trying the previous test case: Erlang declarations end with a period: . A declaration can consist of several alternatives. Anything that looks like an identifier and starts with a lower-case \_drop(3, [0, 1, 4, 17, 42, 100]) examples:divisible [4,[17,[100,[]]]] letter, e.g. x. Anything that is enclosed between a pair of single quotes, e.g. ' 47 th.[4,[7,[10,[1]]]] Moral: If you see a list that is nesting way too much, check to see if you wrote a comma where you should have used a |. • Restore the code and then change the second alternative for divisible.drop to divisible.drop (N, [A, Tail]) -> Trying our previous test: \* Alternatives are separated by a semicolon:; Note that many Erlang constructions such as case, fun, if, and receive can have multiple alternatives as well. A declaration or alternative can be a block expression mpe 9> L1\_to\_5 = lists:seq(1, 5). [1, 2, 3, 4, 5]. 10> L1\_to\_5M = lists:seq(1, 5000000), ok. BIG apples' Some languages (e.g. Matlab or Python) use single quotes to enclose string constants, some (e.g. C or Java) use single quotes to enclose character constants. ok 11> length (L1\_to\_5M) . 5000000 12> Expressions in a block are separated by a comma: , The value of a block expression is the last expression of the block Expressions that begin with a keyword end with end \* But not Erlang. \* The atom ' 47 big apples' is not a string or a list, or a characterist. amples:divisible\_drop(3, [0, 1, 4, 17, 42, 100]). ception error: no function clause matching \* case Alternatives end \* fun Alternatives end \* if Alternatives end \* receive Alternatives end It's just its own, unique value. Atom constants can be written with single quotes, but they are not strings. CS 418 - Jan. 6, 2016 35 / 26 Forgetting Bindings Table of Contents Objectives Processes and Messages Referential transparency means that bindings are forever. This can be nuisance when using the Erlang shell. Sometimes we assign a value to a variable for debugging purposes. We'd like to overwite that value later so we don't have to keep coming up with more name.s In the Erlang shell, f (Variable). makes the shell "forget" the binding for the variable. Erlang Basics – basic types and their operations. Functional Programming – referential transparency, recursion instead of loops. Mark Greenstreet Introduce Erlang's features for concurrency and parallelism Spawning processes.Sending and receiving messages Example: Merge Sort CpSc 418 - Jan. 9, 2017 Describe timing measurements for these operations and the implications for writing efficient parallel programs. with functions – patterns, anonymous functions, higher-order ctions, list comprehensions, head vs. tail recursion Outline ► Communication often dominates the runtime of parallel Preview of upcoming lectures Review of this lecture programs. \*\* exception error: no match of right hand side value 6. 14> f(X). Processes • The source code for the examples in this lecture is available here Messages Supplementary Material ok 15> X = 2\*3. Timing Measurements

· Preview, Review, etc. Table of Contents

Unless otherwise noted or cited, these slides are copyright 2017 by Mark Greenstreet and are made available under the terms of the Creative Commons Attribution 4.0 Inten

Anonymous Functions

Higher-Order Functions

Fun with functions

Programming with patterns

Programming with Patterns

- Processes a friendly example
- The built-in function spawn creates a new process.
- The built-in function spawn creates a new process.

  Each process has a process-id, pid.

  The built-in function selft) returns the pid of the calling process.

  spawn returns the pid of the process that it creates.

  The simplest form is spawn (Fun).

  A new process is created the child\*.

  The pid of the new process is returned to the caller of spawn.

  The function Fun is invoked with no arguments in that process.

  The parent process and the child process are both running.

  When Fun returns, the child process terminates.

Reactive Processes and Tail Recursion

Often, we want processes that do more than add two numbers

We want processes that wait, receive a message, process the message, and then wait for the next message.

In Erlang, we do this with recursive functions for the child process:

8> BPid ! 1.

. 9> BPid ! 2. . .0> BPid ! 3.

3 11> BPid ! {self(), total}. {<0.33.0>, total} 12> receive T1 -> T1 end.

- end) || I <- lists:seq(1,N) Running the code:

l> c(procs). {ok,procs} 2> procs:hello(3). hello world from process 1 hello world from process 2 hello world from process 3 {0.40.0>,<0.41.0>,<0.42.0>

Pattern1 -> Expr1; Pattern2 -> Expr2; PatternN -> ExprN

Receiving a message:

Messages

If there is a pending message for this process that matches one of the patterns

The message is delivered, and the value of the receive

• To solve tasks in parallel, the processes need to communicate To solve tasks in paramen, un process
 Sending a message: Pid ! Expr.
 Expr is evaluated, and the result is sent to process Pi
 We can send any Erlang term: integers, atoms, lists, tu

- expression is the value of the corresponding *Expr.*Otherwise, the process blocks until such a message is received. Message passing is asynchronous: the sending process can continue its execution before the receiver gets the message.

### Tagging Messages

add\_proc(PPid) ->

receive
A -> receive
B ->

adder() ->
 MyPid = self(),
 spawn(fun() ->
 add\_proc(MyPid)
 end).

The plan

It's a very good idea to include "tags" with messages

Adding two numbers using processes and messages

We'll spawn a process in the shell for adding two numbers.
 This child process receives two numbers, computes the sum, and sends the result back to the parent.

3> Apid = procs:adder(). <0.44.0> 4> Apid ! 2.

6> receive Sum -> Sum end

- This prevents your process from receiving an unintended message: "Oh, I forgot that another process was going to send me that. I thought it would happen later."
- For example, my accumulator might be better if instead of just receiving an integer, it received {2, add}

# Timing Measurements

proc(Tally) ->

eceive
N when is\_integer(N)
acc\_proc(Tally+N);
{Pid, total} ->
Pid ! Tally,
acc\_proc(Tally)

together

- . We write parallel code to solve problems that would take too long on a single CPU.
- on a single UPU.

  To understand performance trade-offs, I'll measure the time for some common operations in Erlang programs:

  The time to make N recursive tail cails.

  The time to spawn an Erlang process.

  The time to send and receive messages:

  - Short messages.
     Messages consisting of lists of varying lengths

# Reactive Processes and Tail Recursion

- Often, we want processes that do more than add two numbers together.
- We want processes that wait, receive a message, process the message, and then wait for the next message.
   In Erlang, we do this with recursive functions for the child process:

-	i .
acc_proc(Tally) ->	13> BPid ! 4.
receive	4
N when is_integer(N) ->	14> BPid ! {self(), total}.
acc_proc(Tally+N);	{<0.33.0>, total}
{Pid, total} ->	{<0.33.0>, total} 15> BPid ! 5.
Pid ! Tally,	5
acc_proc(Tally)	16> BPid ! 6.
end.	6
	17> BPid ! {self(), total}.
accumulator() ->	17> BPid ! {self(), total}. {<0.33.0>, total}
spawn (fun () ->	18> receive T2 -> T2 end.
acc_proc(0)	10
end).	19> receive T3 -> T3 end.

# Message Ordering

- Given two processes, *Proc1* and *Proc2*, messages sent from *Proc1* to *Proc2* are received at *Proc2* in the order in which they were sent.
- Message delivery is reliable: if a process doesn't terminate, any message sent to it will eventually be delivered.

 $t = (1.30N + 2.8)\mu s$ ,  $t = 127\mu s$ , t = 1.27ms,

hetis.ugrad.cs.t  $t = (0.88N + 1.5)\mu s$   $t = 89.4\mu s$ ,  $t = 887\mu s$ ,

message sent to it will eventually be delivered.

• In particular, the triangle inequality is not guarantees.

• In particular, the triangle inequality is not guaranteed.

• For example, process Proc Ca an send message M1 to process Proc2 and after that send message M2 to Proc3.

• Process Proc3 can receive the message M2, and then send message M3 to process Proc2.

• Process Proc2 can receive messages M1 and M3 in either order.

• Draw a picture to see why this is violates the spirit of the triangle inequality.


# Send+Receive Time

line of best fit

N = 100

N = 1000


line of best fit N = 100 N = 1000



- exchanging short messages with non-blocking receives
- N<sub>msg</sub> is the number of messages sent and received by each process.
- . The slope of the line is the time per message:

  - $\,\,\,\sim 1.7 \mu s/message$  on thetis.ugrad.cs.ubc.ca, erts 18.2.  $\,\,\,$  My laptop is about three-times faster. I'm running erts 19.2.

### Message Time vs. Message Size



- Set-up: as on the previous slide. This time each message
- consists of a list of N<sub>stuff</sub> small integers.

   Each process sends and receives 5000 messages per run.
- The slope of the line divided by 5000 is the time per element:
   ~17ns/message on thetis.ugrad.cs.ubc.ca, erts 18.2.

# Tail Call Time



- Measurement: start the timing measurement, make N tail calls, end the • The measurements on this slide and throughput the lecture were made
- using the time\_it:t function from the course Erlang library.

   time\_it:t(Fun repeatedly calls Fun until about one second has elapsed. It then reports the average time and standard deviation.

   time\_it:t has lots of options.

### Summarizing the numbers

Process Spawning Time

111

Interprocess operations such as spawn, send, and receive a much slower than operations within a single process such as a function call.

Measurement: root spawns Proc1; Proc1 spawns Proc2, and then Proc1 exits; Proc2 spawns Proc3, and then Proc2 exits; ...; ProcN sends a message to the root process, and then ProcN exits. The root process measures the time from just before spawning Proc1 until receiving the message from ProcN.

- An Erlang tail call is about 4.7ns, roughly 10 machine instructions . An Erlang tail call and add is about 4.7ns, roughly 10 machine
- instructions
- Spawning a process is about 200× the cost of a tail call.
   For short messages, send and receive are about 350× the cost of a tail call.
   The send/receive overhead can be amortized by sending longer
  - message. Each additional list element is about  $3\times$  the cost of a tail call.
- Each additional list element is about 3× the cost of a tail call.
   Boware of any model that just counts the overhead and ignores the length, or just considers bandwidth and ignores the overhead.
   We will often refer to the ratio of the relationship between the time for interprocess operations and local operations as big.
   In practice, big is 100 to 10000 for shared-memory computers.
   Big can be even bigger for other architectures.

# How to Write Efficient Parallel Code


- Think about communication costs
  - Message passing is good it makes communication explicit.
     Pay attention to both the number of messages and their size.
     Combining small messages into larger ones often helps.
- Think globally, but compute locally
- Move the computation to the data, not the other way around.
   Keep the data distributed across the parallel processes.

- Think about big—O
   If N is the problem size, you want the computation time to grow faster with N than the communication costs.
   Then, your solution becomes more efficient for larger values of N.

### Summary

- Processes are easy to create in Erlang.
  The spawn mechanism can be used to start other processors on the same CPU or on machines spread around the internet.
  Processes communicate through messages
- - Message passing is asynchronous.
     The receiver can use patterns to select a desired message.
- Reactive processes are implemented with tail-recursive functions
   Interprocess operations are much slower than local ones
- - This is a key consideration in designing parallel programs.
     We'll learn why when we look at parallel architectures later this

# Bandwidth vs. Message Size



 $\frac{N_{\text{msg}} \times N_{\text{stuff}}}{\tau}$ 

- Short messages have low bandwidth due to fixed overheads with
- acid messages make we distributed to fixed overheads with rim guessing that bandwidth drops some for messages with more than 1000 elements because the Erlang runtime is somehow optimized for short messages.

Learn You Some Erlang, Errors and Exceptions through A Short Visit to Common Data Structures

- **Review Questions**
- How do you spawn a new process in Erlang? What guarantees does Erlang provide (or not) for message
- · Give an example of using patterns to select messages . Why is it important to use a tail-recursive function for a reactive
- In other words, why is it a bad idea to use a head-recursive function
- for a reactive process.

  The answer isn't explicitly on the slides, but you should be able to figure it out from what we've covered.
- Modify one of the examples in this lecture to use a time-out with one or more receive operations. Try it and show that it works.
- Implement the message flushing described in <u>LYSE</u> to show pending messages on a time-out. Demonstrate how it works.

### Supplementary material

Debugging concurrent Erlang Code.

month.

Tracing Processes When you implement a reactive process, it can be handy to trace the

- execution. Here's a simple approach: . Add an io: format call when entering the function and after
- anathing each receive pattern.
  Example:
   acc.proc(Taily) ->
   ioformat(\*~op: acc.proc(~b)~n\*, [self(), Taily]),
- Try it (e.g. with the example from slide 7. Don't forget to delete (or comment out) such debugging output before releasing your code

Preview

January 11: Reduce

January 13: Scan

- Time Outs • If your process is waiting for a message that never arrives, e.g.

And the second s

Homework: Homework 1 due 11:59pm

January 20-27: Parallel Architecture

January 29-February 6: Parallel Performance
February 8-17: Parallel Sorting

Homework: Homework 12 deadline for early-bird bonus (11:59pm)

January 18: Reduce and Scan Examples

Homework: Homework:

- You misspelled a tag for a message, or The receive pattern is slightly different than the message that was
- The teasers because a constraint of the sending process, and it died before sending the message, or sending the message ordering slightly wrong, and there's a cycle of processes waiting for each other to send something, or
- Then your process can wait forever, your Erlang shell can hang, and it's a very unhappy time in life.
- . Time-outs can handle these problems more gracefully.
  - See Time Out in LYSE.
     Note: time-outs are great for debugging. They should be used with great caution elsewhere because they are sensitive to changes in hardware, changes in the scale of the system, and so on.

# Table of Contents

- Objectives Processes
- Messages
- Timing Me Summary
- Preview of upcoming lectures
- Review of this lecture
   Supplementary material (debugging tips)
- Table of Contents

# Reduce

Mark Greenstreet

CpSc 418 - Jan. 11, 2017

### Outline:

- Problem Statement
- Design Guidelines
- Timing Measurements
- Preview, Review, etc. Table of Contents

(c) Unless otherwise noted or cited, these slides are copyright 2017 by M and are made available under the terms of the Creative Commons Att

# Objectives

- Understand why using a tree-structure for communication improves efficiency.
- Learn how to implement reduce using Erlang processes and messages.
- Learn how to use the reduce function in the course Erlang library.

# Problem Statement

Given a list, L of N values, how can we use P processors to efficiently compute the sum of the values of the elements?

### Possible in-class exercise

- Divide class into groups of five or six.
- Hand each group a sheet of numbers. We could arrange the numbers is blocks, or perhaps hand each group a stack of five or six sheets, each of which has around 10 small integers (one to three digits) to add.
- Give them the task that the team that computes the sum of the numbers first wins (perhaps have a bag of M&M's or similar as a prize. See what they do. Now, go back to the observations we made from the previous lecture

# Summarizing the numbers

- Interprocess operations such as spawn, send, and receive are uch slower than operations within a single process such as + or
- Let's use a tail-call as the cost of an operation within a process. Spawning a process is about 200× the cost of a tail call
- $\bullet$  For short messages, send and receive are about 350× the cost of For longer messages, the time grows with message length Sending 100 numbers takes about twice as long as sending 1.
- My guess is that many of the groups had a "earm captain" who handed out the sheet of paper. Each team member would compute their local sum and report it to the team captain. The team captain computed the final sum and reported it (FTW). We can do a bit of front-of-class theatre, you, Devon, me (and if we could get one or two others that would be great). Act if out with slow communication actions, e.g. "tall chi's style. Two problems should become apparent: starting where the team captain has all the data and distributes it is a bottleneck. Having everyone communicate send their result directly to the captain is a bottleneck.

# How to Write Efficient Parallel Code

- Think about communication costs
- hink about communication cosis

  Message passing is good it makes communication explicit.

  Pay attention to both the number of messages and their size.

  Combining small messages into larger ones often helps.
- Combining small messages into larger ones often helps.
   Think globally, but compute locally
   Move the computation to the data, not the other way around.
   Keep the data distributed across the parallel processes.
- Think about big-O
- If N is the problem size, you want the computation time to grow faster with N than the communication costs.
- Then, your solution becomes more efficient for larger values of N.

### It's not quite that simple Interactive Exercise Now, translate it into code Finish the code sketch Let N = 2<sup>K</sup>. We can have one process that creates a binary tree with N leaves. We want the leaf nodes to generate their arrays as one task, and compute the sums as another task. Each leaf proces Design an efficient way to add N numbers using P processes. waits to receive a task with a tag. does the task. sends the result to its parent (with a parent provided tag). Should plan to start with each process having ~ N/P values – this is the "Keep the data distributed across the parallel processes

- Each intermediate node:
   Waits to receive a two functions and a tag.
   Call the two functions LeafTask and Combine.
   The node sends the two functions with a left or right tag to its.
  - children.
    The node receives results from its children, combines them with Combine and sends the result with the parent provided tag to its
  - parent.
    We now discover that the leave probably receives
    {LeafTask, Combine, LeftRightTag, PPi {LeafTask, Combine, LeftRightTag, PPid} just like the intermediate nodes. The leaves just ignore the Combine
- The function for the process is pretty much like the intermediate The function rot the praction nodes except

  There's one function to create the tree.

  Another function takes a process tree and the LeafTask and Combine Task functions and sends the result home.
- . This means that the children need to "remember" state between
- - There are a several possible solutions:
- Inter are a several possible solutions:

  The LearTask function could take an argument of ProcState and return a tuple of (ValueForCombine, NewProcState).

  The leaf process makes its recursive call with NewProcState.

  Or, we could use the Erlang process dictionary with erlang:put and erlang:get, but that's not very functional. I prefer the ProcState approach.

  And, we need to deal with end-of-life issues.
- ► Use the atom exit instead of the {LeafTask, Combine} tuple.

# We can do better

concept.

Note: I'm not sure how far we can make it through this material white it mind sure inclusing the analysis in linear in more in more in with the various in-class activities. If we make it through the simple implementation of reduce on the previous slide, I'm happy. The rest of this is optional – equivalently, it's material we could move into the Jan. 13 or Jan. 16 lecture.

Should "discover" the tree structure for communication

nouid "ascover" the tree structure for communication the final P-1 additions. These adds don't take long enough to matter. The P-1 additions. These adds don't take long enough to matter. The P-1 communication actions do matter. Reducing the depth of the communication actions from P-1 (when the team captain handles all of them) to  $\log P$  is what matters.

- With the design above, half of the processes sit around idle, while waiting for the leaves to do their work.
- . We can make a tree where each process forwards messages to its right subtree(s) and then does its own LeafTas
- I'm sure I've got a figure from some previous year, I'll find it.

# But we don't need to code the better version in class

The better version is implemented in the course Erlang library.

Scan

Mark Greenstree

CpSc 418 - Jan. 13, 2017

. We now show how to do the reduce example with

# Summary

# Preview

Reduce Redux

After we make it through reduce, we'll cover

- scan I want to have one lecture on scan by the end of the Jan 16 lecture to have the students at a place that they can start on HW2.
- generalized scan and reduce
- Then, we transition to ~4 lectures on parallel architectures

Accumulate step:

Each process computes the total of the elments in


# **Review Questions**

# Reduce Redux

Combine step:

Each process sends its result to a coombiner process.

The combiners compute the sums of the values from adjacent pairs of processes




# Can ► Understand how reduce generalizes to a method that produces all N values for a "cumulative" operation in O(log N) time. f a "Cummutative" open interest of the Community Africation 4.0 International Community of the Community of (a) Unless other made recommender

Reduce Redux

 Reduce Redux
 ► The basic algorithm. Performance model.
 Implementation considerations

Outline:



і Р5

[1,1,1,1] [96]

# Reduce Redux

Problem statement:
Given P processes that each hold part of an array of numbers, compute the sum of all the numbers in the combined array.

[1,2,3] [-8,42] [5,12] [4,5,6] [7,-25]

# Reduce Notes

- For simplicity, I drew the tree as if we used separate processes for accumulating the local arrays and doing the combining.
   In practice, we use the same processes for both accumulating and combining.
   Note that '2o the processes are active in the first level of combine;

  - 1/4 of the processes are active in the second level; and so on
- Simple time model:

$$T \in O\left(\frac{N}{P} + \lambda \log P\right)$$

where  $\lambda$  is big – i.e. the communication time.

Scan Problem Statement

its local part of the array.

- Given an array, A, with N elements.
  - Let B = scan<sub>+</sub>(A):

Example:

$$B_i = \sum_{i}^{i} A_i$$

- = [1, 2, 3, -8, 42, 5, 12, 4, 5, 6, 7, -25, 1, 1, 1, 1, 96] = [1, 3, 6, -2, 40, 45, 57, 61, 66, 72, 79, 54, 55, 56, 57, 58, 154]
- Is there an efficient parallel algorithm for computing scan<sub>+</sub>(A)?
  - I wrote scan<sub>+</sub> because our solution works for any associative

### Scan Example: Monthly Bank Statement

### Assumptions

- ssumptions. You make lots of transactions; so, the bank needs to use a parallel algorithm just for your account. Months have 32 days the power-of-two version of the algorithm is simpler. It generalizes to any number of processors. Each processes has the transaction data for one day.

# Using parallel scan:


- sing parallel scan:

  Each process computes the total of the transactions for its day.

  Using parallel scan, we determine the balance at the beginning sach day for each process.

  The process can use its start-of-day balance, and compute the balance after each transaction for that day.


# Brute force Scan



Use a reduce tree to compute B<sub>7</sub>.


[1,2,3] [-8,42] [5,12] [4,5,6] [7,-25]

# Brute force Scan



- Use a reduce tree to compute B<sub>7</sub>.
- Use another reduce tree to compute B<sub>6</sub>

# Brute force Scan



- I Ise a reduce tree to compute Ba
- Use another reduce tree to compute B<sub>6</sub>
- Use 6 more reduce trees to compute B<sub>5...0</sub>
- It works. It's O(log P) time! But it's not very efficient.

### Reuse trees



- . Key idea: we don't need the trees to be balanced
- We just want them to be O(log P) in height.
   If we need a tree for 2<sup>k</sup> nodes, we'll make a balanced tree.
- Otherwise:
   Make the largest balanced tree we can on the left.
   Repeat this process for what's left on the right.

# Reuse trees




- . Key idea: we don't need the trees to be balanced.
- We just want them to be O(log P) in height.
   If we need a tree for 2<sup>k</sup> nodes, we'll make a balanced tree.

- Otherwise:

  Make the largest balanced tree we can on the left.

  Repeat this process for what's left on the right. Notice that while computing B<sub>10</sub>, we produced many other of the Bs as intermediate results.

# Scan



· See the next slide for an explanation of the notation, etc



- Notation
   ▶ A<sub>-1</sub> is initializer for the sum.
   ▶ A<sub>0</sub>, A<sub>1</sub>, ... A<sub>15</sub> is the initial array.
   ▶ B<sub>-1</sub>, B<sub>1</sub>, ... B<sub>15</sub> is the result of the scan.

$$B_i = \sum_{k=-1}^{i} A_k$$
, Include the initializer  $A_{-1}$ 

- ▶  $\Sigma i : j$  is shorthand for  $\sum_{k=1}^{J} A_k$
- Each process needs to compute its local part of the scan at the end, starting from the value it receives from the tree.

### A few implementation notes

On slide 3 I pointed out that for efficiency, it is better to use the same processes for the leaves and the combine.

- I'll provide an Erlang version on Monday.

# Reduce & Scan

Scan is very similar to reduce. We just change the downward tree.

- For reduce, each process just forwards the grand total to its descendants.
- For scan: ► Each process records the tallies from its left subtree(s) during the
  - Each process receive the tally for upward sweep, each process receives the tally for everything to the left of the subtree for this process. everything to the left of the subtree for this process. It is parent, and sends this to its own right subtree. The process confinues the downward sweep for its own left subtree. \* When we reach a leaf, the process does the final accumulate.

# Preview

- alized Reduce and Scan Homework 1 deadline for early-bird bonus (11.59pm)
  Homework 2 goes out (due Feb. 1) – Reduce and Scan
  January 18: Reduce and Scan Examples
  Homework: Hymawuri Homework: Homework 1 due 11:59pm

  January 20: Architecture Review
  Reading: Pacheco Chi
- Reading: Pacheco, Chapter 2, through section 2.2 nuary 23: Shared Memory Architectures Reading: Pacheco, Chapter 2, through section 2.3 Homework: A Joseph section 2.3 Homework 2 deadline for early-bird bonus (11.59pm) Homework 3 goes out (due Feb. 17)

  January 25: Message Passing Architectures
  Homework 2 (but 11:58pm
- January 27–February 6: Parallel February 8–17: Parallel Sorting

### **Review Questions**

- What is the cumulative sum of [1,7,-5,12,73,19,0,12]?
  For the same list as above, what is the cumulative product?
  For the same list as above, what is the cumulative maximum?
  Draw a tree showing how the sum (simple, not cumulative) of the
- values in the list above can be computed using reduce. Assume that there are eight processes, and each starts with one element
- Draw a graph like the one on slide 8 for a scan of eight values
- Label each edge of your graph with the value that will be sent along that edge when computing the cumulative sum of the values in the list above. Assume that there are eight processes, and each starts with one element of the list.
- Add a second label to each edge indicating whether the value is local to that process or if the edge requires inter-process communication. Write 'I' for local, and 'G' for global (i.e. inter-process communication).

# Generalize Reduce and Scan

Mark Greenstreet

CpSc 418 - Jan. 16, 2017

### Outline:

- Reduce in Erlang
- Scan in Erlang



C Unless of made av

# The wtree module

Scan in Erlang

Scan has

Preview

Get the code at

January 18: Reduce and Scan Examples
Homework: Homework 10e 11:59pm

Homework: Homework 1 due 11:59pm January 20: Finish Reduce and Scan Mini-assignments: Mini assignment 3 goes out January 23: Architecture Review

January 23: Methodocure Review Spread (15 Spread)

January 23: Architecture Review Reading: Pacheco, Chapter 2, through section 2.2 January 27: Shared Memory Architecture Liverugh section 2.2 Reading: Pacheco, Chapter 2, through section 2.3 Reading: Pacheco, Chapter 2, through section 2.3 January 27: Heavy 25: Pachel Chapter 2, January 27: Heavy 26: Pachel Performance January 27: Heavy 26: Pachel Performance January 30: HW 2 Earlybord due (11:59pm), HW 3 goes out. February 1: HW 2 Earlybord (11:59pm). February 15: HW 3 Earlybord (11:59pm). February 15: HW 3 Earlybord (11:59pm). Heavy 15: HW 3 Earlybord (11:59pm). Heavy 17: HW 2 Heavy 17: HW 3 Lent (15:50pm). Heavy 17: HW 3 Lent (15:50pm). Heavy 17: HW 3 Lent (15:50pm).

 Remarkably like reduce. Reduce has

- Part of the course Erlang library.
- Operations on worker trees"
- wtree:create (NProcs) -> [pid()].

  Create a list of NProcs processes, organized as a tree. wtree:broadcast(W, Task, Arg) -> ok. Execute the function Task on each process in W. Note: W
- Execute the function Task on each process in W. Note: W means \*worker pool".

  wtree:reduce(P, Leaf, Combine, Root) -> term().
  A generalized reduce.

  wtree:reduce(P, Leaf, Combine) -> term().
  A generalized reduce where Root defaults to the identity

an upward pass to compute the grand total
 a downward pass to broadcast the grand total.

an upward pass where the grand total – just like reduce
 On the downward pass, we compute the total of all elements to the left of each subtree.

http://www.ugrad.cs.ubc.ca/~cs418/2016-2/lecture/01-16/code/scan.erl

function.

# How do we store data in a functional language. Our processes are implemented as Erlang functions that receive messages, process the message, and make a tail-call to be ready to receive the next message. We add a parameter to these functions, State, that is a mapping from Keys to Values.

Store Locally

Objectives

tree

functions.

Generalized Reduce and Scan

What this means when we write code:

Understand relationship between reduce and scan

Both are tree walks.
 The initial combination of values from leaves is identical.

▶ Understand the role of the *Leaf*, Combine, and Root

Understand the use use of higher-order functions to implement reduce and scan.

The CS418 class library

Reduce propagates the grand total down the tree.
 Scan propagates the total "everything to the left" down the

Able to create a tree of processes.
Able to distribute data and tasks to those processes.
Able to use the reduce and scan functions from the library.
Know where to find more information.

Communication is expensive – each process should store its own data whenever possible.

How do we store data in a functional language?

- Functions such as Leaf for wtree:reduce or Task for wtree:broadcast have a parameter for State. worker:put (State, Key, Value) -> NewState. Create a new version of State that associates Value with Key.

# Oreate a new version to state that associates varie with rey. Return the value associated with Key in State. If no such value is found, befault is returned. Note: Default can be a function in which case it is called to determine a default value – see the documentation.

# The Scan Pattern

- It's a parallel version of mapfold, e.g. lists:mapfoldl and
- wtree:scan (Leaf1, Leaf2, Combine, Acc0)
  - ► Leaf1 (ProcState) -> Value Each worker process computes its Value based on its

  - Combine (Left, Right) -> Value
    Combine values from sub-trees.
    Leaft2 (ProState, Accin) -> ProcState
    Each worker updates its state using the Accin value i.e. the accumulated value of everything to the worker's "left".

    • Acc0: The value to use for AccIn for the leftmost nodes in the

Mark Greenstree

CpSc 418 - Jan. 20, 2016

# Scan example: prefix sum

Reduce in Erland

Build a tree.

count the 3s.

Get the code at

Count3s using wtree

Each process counts its threes.

· Each process creates a lists of random digits.

The processes meet at a barrier so we can measure the time to

The processes use reduce to compute the grand total.

Each process reports the grand total and its own tally.

countispar(N, P) ->
W = wtreccreate(P),
wtrecrisit(N, N, 10, 'Data'),
wtrecriset(N, N, 10, 'Data'),
wtrecriset(Data')
countis(workers:get(ProcState, 'Data'))

fun(Left, Right) -> Left+Right end

The root process reports the time for the local tallies and the reduce.

```
prefix.sum.par(N, Key1, Key2) ->
wtree:scan(N,
fun(ProcState) -> % Leaf1
lists:sum(utree:get(ProcState, Key1)) end,
fun(ProcState, AccIn) -> % Leaf2
wtree:put(ProcState, Key2,
prefix.sum(wtree:get(ProcState, Key1), AccIn)
) end,
fun(Left, Right) -> % Combine
Left + Right end,
0 % Acc0
).
).

prefix,mum(L, Acc0) ->
element(L,
element(L),
lists:mapfold!(fun(X, Y) -> Sum = X+Y, {Sum, Sum} end,
Acc0, L).
```

Objectives

Prefix sum

Spawning processes.
 Sending and receiving messages

### Prefix Sum

- Scan is similar to reduce, but every process calculates its cumulative total.
- Example:

by prefix.um: compute prefix sum. prefix.gum(L) when is\_list(L)  $\rightarrow$  prefix.gum(L) when is\_list(L)  $\rightarrow$  prefix.gum.tr([I], Acc)  $\rightarrow$  []; prefix.gum.tr([H | T], Acc)  $\rightarrow$  MySum = HèAcc, Sum = H+Acc, ySum | prefix\_sum\_tr(T, MySum)].

Let's try it:

Parallel Prefix Sum

12 118

[-5, 11, 2] [7, 18, 20]

Combine (upward, first round):

Combine (upward, final round):

[1, 3, 8]

[17, 0, -3]

Prefix Sum Using Scan, example (part 2 of 4)

ombine (upward, instround):

• Worker 0: Combine (12, 8) -> 20.

• Worker 2: Combine (14, 104) -> 118.

• Worker 4: Combine (24, -155) -> -131.

• Worker 6: Combine (6, 29) -> 35.

Worker 0: Combine (138, −96) → 42.
 This value is returned to the caller of wtree: scan.

bine (upward, second round): Worker 0: Combine (20, 118) -> 138. Worker 4: Combine (-131, 35) -> -96

[4, 19, 1]


[100, -8, 12] [6, -168, 7] [134, 126, 138] [168, 0, 7]

[1, 2, 3]


1> examples:prefix.sum([1, 13, 2, -5, 17, 0, 33]).
[1,14,16,11,28,28,61]

How can we do this in parallel?


# Parallel Prefix Sum




# Parallel Prefix Sum



# Parallel Prefix Sum



• The source code for the examples in this lecture is available here:



### The Scan Pattern Scan example: prefix sum

CS 418 - Jan. 20, 2016 5 / 15

- It's a parallel version of mapfold, e.g. lists:mapfoldl and

Prefix Sum Using Scan, example (part 3 of 4)

bine (downward, third round)
Worker 0: Combine

Worker 0:Worker 2:Worker 4:Worker 6:

Prefix Sum Using Scan, example (part 3 or +)

• Combine (downward)

• The root sends AccIn, 0 to the left subtree.

• Each worker that did a combine remembers the arguments from the upward combines, and uses them in the downward sweep. In the code, each upward step is a recursive function call, and each downward step is a return.

• Combine (downward, first round)

• Worker 0: Combine (0, 138) → 138.

• The 0 is 3 accIn from the root.

• The 138 is the stored value from the left subtree.

• Worker 0 sends this result to its right subtree, worker 4.

• Combine (downward, second round)

• Worker 0: Combine (0, 20) → 20. Send to worker 2.

Worker 0: Combine (0, 20) -> 20. Send to worker 2.

Worker 4: Combine (138, -131) -> 7. Send to worker 6.

-> 12 Send to worker 1 
 Nombine (0, 12)
 -> 12. Send to worker 1.

 Nombine (20, 14)
 -> 34. Send to worker 3.

 Nombine (138, 24)
 -> 162. Send to worker 5.

 Nombine (7, 6)
 -> 13. Send to worker 7.

It's a parallel version of mapholo, e.g. lists:maprolog: anw lists:maprolog: wtree:scan (Leaft, Leaf2, Combine, Acc0)

\*\*Leaf( ProState) -> Value
Each worker process computes its Value based on its ProcState.

\*\*Combine (Left, Right) -> Value
Combine values from sub-trees.

\*\*Leaf2 (ProState, Acch) -> ProcState
Each worker updates its state using the Acch value - i.e. the accumulated value of everything to the workers' left'.

\*\*Acc0: The value to use for AccIn for the leftmost nodes in the tree.

Leaf2 (update worker state)
 Worker 0:

▶ Workers 2–7: . .

```
prefix_sum.par(W, Key1, Key2) ->
wtree.scan(W,
fun(ProcOstate) -> % Leafl
    lists:sum(wtree:get(ProcState, Key1)) end,
fun(ProcState, Acon) -> % Leaf2
    wtree:put(ProcState, Key2,
    prefix_sum(wtree:get(ProcState, Key1), AcoIn)
             prefix_sum(wtree:get(Pr
) end,
fun(Left, Right) -> % Combine
Left + Right end,
0 % Acc0
```

Prefix Sum Using Scan, example (part 4 of 4)

W1: atf2(ProcState, 0) -> wtree:put(ProcState, Key2, prefix.sum(wtree:get(ProcState, Key1), wtree:put(ProcState, Key2, prefix.sum([-5, 11, 2], 12)) -> wtree:put(ProcState, Key2, [7, 18, 20]).

### Prefix Sum Using Scan, example (part 1 of 4)

- Consider the example from slide 4.
  - We'll assume that the original lists for each processes are associated with the key raw\_data.

    We'll store the cummulative sum using the key cooked\_data
- Leaf1: each worker computes the sum of the elements in its list:
- Leafl(ProcState) ->
  lists:sum(wtree:get(ProcState, raw.data)) ->
  lists:sum([1,3,8]) ->
- ► Worker 1:
- cState) -> lists:sum([-5,11,2]) -> 8.
- Leaf1 (Pro
  Worker 2: cState) -> lists:sum([17,0,-3]) -> 14.
- Workers 3–6: . . . Worker 7:
- State) -> lists:sum([14,15]) -> 29

### Let's Try It

# 2> W = wtree:create(8). [<0.65.0>,<0.66.0>,<0.67.0>,<0.68.0> (0.95.0>,0.70.0>,<0.71.0>,<0.72.0>] 3> workers:update(W, raw.data, [17,0,-3], [100,-8,12], [4,19,1], [6,-168,7], [12,3], [14,15]]). bk )- examples:prefix\_sum\_par(W, raw\_data, cooked\_data). 42 >> workers:retrieve(W, cooked\_data). [1(4,12), (7,18,20), "\*\*,"\*, [134,126,138], [142,161,162], [168,0,7], "\b\n\r", "\e="] 6> \$37

- Likewise, \$" == 34, \$== 8, \$\n == 10, \$\r == 13, \$\e 27, and \$\* == 42. All is well.

### More Examples of scan

- More Examples of scan

   Account balance with interest:
   Input: a list of transactions, where each transaction can be a deposit (add an amount to the balance), a withdrawal (subtract an amount from the balance), or interest (multiply the balance by an amount). For example:

  {|deposit, 100.00|, {withdraw, 3.43}, {withdraw, 27.75},
   Output: the account balance after each transaction. For example, if we get
  | 1100.00, 1094.57, 1066.82, 1067.40, ...|
   Delete 3s
   Given a list that is distributed across NProc processes, delete all
  3s, and rebalance the list so each process has roughly the same length subtisth.
   Solution (sketch):

  \* Using scan, each process determines how many 3s preceed its

outlot (seetar);

\*\*Using scan, each process determines how many 3s preced its segment, the total list length proceeding it, and the total list length after deleting 3s delets its 3s and send portions of its lists and/or receives list portions to rebalance.

- It's a parallel version of fold, e.g. lists:foldl. Reduce is described by three functions:
- Leaf(): What to do at the leaves, e.g. fun() -> count3s(Data) end.
  Combine(): What to do at the root, e.g. fun(Left, Right) -> Left+Right end.
  Root(): What to do with the final result. For count 3s, this is just the identity function.

The Reduce Pattern

# Reduce and Scan

- The root node: ► Reduce: count3s\_reduce(none, [], Total3s) ->
- Scan: count3s\_scan(none, [], Total3s) -> 0; Internal nodes:
- exc.
  Inflagreduce(Farent, [Child | MoreKids], ThreesInLeftSubtree)
  ThreesInRightSubtree = countis\_vasi(Child),
  ThreesInRightSubtree = ThreesInHeftSubtree + ThreesInRightSubtree,
  Totalis = countis\_reduce(Farent, MoreKids, ThreesInMytree),
  countis\_not(FyChild, Totalis).
- - muoutis.coan(Parent, [Child | MoreKids), ThreesInleftSubtree) ->
    ThreesInRightSubtree = countis.wait(Child),
    ThreesInRightSubtree = threesInRightSubtree,
    ThreesInRightSubtree = threesInRightSubtree,
    ThreesInRightSubtree,
    ThreesInRightSubtree,
    ThreesInRightSubtree),
    ThreesInRightSubtree),

# More Examples of scan

- Orde Examples of Section
  Account balance with interest:
  Input: a list of transactions, where each transaction can be a deposit fact an amount for the balance), a withdrawal (subtract an amount from the balance), or interest (multiply the balance by an amount). For example:

  Ideosate, 100.00), (withdraw, 5.43), (withdraw, 27.
  - (deposits, 100.00), (Librition (12), (establiste, 22.75), (establiste, 22.75), Output: the account balance after each transaction. For example, if we assume a starting balance of \$1000.00 in the previous example, we get
- Delete 3s
- letete 3s

   Given a list that is distributed across NProc processes, delete all 3s, and rebalance the list so each process has roughly the same length sublisth.

   Solution (sketch):
  - ☐ Using scan, each process determines how many 3s preced its segment, the total list length preceding it, and the total list length after deleting 3s.
  - □ Each process deletes its 3s and send portions of its lists

### More<sup>2</sup> Examples of scan

- Carry-Lookhaed Addition:
   A Given two large integers as a list of bits (or machine words), computer their sum.
   Note that the "pencil-and-paper" approach works from the least significant bit (or digit, or machine word) and works sequentially to the most-significant bit. This takes O(N) time where N is the number of
- most-significant bit. This takes (JN) time where N is the number o bits in the work.

  Carries can be computed using scan.

  This allows a parallel implementation that adds two integers in O(tog N) time.

  O(tog N) time.

  O(tog N) time.

  O(tog N) this control in your CPU does addition the adder takes (O(tog N) gathed delsy to add two, machine words, where N is the number of bits in a word.

  See Principles of Parallel Programming, pp. 119f.

  See homework 2 (later today, I hope).

- January 23: Architecture Review
  Reading: Pacheco, Chapter 2, Sections 2.1 and 2.2.
  January 25: Shared-Memory Machines Reading: Pacheco, Chapter 2, Section 2.3

  January 27: Distributed-Memory Machines
- Reading: Pacheco, Chapter 2, Sections 2.4 and 2.5.
  Mini Assignments Mini 4 goes out.
  Anauray 30: Paralle Performance: Speed-up
  Reading: Pacheco, Chapter 2, Section 2.6.
  Homework: HW 2 enrylvind (11-59pm), HW 3 goes out.
  February 1: Parallel Performance: Overheads
  Monagement
- - HW 3 due (11:59pm).

Microcoded machines

Preview

- What are the components of a generalized scan?
   As an example, what functions do you need to define to use wtree.scan?
- Compare scan with lists:mapfold1?
  What property must an operator have to be amenable use with scan?
- Consider the following variations on the bank account problem:

  Add a transaction (reset, Balance), where Balance is a number. The account balance is set to this amount. For example, this can be used to open an account with an initial balance. We'll also assume that a reset common second with a second that a creater of the common second that a control with a comparison so that the bank charges a daily interest of X's for negative balances, neither charges no pays interest for positive balances (sest than \$1000, and pays a daily interest of Y's for positive balances greater than \$1000.

  For each of these:

  Can the account balance still be computed using scan?

  If yes, explain how to do. If no, explain why it's not possible.

Mark Greenstreet

Computer Architecture Review

CpSc 418 - Jan. 23, 2017

- · A microcoded machine
- A pipelined machine: RISC
- Let's write some code
- · Superscalars and the memory bottleneck
- Unless otherwise noted or ched, these slides are copyright 2017 by Mark G
  made available under the terms of the Creative Commons Attribution 4.0 In
  http://creative.commons.org/1/acenses/by/4.0

## Objectives

- Review classical, sequential architectures
- a simple microcoded, machine
   a pipelined, one-instruction per clock cycle machine
- Pipelining is parallel execution
- the machine is supposed to appear (nearly) sequential
   introduce the ideas of hazards and dependencies.

ullet The microcode ( $\mu$ code) ROM specifies the sequence of operations necessary to carry out an instruction.

PC REG[0:7] ALU

operations recessary to carry out an instruction.

For simplicity, I'm assuming that the op-code bits of the instruction form the most significant bits of the  $\mu$ -code ROM address, and that the value of the micro-PC ( $\mu$ PC) form the lower half of the address.

A simple, microcoded machine

# Microcode: summary

Review Questions

What is scan? Give an example

- Separates hardware from instruction set.
  - Different hardware can run the same software.
     Enabled IBM to sell machines with a wide range of
- Leanabed IsM to sell machines with a wide range of performance that were all compatible performance that were all compatible 560 and its successors.
  Intel has done the same with the x86.

  But, as implemented on slide 3, it's very sequential.

while(true) {
 fetch an instruction;
 perform the instruction

- - Can we do better?
- Instruction fetch is "overhead"
   Motivates coming up with complicated instructions that perform lots of operations per instruction fetch.
   But these are hard for compilers to use.

# Break for Live Coding

# sive instructions in each stage

- Allows throughput of one instruction per cycle.

## What about Dependencies?

- Multiple-instructions are in the pipeline at the same time.
- An instruction starts before all of its predecessors have completed. Data hazards occur if
- an instruction can read a different value than would have been read with a sequential execution of instructions,
- or if a register or memory location is left holding a different value than it would have had in a sequential execution.
- Control hazards occurs if
  - an instruction is executed that would not have been executed in a sequential execution.
     This is because the instruction "depends" on a jump or branch that hasn't finished in time.

# Handling Hazards

Bypass: If an instruction has a result that a later instruction needs, the earlier instruction can provide that result directly without waiting to go through the register file.

IALU1

IALU2

LS FP1

FP2

Float.-Point Registers

DS

- Move common operations early:
  - Decide branches in decode stage

    ALU operations in the control of the control of

  - ALU operations in the stage after decode

    Memory reads take longer, but they happen less often.
- · Let the compiler deal with it If nothing else helps, stall.

Superscalar Processors

A Superscalar CPU

11

### Back to Architecture

- the RISC machine takes 1 clock-cycle per instruction in the best
- Can we break the one-cycle-per instruction barrier?

# The Memory Bottleneck

- A CPU core can execute roughly one instruction per clock-cycle With a 3GHz clock, that's roughly 0.3ns per instruction
- Main memory accesses take 60-200ns (or longer)
   That's 200-600 instructions per main memory access.
- - ➤ CPUs designed for speed.

    ➤ Memory designed for capacity:

    □ fast memories are small

    □ large memories are slow

# Superscalar Execution

- Fetch several, W, instructions each cycle.
- Decode them in parallel, and send them to issue queues for the appropriate functional unit.
- But what about dependencies?
  - ▶ We need to make sure that data and control dependencies
  - We need to make sure that data and control dependencies are properly observed.
    Code should execute on a superscalar as if it were executing on sequential, one-instruction-at-a-time machine.
    Data dependencies can be handled by "register renaming"—this uses register indices to dynamically create the

  - dependency graph as the program runs.

    Control dependencies can be handled by "branch speculation" guess the branch outcome, and rowrong.
- The opportunity to execute instructions in parallel is called Instruction Level Parallelism, ILP.

- grows quadratically with W.
- basically, all instructions in a batch of W have to compare there register indices with all of the other ones.

## Superscalar Reality

- Most general purpose CPUs (x86, Arm, Power, SPARC) are
- superscalar. Register renaming works very well:
- Branch prediction is also very good, often > 90% accuracy.
   But, data dependent branches can cause very poor
- Superscalar designs make multi-threading possible
   The features for executing multiple instruction in parallel work well for mixing instructions from several threads or processes – this is called "multithreading" (or "hyperthreading", if you're
- In practice, superscalars are often better at multithreading than they are at extracting ILP from a sequential program.

# Preview

January 25: Shared-Memory Machines
Residn; Pacheco, Chapter 2, Section 2.3
January 27: Distributed-Memory Machines
Min Assignments
Min 4 March
Min 4 M

MEM

- reurumy 1: reralast renormance: Overheads
  Honework: HW 2 due (115gm).
  February 3: Barallel Performance: Models
  February 5: Brailel Performance: Widels
  February 5: Perallel Performance: Wing Up
  January 4:-Edwary 15: Perallel Sorting
  Homework (Feb. 15): HW 3 early/ard (1158pm), HW 4 goes out
  February 17: Map-Reduce
  HW 3 due (1158pm).
- IW 3 due (11:59pm

# Review

- How does a pipelined architecture execute instruction in parallel?
- What are hazards?
- What are dependencies?
- What is multithreading.
- For further reading on RISC: "Instruction Sets and Beyond: Computers, Complexity, and Controversy" R.P. Colwell, et al., IEEE Computer, vol. 18, no. 3,
  - You can download the paper for free if your machine is on the UBC network.

    If you are off-campus, you can use the library's proxy.

# Outline:

- Shared-Memory Architectures
- Memory Consistency
- Weak Consistency


Unless otherwise noted or cited, these slides are copyright 2017 by Mark Grumade available under the terms of the Creative Commons Attribution 4.0 Into

# Objectives

- Understand how processors can communicate by sharing
- memory.

  Able to explain the term "sequential consistency
  - Describe a simple cache-coherence protocol, MESI
     Describe how the protocol can be implemented by snooping.
     Describe sequential consistency\*.
     Be aware that real machines make guarantees that are weaker than sequential consistency.

# An Ancient Shared-Memory Machine




this isn't practical.

The MESI protocol

Multiple CPU's (typically two) shared a memory
If both attempted a memory read or write at the same time
One is chosen to go fire.
Then the other does its operation.
That's the role of the switch in the figure.
By using multiple memory units (partitioned by address), and a switching network, the memory could keep up with the processors.
But, now that processors are 100's of times faster than memory, this isn't practical.

### A Shared-Memory Machine with Caches



- · Caches reduce the number of main memory reads and writes
- . But, what happens when a processor does a write?

### Cache Inconsistency

- New Interest with evaluation and the cache.

  Main memory updated when the cache block is evided.

  Main memory updated when the cache block is evided.

  Wither brough: writes update cache and main memory.

  Modern processors have to use write-back for performance:
  Main memory is way too slow for write-through.

  Step 0: CPU 0 and CPU 1 have both read memory location addr0 and addr1 and have copies in their cache.

- Step 1: CPU 0 writes to addr0 and CPU 1 writes to addr1
   Step 2: CPU 0 reads from addr1 and CPU 1 reads to from
- Both CPUs see the old value.
   The writes only updated the writer's cache.
   The readers got the old values.

# Cache Coherence Protocols

- Big idea: caches communicate with each other so that:
  - Multiple CPUs can have read-only copies for the sa location.
    If a cache has a dirty block, then no other cache has a copy of that
    - · Caches can share read-only copies of a cache block.
      - When a processor writes a cache block, the first write goes to main memory.
         The other caches are notified and invalidate their copies.
         This ensures that writeable blocks are exclusive.

= write-through

= write-back

# How caches work

- Caching fymmes with hashing and the two ideas are similar.
  Caches store data in "blocks" the block size is a small power-of-two times the machine word size.
  A cache has one or more "ways" each way holds a power-of-two number number of blocks.
  A hash-value is computed from the address.

  blockAddr addr / blockSize; it right shift
- Read:

- The blockIndex is used to look up one entry in each "way". Each block has a tag that includes the full-address for the data
  - Each block has a tag that includes the full-address for the data stored in that block.


    The tags from each way are compared with the tag of the address \* If any tag matches, that way provides the data.

    \* If no tags match, then a cache miss occurs.

    \* Some current block is evicted from the cache to make room for the incoming block.
- Writes are similar to reads.

- . Only the read-path is shown. Writing is similar This is a 16K-byte, 4-way set-associative cache, with 16 byte





- When instruction i in ifetch, instruction i-1 in decode, . .
- Favors simple instructions that execute on a single pass through the pipeline.
   This is known as RISC: "Reduced Instruction Set Computer"
   A modern x86 is CISC on the outside, but RISC on the inside.

- the microcoded machine takes 5+ clock-cycles per instruction
  - There can be stalls due to cache misses,
     unfilled delay slots, or
- multi-cycle operations

# What superscalars are good at

- Scientific computing:

  often successive loop iterations are independent

  the superscalar pipelines the loop

  Perform memory reads for loop i, while doing multiplications for loop i-2, while doing additions for loop i-4, while storing the
- results for loop i-5.

  Commercial computing (databases, webservers, ...)

  often have large data sets and high cache miss rates.

  In the superscalar can find executable instructions after a cache miss.


  if it encounters more misses, the CPU benefits from pipelined memory accesses.
- Burning lots of power
   many operations in a superscalar require hardware that

# **Shared Memory Multiprocessors**

Mark Greenstreet

- CpSc 418 Jan. 25, 2017
- Coding Break

- A typical cache



- cache blocks.

- · Caches read and write main memory over a shared memory bus.
- Each cache has two copies of the tags: one for the CPU, the other
- If the cache sees another CPU reading or writing a block that is in this cache, it takes the action specified by the MESI protocol.

### Weak Consistency

Preview

February 27: TBD

Associativity:

complicated

- CPUs typically have "write-buffers" because memory writes often come in bursts.
- Typically, reads can move ahead of writes to maximize program performance.
- program performance.

  Why?

  Because there may be instructions waiting for the data from a load.

  A transition from "shared" to "modified" requires notifying all processors this can take a long time.

  Memory writes don't happen until the instruction commits. This means that real computers don't guarantee sequential consistency.

  Warning: classical algorithms for locks and shared buffers fail when run on a real machines!

January 27: Distributed-Memory Machines
Reading:
Pacheco, Chapter 2, Sections 2.4 and 2.5.
Mini Assignments
Mini Assignment
Mini

Homework (F. 15): How James (Washington) (1997) (19

Cache Design Trade-Offs (2 of 2)

HW 3 due (11:59pm)

Increasing associativity makes the cache hardware more

complicated.

Typical caches are direct mapped to four- or eight-way associative.

Associativity doesn't need to be a power of two!

Other stuff

I cache inclusion: is everything in the L1 also in the L2?

Interaction with virtual memory: are cache addresses virtual or physical?

coherence protocol details:
Example, Intel uses MESII; the 'F' stands for 'florwarding'. If a processor has a read miss, and another cache has a copy, one of the caches with a copy will be the "florwarding cache". The forwarding cache provides the data because it's much flaster than main memory.

error detection and creation – caches + cosmic rays = flipped bits.

and all kinds of other optimizations that are beyond the scope of this class.

# **Programming Shared Memory Machines**

Implementing MESI: Directories

consistent.

Comparison:

Main memory keeps a copy of the data and

a bit-vector that records which processors have copies, and
 a bit to indicate that one processor has a copy and it may be
 modified.

The memory unit sends messages to the other CPUs to direct them to take actions as needed by the protocol.

The ordering of these messages ensures that memory stays

Snooping is simple for machines with a small number of processors.
 Directory methods scale better to large numbers of processors.

· A processor accesses main memory as required by the MES

- Programming Shared Memory Machines

  Shared memory make parallel programming "easier" because:

  One thread can pass an entire data structure to another thread just by giving a pointer.

  No need to pack-up trees, graphs, or other data structures as messages and unpack them at the receiving end.

  Shared memory make parallel programming harder because:

  It's easy to overlook synchronization (control to shared data structures). Then, we get data races, corrupted data structures, and other hard-to-track-down bugs.

  A defensive reaction is to wrap every shared reference with a lock. But locks are slow (that \( \) factor for communication), and this often results is slow code, or even deadlock.
  - results is slow code, or even deadlock.

• What is sequential consistency?

Review

snooping?

False Sharing

Example: count 3s

Pesults is slow code, or even deadlock.
In practice, shared memory code that works often has a message-passing structure.
Finally, beware of weak consistency
Use at hread library.
There are elegant algorithms that avoid locking overhead, even with weak consistency, but they are beyond the scope of this class.

Using the MESI protocol, can multiple processors simultaneously have entries in their caches for the same memory address?

Using the MESI protocol, can multiple processors simultaneously

modify entries in their caches for the same memory address?

. How can a cache-coherence protocol be implemented by

 How can a cache-coherence protocol be implemented using directories? . What is false sharing (in the reading, but not covered in these

False sharing occurs when two CPUs are actively writing different words in the same cache block.
 Each write forces the other CPU to invalidate its cache block.
 Each read forces the other CPU to change its cache block from

Here's an implementation with awful performance.
 We create a global array of ints to hold the accumulators for each

process. Each time a process finds a 3, it writes to its element in the array This forces the other CPUs whose accumulators are in the same block to invalidate their cache entry. This turns accumulator accesses into main memory accesses. And these accesses are serialized: one CPU at a time.

Do real machines provide sequential consistency? • How do these issues influence good software design practice?

dified **or** exclusive **to** shared

# Shared Memory and Performance

Classifying Cache Misses

Sequential Consistency

"ought" to happen.

Memory is said to be sequentially consistent if

MESI guarantees sequential consistency

- Shared memory can offer better performance than message
- High bandwidth: the buses that connect the caches can be very

All memory reads and writes from all processors can be arranged into a single, sequential order, such that:

Seguential consistency corresponds to what programmers think

Very similar to "serialiazability" for database transactions

Tunion, separation or out to the processor occur in the global ordering in the same order as they did on the processor.

Every read gets the value of the preceding write to the same address.

- riigh barlowidh: the buses that connect the caches can be very wide, especially if the caches are on a single chip.

  Low latency: the hardware handles moving the data no operating system calls and context-switch overheads.
- But, shared memory doesn't scale as well as message passing
  - For large machines, the latency of directory accesses ca degrade performance.
    - In a message passing machine, each CPU has its own memory, nearby and fast.

      For shared memory, each CPU has part of the shared main memory accessing a directory may require accessing the memory of a

    - distant CPU Shared memory moves the data after the cache miss

    - ★ this stalls a thread
      ★ message passing can send data in advance and avoid these stalls

- Compulsory: The first reference to a cache block will cause a miss.
  - IISS.

    Note that the first access should be a write otherwise the location is uninitialized.

    A cache can avoid stalling the processor by using "allocate on write".

  - write:

    If a miss is a write, assign a block for the line, start the main memory read, track which bytes have been written, and merge with the data from memory when it arrives.
- Capacity: The cache is not big enough to hold all of the data used by the program.
   Conflict: Many active memory locations map to the same cache index.

- ndex.

  If there are more such references than the associativity of the cache, these will cause conflict misses.

  Coherence: A cache block was evicted because another CPU was writing to it.

  A subsequent read incurs a cache miss.

# Message Passing Computers

### Mark Greenstreet

CpSc 418 - Jan. 27, 2017

# Outline

CS 418 - Jan. 25, 2017 23 / 23

- Network Topologies
- Performance Considerations
- Examples

# Co. Unless otherwise noted or cited, these slides are copyright 2017 by Mark Gre made available under the terms of the Creative Commons Attribution 4.0 Inter-

Summary

Coding Break

- Shared-Memory Architectures

   Use cache-coherence protocols to allow each processor to have its own cache while maintaining (almost) the appearance of having one shared memory for all processors.

   A pylical protocol: Well processors.

   The protocol can be implemented by snooping or directories.

   Lising cache-memory interconnect for interprocessor communication provides:

Cache Design Trade-Offs (1 of 2)

- communication provides:

  \* High-bandwidth

  \* Low-latency, but watch out for fences, etc.

  \* High cost for large scale machines.

  \* Shared-Memory Programming

  \* Need to avoid interference between threads.

  \* Assertional reasoning (e.g. invariants) are crucial, much more so than in sequential programming.

  \* There are too many possible interfeavings to hand in practice, we don't formally prove complete programming.

  Beal computers don't ormally prove complete programming.
  - Real computers don't provide sequential consistency.
     Use a thread library.

- Capacity: Larger caches have lower miss rates, but longer access times. This motivates using multiple levels of caches.
  - L1: closest to the CPU, smallest capacity (16-64Kbytes), fastest access (1-3 clock cycles).

    L2: typically 128Kbytes to 1Mbyte, 5-10 cycle access time.

    L3: becoming common, several Mbytes of capacity.
- Block Size:
- IOCK SIZE:

  Larger blocks can lower miss rate by exploiting spatial locality.

  Larger blocks can raise miss rate due to conflict and coherence misses.

  Larger blocks increase miss penalty by requiring more time to transfer all that data.


  Typical block sizes are 16 to 256 bytes sometimes block size changes with cache level.

# Objectives

- Familiar with typical network topologies: rings, meshes, crossbars, tori, hypercubes, trees, fat-trees.

  Understand implications for programming
- bandwidth bottlenecks
- latency considerations location matters heterogeneous computers.

### Message Passing Computers



- Multiple CPU's
- Communication through a network:

  Commodity networks for small clusters.

  Special high-performance networks for super-computers
- Programming model:
- - Explicit message passing between processes (like Erlang)
     No shared memory or variables.

# Some simple message-passing clusters

- 25 linux workstations (e.g. lin01 ... lin25.ugrad.cs.ubc.ca) and standard network routers.
  - A good platform for learning to use a message-passing cluster. But, we'll figure out that network bandwidth and latency are key
  - bottlenecks
- A "blade" based cluster, for example:
   16 "blades" each with 4 6-core CPU chips, and 32G of DRAM.
   An "infilmband" or similar router for about 10-100 times the bandwidth of typical ethernet.
   The priot tag is ~5300K.

  - Great if you need the compute power.
     But, we won't be using one in this class
- The Sunway TaihuLight
- The world's fastest (Linpack) super-computer (as of June 2016) 40,960 multicore CPUs
  - 256 cores per CPU chip.
    1.45GHz clock frequency, 8 flops/core/cycle.
- Total of 10,485,760 cores
- · LINPACK performance: 93 PFlops
- Power consumption 15MW (computer) + cooling (unspecified)
   Tree-like
- Five levels of hierarchy
- Each level has a high-bandwidth switch.
   Some levels (all?) are fully-connected for that level
- Programming model: A version linux with MPI tuned for this
- For more information, see Report on the Sunway TaihuLight System, J. Dongarra, June 2016.

# The Westgrid Clusters

· Clusters at various Western Canadian Universities (including


4

- Up to 9600 cores.
- Available for research use

# **Network Topologies**

- Network topologies are to the message-passing community what cache-coherence protocols are to the shared-memory people:

  - Lots of papers have been published.
     Machine designers are always looking for better networks.
     Network topology has a strong impact on performance, the programming model, and the cost of building the machine.
- A message-passing machine may have multiple networks:
  - A general purpose network for sending messages between machines.
     Dedicated networks for reduce, scan, and synchronization:
    - The reduce and scan networks can include ALUs (integer and/or floating point) to perform common operations such as sums, max, product, alt, ary, etc. in the networking hardware.
      A synchronization network only needs to carry a few bits and can be designed to minimize latency.
- Ring-Networks



Advantages: simple.

- Disadvantages:
   Worst-case latency grows as O(P) where P is the number of
  - Easily congested limited bandwidth

 Has the good features of a mesh, and
 No special cases at the edges. Disadvantages:
 ► Worst-case latency grows as √P.

# Star Networks



- Advantages
  - Low-latency single hop between any two nodes
     High-bandwidth no contention for connections with different
- High-bandwart no contention for connections with different sources and destinations.

   Sadvartages:
   Amount of routing hardware grows as  $O(P^2)$ .
   Requires lots of wires, to and from switch
   Sadvartage trying to build a switch that connects to 1000 nodes!
- Surprisingly practical for 10-50 ports Hierarchies of cross-bars are often used for larger networks.

Hypercubes

A crossbar switch



# Meshes



- Easy to implement: chips and circuit boards are effectively
- Lasy on implement. Capis are clicit boards are receivery two-dimensional.
   Cross-section bandwidth grow with number of processors-more specifically, bandwidth grows as √P.
   Disadvantages:
   Worst-case latency grows as √P.
   Edges of mesh are "special cases."

Tori

Advantages



# Hypercubes

A 0-dimensional (1 node), radix-2 hypercube

A 1-dimensional (2 node), radix-2 hypercube





Hypercubes

A 3-dimensional (8 node), radix-2 hypercube






# A 5-dimensional (32 node), radix-2 hypercube

Hypercubes

Fat-Trees



Route

Nodes

Processors

### Hypercubes



- Advantages
   Small diameter (log N) Lots of bandwidth
- Easy to partition. Simple model for algorithm design.
- Disadvantages
  - sadvantages

    Needs to be squeezed into a three-dimensional universe.

    Lots of long wires to connect nodes.

    Design of a node depends on the size of the machine.

## Performance Considerations

- Bandwidth

  - indwidth
    How many bytes per-second can we send between two
    processors?

    \*\*May depend on which two processors: neighbours may have faster
    links than spanning the whole machine.

    \*\*Bisection bandwidth: find the worst way to divide the processors
    into to sets of P/2 processors each.

    \*\*How many bytes per-second can we send between the two
    partitions?

    \*\*If we divide this by the number of processors, we typically get a much
    smaller value that the peak between two processors.
  - Smaller value that the peak between two processors.
     Latency
     How long does it take to send a message from one processor to another?

  - Typically matters the most for short messages.
     Round-trip time is often a good way to measure latency.

  - tst
    How expensive is the interconnect it may dominate the total
    machine cost.

    \* Cost of the network interface hardware.

    \* Cost of the cables.

# Summary Preview January 30: Parallel Performance: Speed-up Reading: Pacheco, Chapter 2, Section 2.6. Homework: HW 2 earlybird (11:59pm). HW 3 goes out. February 1: Parallel Performance: Overheads

- . Message passing machines have an architecture that
- Message passing machines have an architecture that corresponds to the message-passing programming paradigm.

  Message passing machines can range from

  Clusters of PC's with a commodity switch.

  Clouds: lots of computers with a general purpose network.

  Super-computers: lots of compute nodes tightly connected with high-performance interconnect.

  Many network topologies have been proposed:

  Performance and cost are often dominated by network bandwidth and latency.

- and latency.

  The network can be more expensive than the CPUs.

  Peta-flops or other instruction counting measures are an indirect measure of performance.
- Implications for programmers
- Location matters
- Communication costs of algorithms is very important Heterogeneous computing is likely in your future.

# **Dimension Routing**

Real-life networks

- if(bit(i, src) != bit(i, dst))
   send(msg, link[i]);

InfiniBand is becoming increasingly prevalent

achieved bandwidths of 2–3GB/s.
 Support for RDMA and "one-sided" communication


The MPI (message-passing interface) evolves to track the capabilities of the hardware.

 CPU A can read or write a block of memory residing with CPU B. Often, networks include trees for synchronization (e.g. barriers), and common reduce and scan operations.


Peak bandwidths > 6GBytes/sec

# Trees

Hypercubes



- Wiring: O(log N) extra height (O(N log N)) extra area



- Assume each link has a bandwidth in each direction of
- How long does this take?
- $(i + P/2) \mod P$ ?

### Consider a machine with 4096 processors

- - A crossbar?
    A 2-D mesh?
    A 3-D mesh?
    A hypercube?
    A binary tree?
    A radix-4 tree?

## What this means for programmers

• Use  $M^*$  parallel IIIns to Connect ...

•  $0 \le \alpha \le 1$ •  $\alpha = 0$ : simple tree

•  $\alpha = 1$ : strange crossbar

• Fat-trees are "universal"

• For  $\frac{2}{5} < \alpha < 1$  a fat-tree interconnect with volume V can simulate any interconnect that occupies the same volume with a time overhead that is poly-log factor of N.

- Location matters.
   The meaning of location depends on the machine.
   Getting a good programming model is hard.
   Challenges of heterogeneous machines.
   What it means for different kinds of computers
- Supercomputers

Supplementary Material

- What is the maximum latency for sending a message between two processors (measured in network hops) if the network is

  A ring?

  A crossbar?

- Message-passing origami: how to fold a mesh into a torus. How big is a hypercube: it's all about the wires.

## From a mesh to a torus (1/2)



- Fold left-to-right, and make connections where the left and right edges meet.
- Now, we've got a cylinder
- Note that there are no "long" horizontal wires: the longest wires jump across one processor

# From a mesh to a torus (2/2)

Homework: HW 2 due (11:59pm).
February 3: Parallel Performance: Models


February 27: TBD March 1: Midterm

Min Assignments Min I due (10am)
February 6: Parallel Performance: Wrap Up
January 8-Pebruary 15: Parallel Sorting
January 7: Map-Reduce
HW 3 early/into (11:59pm), HW 4 goes out.
February 17: Map-Reduce
HW 3-due (11:50pm)

HW 3 due (11:59pm

There will be readings assigned from
 Programming Massively Parallel Processors starting after the midterm.

Make sure you have a copy. Note: this year, we'll make sure the course works with either the 2<sup>nd</sup> or 3<sup>rd</sup> edition.



- Fold top-to-bottom, and make connections where the top and
- bottom edges meet Now, we've got a torus
- · Again there are no "long" wires

# How big is a hypercube?

- one time unit. The analysis here easily generalizes for links of higher or lower bandwidths.
- Let each node send a message to each of the other nodes.

Summer Undergraduate Research Opportunities

Natural Sciences and Engineering Research Council (NSERC)
Undergraduate Student Research Awards (USRAs)

– Same process to apply for Science Undergraduate Research
Experience (SURE) and Work Learn International Undergraduat
Research Awards

See what academic research really looks like
 Many research areas: ...
 Google "ubc cs usra" for full list of projects seeking students

- Google - UDC C 1378 to 139 This C 1997 to 139 The C 1

You get paid! Email potential sponsor ASAP (full applications due by Feb 10)

- As soon as one batch of messages finishes the dimension-0 route, that batch can continue with the dimension-1 route, and the next
- time.

# How big is a hypercube?

- Consider a hypercube with N = 2<sup>d</sup> nodes.
- · Assume each link can transfer one message in each direction in one time unit. The analysis here easily generalizes for links of higher or lower bandwidths.
- · Let each node send a message to each of the other nodes.
- Using dimension routing,
- we can route with a throughput of  $\binom{N}{2}$  messages per N/2 time.
- Consider any plane such that N/2 nodes are on each side of the
  - ↑ 
     1 
     2 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 
     N 

     N 

     N 

     N 

     N 

     N 

     N 

     N 

     N 

     N

  - This means that at least N 1 links must cross the plane.
     The plane has area O(N).
- · Understand key measures of performance
- ➤ Time: latency vs. throughput
  ➤ Time: wall-clock vs. operation count
  ➤ Speed-up: slide 5

- Speed-up: side 5
   Understand common observations about parallel performance
   Amdahl's law: limitations on parallel performance (and how to evade them)
   The law of modest returns: high complexity problems are bad, and worse on a parallel machine.
   Superinear speed-up: more CPUs ⇒ more, fast memory and sometimes you win.
  - ► Embarrassingly parallel problems: sometimes you win, without

Unless otherwise noted or cited, these slides are copyright 2017 by Mark Greenstreet and are made available under the terms of the Creative Commons Attribusion 4.0 International license

### Speed-Up

- Simple definition:
  - time(sequential\_execution) speed up =
    - time(parallel\_execution)
- We can also describe speed-up as how many percent faster
  - %faster = (speed\_up 1) \* 100%
- . More practically, how do we measure time?

# Speed-Up - Example

But first, USRA

- . Let's say that count 3s of a million items takes 10ms on a single
- If I run count 3s with four processes on a four CPU machine, and it takes 3.2ms, what is the speed-up?
- If I run count 3s with 16 processes on a four CPU machine and it takes 1.8ms, what is the speed-up?
- If I run count 3s with 128 processes on a 32 CPU machine, and it takes 0.28ms, what is the speed-up?

### Time complexity

Objectives

- What is the time complexity of sorting?
- What are you counting?
   Why do you care?

  What is the time complexity of matrix multiplication?

Superlinear speed-up

- Wiring:  $O(\sqrt{N} \log N)$  extra area for H-1
- Low-bandwidth: bottleneck at root



- 1Gbyte/sec.

  Each node, *i*, sends an 8Kbyte message to node (*i* + 1) mod *P*,
- What if each node, i, sends an 8Kbyte message to node
- Review
- ullet Consider a hypercube with  $N=2^d$  nodes. Assume each link can transfer one message in each direction in
- Using dimension routing.
  - batch can start the dimension 0 route. So, we can route with a throughput of N 2 messages per N/2

# How big is a hypercube? Consider a hypercube with N = 2<sup>d</sup> nodes.

 Assume each link can transfer one message in each direction in one time unit. The analysis here easily generalizes for links of higher or lower bandwidths. Let each node send a message to each of the other nodes. Using dimension routing, we can route with a throughput of  $\binom{N}{2}$  messages per N/2 time.

• Because the argument applies for *any* plane, we conclude that the hypercube has diameter  $O(\sqrt{N})$  and thus volume  $O(N^{\frac{3}{2}})$ .

- Consider any plane such that N/2 nodes are on each side of the plane.
   The plane has area O(N).
- Asymptotically, the hypercube is all wire.

There are many possible measures:


- The main motivation for parallel programming is performance Time: make a program run faster.
   Space: allow a program to run with more memory. To make a program run faster, we need to know how fast it is
- Latency: time from starting a task until it completes
  Throughput: the rate at which tasks are completed.
  Key observation:


running.

Measuring Performance

- throughput =  $\frac{1}{|atency|}$ , sequential programming throughput  $\geq \frac{1}{|atency|}$ , parallel programming

# A 4-dimensional (16 node), radix-2 hypercube





- Low-latency: O(log N) + wire delay.

# Bandwidth Matters

- where P is the number of processors'

- Each node will send N/2 messages for each of the d dimensions.
   This takes time N/2.

- Mark Greenstreet

Speed-Up

CpSc 418 - Jan. 30, 2017

Speed-Up

- Measuring Performance
- Amdahl's Law The law of modest returns Embarrassingly parallel problems
- But beware of the spin:
   Is "time" latency or throughput?
   How big is the problem?
   What is the sequential version:
   The parallel code run on one processor?
   The fastest possible sequential implementation?
   Something else?

- What are you counting?
  Why do you care?

# Big-O and Wall-Clock Time

In our algorithms classes, we count "operations" because we have some belief that they have something to do with how long the actual program will take to execute.

In our architecture classes, we got the formula:

time = \( \frac{\text{\text{imst. executed}}}{\text{clock}} \) (clock frequency

The approach in algorithms class of counting comparisons or multiplications, etc., is based on the idea that everything else is done in proportion to these operations.

BUT, in parallel programming, we can find that a communication between processes can take 1000 times longer than a comparison or multiplication.

This may not matter if you're willing to ignore "constant factors."
 In practice, factors of 1000 are too big to ignore.

# Amdahl's Law, 49 years later

Amdahl's law is an economic law, not a physical law.

Amdahl's law was formulated when CPUs were expensive
 Today, CPUs are cheap (see previous slide)

Amdahl's law assumes a fixed problem size

Many computations have s (sequential fraction) that decreases as N (problem size) increases.
 Having lots of cheap CPUs available will

Change our ideas of what computations are easy and which are hard.
Determine what the "killer-apps" will be in the next ten years.
In years from now, people will just take it for granted that most new computer applications will be parallel.

Examples: see next side

# Super-Linear Speed-up

Sometimes, speed up > P. @

Sometimes, speed\_up > P. ⊕

How does this happen?

Impossibility 'proof': just simulate the P parallel processors with one processor, time-sharing P ways.

Memory: a common explanation

P machines have more main memory (DRAM)

and more cache memory and registers (total)

and more I/O bandwidth, ...

Multi-threading: another common explanation

The sequential algorithm underutilizes the parallel capabilities of the CPU.

A parallel algorithm can make better use.

Algorithmic advantages: once in a while, you win!

A paramet agonitim can make better use.
Algorithmic advantages: once in a while, you win!
Simulation as described above has overhead.
If the problem is naturally parallel, the parallel version can be more efficient.

BUT: be very skeptical of super-linear claims, especially if  $speed\_up\gg P$ .

# **Review Questions**

- What is speed-up? Give an intuitive, English answer and a mathematical formula.
- Why can it be difficult to determine the sequential time for a program when measuring speed-up? What is Amdahl's law? Give a mathematical formula. Why is
- Amdahl's law a concern when developing parallel applications?
  Why in many cases is it not a show-stopper? Is parallelism an effective solution to problems with high big-O
- complexity? Why or why not?
- What is super-linear speed-up? Describe two causes
- What is an embarrassingly parallel problem. Give an example

# Overhead

Overhead: work that the parallel program has to do that isn't needed in the sequential program.

- <u>Communication</u>:
   ► The processes (or threads) of a parallel program need to A sequential program has no interprocess communication.
- Synchronization.
   The processes (or threads) of a parallel program need to
- This can be to avoid interference, or to ensure that a result is ready
- before it's used, etc.
  Sequential programs have a completely specified order of execution: no synchronization needed.
- Computation.
- Recomputing a result is often cheaper than sending it. lemory Overhead.

  Each process may have its own copy of a data structure.

### Communication overhead with message passing

- The time to transmit the message through the network.
- There is also a CPU overhead: the time set up the transmission and the time to receive the message.
- The context switches between the parallel application and the operating system adds even more time.
- Note that many of these overheads can be reduced if the sender and receiver are different threads of the same process running on the same CPU. This has led to SMP implementations of Erlang, MPI, and other

  - Inis has led to SMP implementations of t-frang, MiPI, and other message passing parallel programming frameworks. The overheads for message passing on an SMP can be very close to those of a program that explicitly uses shared memory. This allows the programmer to have one parallel programming model for both threads on a multi-core processor and for multiple processes on different machines in a cluster.

# Amdahl's Law, 49 years later

- · Amdahl's law is an economic law, not a physical law.
- Amdahl's law assumes a fixed problem size
  Ten years from now, people will just take it for granted that most new computer applications will be parallel.
  Examples:
  - - Managing/searching/mining massive data sets.
       Scientific computation.
       Note that most of the computation for animation and rering resembles scientific computation. Computer games eff tremendously from parallelism.
       Likewise for multimedia computing.

Problems that can be solved by a large number of processors with very

Analyzing large collections of images: astronomy surveys, facial recognition.

Monte-Carlo simulations: same model, run with different random

Don't be ashamed if your code is embarrassingly parallel:

Embarrassingly parallel problems are great: you can get excellent performance without heroic efforts.
 The only thing to be embarrassed about is if you don't take advantage of easy parallelism when it's available.

Performance-Loss

Mark Greenstreet

CpSc 418 - Feb. 1, 2017

Overhead: work the parallel code has to do that the sequential version avoids.

Code that is inherently sequential or has limited parallelism
 Idle processors
 Resource contention

Communication and Synchronization
 Extra computation, extra memory

Communication Overhead

• Rendering images for computer-animation: each frame is

**Embarrassingly Parallel Problems** 

little communication or coordination

independent of all the others.

Brute-force searches for cryptography.

# Amdahl's Law, one more try

Amdahl's Law



- . We can have problems where the parallel work grows faster than the sequential part.
- $\bullet$  Example: parallel work grows as  $\textit{N}^{3/2}$  and the sequential part grows as log P.

### Parallel Performance

Lecture Summary

- Speed-up: slide 5
- Limits
- Amdahl's Law, slide 9.
   Modest gains, slide 15 Sometimes, we win
- ➤ Super-linear speedup, slide 16.
  ➤ Embarrassingly Parallel Problems, slide 17.

### Preview February 1: Parallel Performance: Overhead

Homework: HW 2 due (11:59pm).

February 3: Parallel Performance: Models

What if the run-time is (5ns)1.2<sup>N</sup>?

Amdahl's Law. 49 years later

Amdahl's law is not a physical law

 Amdahl's law is mathematical theorem: If T<sub>parallel</sub> is (s + 1-s) T<sub>sequential</sub>
 and speed\_up = T<sub>sequential</sub>/T<sub>parall</sub>
 then for 0 < s ≤ 1, speed\_up ≤</li>

· Amdahl's law is also an economic law

Amdahl's law assumes a fixed problem size.

The Law of Modest Returns

More bad news. @

Amdahl's law was formulated when CPUs were expensive Today, CPUs are cheap

nore bac news. ⊚

• Let's say we have an algorithm with a sequential run-time

T = (12ns)N<sup>4</sup>.

• If we're willing to wait for one hour for it to run, what's the largest value of N we can use?

• If we have 10000 machines, and perfect speed-up (i.e. speed\_up = 10000), now what is the largest value of N we can use?

What it till furnishes (conjusts).
 The law of modest returns.
 Parallelism offers modest returns, unless the problem is of fairly low complexity.
 Sometimes, modest returns are good enough: weather forecasting.

Sometimes, modest returns are good enough: weather lored climate models. Sometimes, problems have huge N and low complexity: data mining, graphics, machine learning.

The cost of flabricating eight cores on a die is very little more that the cost of flabricating one.
 Computer cost is dominated by the rest of the system: memory, disk,

February S: Parallel Performance: Models
Mini Assignments: Min 4 du (tromb)
Mini Assignments: Mini 4 du (tromb)
Mini Assignments: Mini 4 du (tromb)
Mini Assignments: Mini Ass

February 27: TBD March 1: Midterm

- Reading from "Programming Massively Parallel Computers" (D.B. Kirk & W.-M. Hwu) start right after the midterm. Make sure you You can use either the 2<sup>nd</sup> or 3<sup>rd</sup> edition.

# Objectives

- · Learn about main causes of performance loss
  - Overhead Non-parallelizable code
  - Idle processors Resource contention
- See how these arise in message-passing, and shared-memory



unless otherwise noted or cited, these slides are copyright 2017 by Mark Greenstreet and are made available under the terms of the Creative Commons Attribution 4.0 International license

# Causes of Performance Loss

- Ideally, we would like a parallel program to run P times faster than the sequential version when run on P processors.
   In practice, this rarely happens because of:
- practice, this rarely happens because of:

   Overhead: work that the parallel program has to do that isn't needed in the sequential program.

   Non-parallelizable code: something that has to be done sequentially.

   Non-parallelizable code: something that has to be done sequentially.

   Non-parallelizable code: something hat has to be done sequentially.

   Non-parallelizable code: something before the can work on it.

   Resource contention: Too many processors overloading a limited resource.

### Communication with shared-memory Communication overhead: example

- In a shared memory architecture:
  - Each core has it's own cache.
     The caches communicate to make sure that all references from different cores to the same address look like there is one, common
- onerest cores to a law same autors such was there is one; common memory. It takes longer to access data from a remote cache than from the local cache. This creates overhead.

   Falses sharing can create communication overhead even when there is no logical sharing of data.

  - This occurs if two processors repeatedly modify different locations on the same cache line.

# The parallel version ran much slower than the sequential one.

The Principles of Parallel Programming book considered an example of Count 3s (in C, with threads), where there was a global array, int count [2] where P is the number of threads.
Each thread (e.g. thread i) initially sets its count, count [1] to 0.
Each time a thread encounters a 3, it increments its element in to the count of the count of the count of the counters a 3.

- Cache lines are much bigger than a single int. Thus, many entries for the count array are on the same cache line.

  A processor has to get exclusive access to update the count for its
- thread. This invalidates the copies held by the other processors
   This produces lots of cache misses and a slow execution
- A better solution:
- Each thread has a local variable for its count
- Each thread counts its threes using this local variable and copies its
- final total to the entry in the global array.

Parallel processes must coordinate their operations.
 Example: access to shared data structures.
 Example: writing to a file.

a In a parallel program, data must be sent betw

 The time to send and receive data is overhead. Communication overhead occurs with both shared-memory and

message passing machines and programs.
 Example: Reduce (e.g. Count 3s):
 Communication between processes adds time to execution.
 The sequential program doesn't have this overhead.

This isn't a part of the sequential program.

- For shared-memory programs (e.g. pthreads or Java threads, there are explicit locks or other synchronization

A More Efficient Sieve

Synchronization Overhead

• For message passing (e.g. Erlang or MPI), synchronization is accomplished by communication.

• If N is composite, then it has at least one prime factor that is at most  $\sqrt{N}.$ 

• This means that once we've found a prime that is  $\geq \sqrt{N}$ , all

Tennaming definition of Raybe must be prime.

8 primes (8): return a list of all primes  $\leq N$ .

primes (8) when is\_integer (8) and (N < 2)  $\rightarrow$  [];

primes (N) when is\_integer (0)  $\rightarrow$ do\_primes ([], interseq(2, N), trunc(math:sqrt(N))).

remaining elements of Maybe must be prime.

# Computation Overhead

A parallel program may perform computation that is not done by the

- Redundant computation: it's faster to recompute the same thing on each processor than to broadcast.
- Algorithm: sometimes the fastest parallel algorithm is fundamentally different than the fastest sequential one, and the parallel one performs more operations.

# Sieve of Eratosthenes

To find all primes ≤ N:

Let MightBePrime = [2, 3, ..., N].

Let KnownPrimes = [].

\$\text{bloom}\$ Let \text{KnownPrimes} = [] \text{ob}\$

\$\tilde{\text{loop}}\$ invariant \text{FnownPrimes} contains all primes less than the \$\text{s}\$ mallest clement of \text{MightBePrime}, and \text{MightBePrime}\$

\$\tilde{\text{s}}\$ is in ascending order. This ensure that the first element of \$\text{ MightBePrime}\$ is prime.

Let \$P = \text{first element of \text{MightBePrime}\$.}

Appead \$P\$ to KnownPrimes.

Delete all multiples of \$P\$ from MightBePrime\$.

See http://en.wikipedia.org/wiki/Sieve\_of\_Eratosthenes

# Prime-Sieve in Erlang

- wariants of do\_primes(Known, Maybe):
  All elements of Known are prime.
  No element of Maybe is divisible by any element of Known.
  Lists:reverse(Known) ++ Maybe is an according list.
  Rnown ++ Maybe contains all primes \$ { N. Where it is from p(i).}
  primes (KnownPrimes, { | 1 -> 1 ints:reverse(KnownPrimen);}
  primes (KnownPrimes, { | E tech | ->}
  primes (RnownPrimes, { | E tech | ->}
  | Lists:rillber(fun(B) -> (E rem P) /= 0 end, Etch).

- will take to execute.

   Or maybe not. Some would argue that we count "operations" because it allows us to use nifty techniques from discrete math.

   I'll take the position that the discrete math is nifty because it tells us something useful about what our software will do.

   In our architecture classes, we got the formula:

The run-time on P processors is:

Amdahl's Law

 Consequences Define

- · Given a sequential program where
  - fraction s of the execution time is inherently sequential.
     fraction 1 s of the execution time benefits perfectly from speed-up.

 $T_{parallel} = T_{sequential} * (s + \frac{1-s}{P})$ 

 $speed\_up = \frac{T_{sequential}}{T_{parallel}}$ Speed-up on P processors is at most  $\frac{1}{s}$ . Gene Andahl argued in 1967 that this limit means that parallel computers are only useful for a few special applications where s is very small.

# Prime-Sieve: Parallel Version

# Main idea Find primes from $1...\sqrt{N}$ . Divide $\sqrt{N}+1...N$ evenly between processors. Have each processor find primes in its interval.

- We can speed up this program by having each processor compute the primes from 1 . . . √N.

# Memory Overhead

The total memory needed for P processes may be greater than that needed by one process due to replicated data structures and code.

• Example: the parallel sieve: each process had its own copy of the first  $\sqrt{N}$  primes.

do\_primes(KnownPrimes, [P | Etc], RootN)
when (P = K RootN) ->
do\_primes([P | KnownPrimes],
 lists:filter(fun(E) -> (E rem P) /= 0 end, Etc), Ro
do\_primes(KnownPrimes, Maybe, \_RootN) ->
 lists:reverse(KnownPrimes, Maybe).

### Limited Parallelism Non-parallelizable Code Overhead: Summary Overhead is loss of performance due to extra work that the parallel program does that is not performed by the sequential version. This includes: Finding the length of a linked list: Communication: parallel processes need to exchange data. A int length=0; for(List p = listHead; p != null; p = p->next) length++; Sometimes, we can't keep all of the processors busy doing useful sequential program only has one process; so it doesn't have this overhead. Synchronization: Parallel processes may need to synchronize to guarantee that some operations (e.g. file writes) are performed in a particular order. For a sequential program, this ordering is provided by the program itself. Must dereference each p->next before it can dereference the next The dependency graph for operations is narrow and deep. one. Could make more parallel by using a different data structure to represent lists (some kind of skiplist, or tree, etc.) Idle processors There is work to do, but it hasn't been assigned to an idle processor. Provided by the programment. Sometimes it is more efficient to repeat a computation in several different processes to avoid communication overhead. Sometimes the best parallel algorithm is a different algorithm than the sequential version and the parallel one performs more Searching a binary tree Requires 2<sup>k</sup> processes to get factor of k speed-up. Not practical in most cases. Again, could consider using another data structure. Resource contention Several processes need exclusive access to the same resource operations.

Causes of Performance Loss in Parallel Programs

► Communication, slide 5

Synchronization, slide 9
Computation, slide 10.
Extra Memory, slide 15.

Other sources of performance loss
Non-parallelizable code, slide 18
Idle Processors, slide 19.
Resource Contention, slide 20.

# Interpreting a sequential program.

Finite state machines.

program may need to do more work or use more memory than a sequential program.

Do programs running on a shared-memory computer have

Do message passing program have synchronization overhead?
 Why or why not?

• Why might a parallel program have idle processes even when there is work to be done?

communication overhead? Why or why not?

# **Review Questions** Models of Parallel Computation What is overhead? Give several examples of how a parallel

Mark Greenstreet

CpSc 418 - Feb. 6, 2017

The RAM Model of Sequential Computation

- An entertaining proof

Unless otherwise noted or cited, these slides are copyright 2017 by Mark Gre made available under the terms of the Creative Commons Attribution 4.0 Inter-

# Objectives

- Learn about models of computation
  - ► Sequential: Random Access Machine (RAM)
    ► Parallel

Processors waiting for a limited resource.

Or, we run-into memory bandwidth limitations:
 Processing cache-misses.
 Communication between CPUs and co-proces

by using parallel programming.

Resource Contention

Network bandwidth.

- Parallel Random Access Machine (PRAM)
   Candidate Type Architecture (CTA)
   Latency-Overhead-Bandwidth-Processors

Extra Memory: Data structures may be replicated in several different processes.

It's easy to change a compute-bound task into an I/O bound one

# An enterfaining algorithm and its analysis If a model has invalid assumptions, then we can show that algorithm 1 is faster than algorithm 2, but in real life algorithm 2 is faster. Valiant's algorithm 80 provides some mathematical entertainment.

ssors (LogP)

# The RAM Model

Lecture Summary

Overhead

### RAM = Random Access Machine

- Axioms of the model

  - uoms or me mode:

    Machines work on words of a "reasonable" size.

    A machine can perform a "reasonable" operation on a word as a single step.

    such operations include addition, subtraction, multiplication, divisio comparisons, bitwise blogical operations, bitwise shifts and rotates.

    The machine has an unbounded amount of memory.

    A memory address is a "word" as described above.

    Reading or writing a word of memory can be done in a single step.

## The Relevance of the RAM Model

- If a single step of a RAM corresponds (to within a factor close to 1) to a single step of a real machine.
- Then algorithms that are efficient on a RAM will also be efficient on a real machine.
- on a real machine.

  Historically, this assumption has held up pretty well.

  For example, mergesort and guicksort are better than bubblesort on a RAM and on real machines, and the RAM model predicts the advantage quite accurately.

  Likewise, for many other algorithms.

  raph algorithms, matrix computations, dynamic programming.....

  hand on a RAM generally means hard on a real machine as well: NP complete problems, undecidable problems,.....

The RAM model is based on assumptions that don't correspond to physical reality:

# The PRAM Model

### PRAM = Parallel Random Access Machine Axioms of the model

- A computer is composed of multiple processors and a shared
  - memory.
    The processors are like those from the RAM model.

  - The processors operate in lockstep.
     I.e. for each k > 0, all processors perform their  $k^n$  step at the same time.

    The memory allows each processor to perform a read or write in a single step. single step
  - pile step.

    Multiple reads and writes can be performed in the same cycle. If each processor accesses a different word, the model is simpl if two or more processors try to access the same word on the s step, then we get a bunch of possible models:

    ERBW: Exclusive-Read. Exclusive-Write

    CRBW: Concurrent-Read. Exclusive-Write

    CRBW: Concurrent-Read. Concurrent-Write

    \* See slide 25 for more details.

The Irrelevance of the PRAM Model

- This gives a further outline of the first gazes of the original space of the processor stake up  $\Omega(N)$  volume. The processor has a diameter of  $\Omega(N^{1/3})$ . Signals travel at a speed of at most c (the speed of light). This gives a lower bound on memory access time of  $\Omega(N^{1/3})$ .

The PRAM model is based on assumptions that don't correspond to physical reality:

Logic gates have bounded fan-in and fan-out.
 ⇒ any switch fabric with N inputs (and/or N outputs) must have depth of at least log N.
 This gives a lower bound on memory access time of Ω(log N).

Connecting N processors with memory requires a switching netwo

### CTA = Candidate Type Architecture Axioms of the model

The CTA Model

- A computer is composed of multiple processor has

- Each processor has

  \* Local memory that can be accessed in a single processor step (like the RAM model).

  \* A small number of connections to a communications network.

  There is a communication network connecting the processors.

  \* The general model:

  \* The communication network is a graph where all vertices (processors and switches) have bounded degree.

  \* Each edge has an associated bandwidth and telency.

  - \* The simplified model:
  - he simplified model:

    ★ Global actions have a cost of λ times the cost of local action

    ★ λ is assumed to be "large".

### The LogP Model

# Motivation (1993): convergence of parallel architectures Individual nodes have microprocessors and memory of a workstation or PC. A large parallel machine had at most 2000 such nodes. Point-to-point interconner. Network bandwidth much lower than memory bandwidth. Network bandwidth much lower than memory ladeny. Relatively amall relevent dameter: 5 is 20 hops for a 1000 node

- The model parameters:
  - Le the latency of the communication network fabric of the overhead of a communication action g the bandwidth of the communication network P the number of processors

# Why does g stand for "bandwidth"?

### Marketing!

- What if we used **b** for "bandwidth"?
- Need a catchy acronym with 'ℓ', 'o', 'b', and 'p' . .
   got it: BLOP
   but the marketing department vetoed it.


# logP in practice

- The authors got some surprisingly good performance prediction for a few machines and a few algorithms by finding the "right" values for  $\ell$ , o, g, and P for each architecture.
- It's rare to get a model that comes to within 10-20% on several examples. So, this looked very promising.
- Since then, logP seems to be a model with more parameters than simplified CTA, but not particularly better accuracy.
   Good to know about, because if you meet an algorithms expert, they'll probably know that PRAM is unrealistic.
  - ► Then, you'll often hear "What about logP"? the paper has lots of
  - citations.

    In practice, it's a slightly fancier was of saying "communication costs matter".

### The obvious approach

- to compute the result in Θ(log<sub>2</sub> N) time



# A Valiant Solution

# L. Valiant, 1975

- he big picture:

  Initially, we can use clumps of three processors to find the largest of three elements in O(1) time just do all three comparisons.

  Now, we have N/3 elements but we still have N processors. We can perform all of the comparisons for larger clusters of elements in O(1) time in a single step because we have more processors per element.
- element. Valiant showed that the size of a cluster for which we can do all of the pair-wise comparisons in a single step grows as  $2^{k^t}$  where k is the number of steps. This leads to a  $\log \log N$  time bound for finding the max.
- I'll sketch the proof.
   Then we'll look at why this shows that you can't actually build a PRAM.

- Valiant's Algorithm, the remaining steps
- On step k, we have N/m<sub>k</sub> elements left.
   On step m<sub>k</sub> is the "sparsity" of the problem i.e. the number of processors per remaining element.
   We can make groups of 2m<sub>k</sub> + 1 elements, and have
- $m_k(2m_k+1) = \frac{(2m_k+1)((2m_k+1)-1)}{2}$  $\begin{pmatrix} 2m_k + 1 \\ 2 \end{pmatrix}$

- we now have N/ (m<sub>k</sub>(2m<sub>k</sub> + 1)) elements to consider.
   Therefore, m<sub>k+1</sub> = 2m<sub>k</sub><sup>2</sup> + m<sub>k</sub>.
   The sparsity is squared at each step.
   It follows that the algorithm requires O(log log N).
   Valiant showed a matching lower bound and extended the results to show merging is θ(log log N) and sorting is θ(log N) on a CRCW PRAM. See slide 26 to see the details of the first few rounds

# Valiant's algorithm, step 1

- Divide the N elements into N/3 sets of size 3.
   Assign 3 processors to each set, and perform all three pairwise

- When  $\binom{k}{2}$  processors perform all of the pairwise comparisons of k value
- Each processor sets the flag for the smaller value to 0

# Valiant's algorithm, step 2

- We now have N/3 elements left and still have N processors
- We can make groups of 7 elements, and have 21 processors per group, which is enough to perform all  $\begin{pmatrix} 7 \\ 2 \end{pmatrix} = 21$  pairwise comparisons in a single step.
- Thus, in O(1) time we move the max of each set to a fixed location. We now have N/21 elements left to consider.

max from group of 7 (21 parallel comparisons)

groups of 3 values

CS 418 - Feb. 6, 2017 17 / 23

- cessors per group, which is enough to perform all pairwise processors per group, which is enough to perform all promparisons in a single step. We now have  $N/(m_k(2m_k+1))$  elements to consider.

Step 1:

Valiant's Algorithm, run-time

See slide 27 for the details

• The sparsity is roughly squared at each step.

• It follows that the algorithm requires  $O(\log \log N)$ . • Valiant showed a matching lower bound and extended the results to show merging is  $\theta(\log\log N)$  and sorting is  $\theta(\log N)$  on a CRCW PRAM.

- Assign s processors to each set, and perform all three pairwise comparisons in parallel.
   Mark all the "losers" (requires a CRCW PRAM) and move the max of each set of three to a fixed location.
   The PRAM operations in a bit more detail.
  - Initially, every element has a flag set to 1 that says "might be the
  - Each processor sels the flag for the smaller value to 0.
    Note that several processors may write 0 to the same location, but more CRCW allows this because they are all writing the same value. One processor for each value checks if its flag is still set to 1.
    The winner for the cluster is moved to a specific location;
    The flag for that location is set to 1.
    And now we're ready for subsequent rounds.

# Take-home message from Valiant's algorithm

- The PRAM model is simple, and elegant, and many clever algorithms have been designed based on the PRAM model.
   It is also physically unrealistic:
- It is also physically unrealistic:

  As shown on slide, 7, logic gates have bounded fan-in and fan-out.

  Implementing the processor to memory interconnect requires a logic network of depth, 9(log P).

  Therefore, access time must be Q(log P) physical time.

  Valiant's O(log log N) algorithms takes O(log N log log N) physical validations.
- It's slower than doing a simple reduce.
- And it uses lots of communication think of all those  $\lambda$  penalties! But it's very clever.  $\textcircled{\ }$
- ► But there has still be extensive research on PRAM algorithms ► It's an elegant model, what can I say?
- Valiant understood this and pointed these issues in his paper.

# Summary

- There is work to do, but processors are idle
- Start-up and completion costs.
- Work imbalance.

Idle Processors

- Communication delays
- Models of Parallel Computation

The Irrelevance of the RAM Model

- hysical reality:

  Memory access time is highly non-uniform.

  Architects make heroic efforts to preserve the illusion of uniform access time fast memory.

  \* caches, out-of-order execution, prefetching...

   but the illusion is getting harder and harder to maintain.

  Algorithms that anothing access large data sets run much slower than more localized algorithms.

  Growing memory size and processor speeds means that more and more algorithms have performance that is sensitive to the memory hereachy.
- The FAM model does not account for energy:
  Energy is the critical factor in determining the performance of a computation.
  The energy to perform an operation drops rapidly with the amount of time allowed to perform the operation.
- The (Ir)Relevance of the CTA Model
- Recognizing that communication is expensive is the one, most important point to grasp to understand parallel performance.

  Th highlights the central role of communication.

  PRAM ignores it.

  The general model is parameterized by the communication
  - Can we apply results from analysing a machine with a 3-D toroidal mesh to a machine with fat trees?
    PRAM ignores it.
- The simple model neglects bandwidth issues
- Messages are assumed to be "small".
   But, bigger messages often lead to better performance.
   If we talk about bandwidth, do we mean the bandwidth of each link?
   Or, do we mean the bisection bandwidth?

# Fun with the PRAM Model

- Finding the maximum element of an array of N elements.

  - ax(x(0)...x(7))

# Visualizing Valiant

max(x(0)...x(20))

group of 7 values

max from each group (3 parallel comparisons/group)

N values, N processors

- Summary

  Simplified CTA reminds us that communication is expensive, but it doesn't explicitly charge for bandwidth.

  LogP accounts for bandwidth, but doesn't recognize that all bandwidth is not the same:

  \* Communicating with an immediate neighbour is generally much cheaper than communicating with a distant machine.

  \* Otherwise stated, the bisection bandwidth for real machines is generally much less than the per-machine bandwidth is once at full bandwidth.

  \* logP uses the bisection bandwidth this is conservative, but it doesn't recognize the advantages of local communication.

  \* Both are based on a 10-20 year old machine model

  \* That's ok, the papers are 18-25 years old.

  Doesn't account for the betrogrietly of lody's parallel computers:

  \* multi-core on chip, faster communication between processors on the same board than arross boards, etc.

  \* But engoine the limitations of any of these models.

  Getting a model of parallel computation that's as all-purpose as the RAM is still a work-in-progress.

### Preview February 8: Parallel Sorting - The Zero-One Principl

Reading: https://en.wikipedia.

February 10: Bitonic Sorting (part 1)
Reading: https://en.wikipedia

February 13: Family Day - no class February 15: Bitonic Sorting (part 2) Homework: HW 3 earlybrid (11:59pm), HW 4 goes out. February 17: Map-Reduce Homework: HW 3 due (11:50pm)

3 due (11:59pm).

Reading The GPU Compu

Reading Kirk & Hwu Ch. 2

March 8: CUDA Threads, Part 1

Reading Kirk & Hwu Ch. 3

Homework: HW 4 earlybird (11 Homework: HW 4 earlybird (11:59) rch 8: CUDA Threads, Part 2


# Valiant Details

3 choose 2 7 = 21 = 7 choose 2 43 = 903 = 43 choose 4 1,807 = 1,631,721  $\frac{1}{7}\frac{N}{3} = \frac{N}{21}$   $\frac{1}{43}\frac{N}{21} = \frac{N}{903}$  $m_k(2m_k + 1) = (2m_k + 1)$  choose 2  $m_{k+1}(2m_{k+1} + 1) = (2m_{k+1} + 1)$  cho  $\frac{N}{m_b} \frac{N}{m_b(2m_b+1)}$ 

m<sub>k</sub> is the "sparsity" at round k:

$$\begin{array}{ll} m_{+} & = 1 \\ m_{++} & = m_{k}(2m_{k}+1) \\ \bullet \text{ Now note that } m_{k+1} & = m_{k}(2m_{k}+1) > 2m_{k}^{2} > m_{k}^{2}. \\ \bullet \text{ Thus, } \log(m_{k+1}) > 2\log(m_{k}). \\ \bullet \text{ For } k \geq 3, m_{k} \geq 2^{k-1}. \\ \bullet \text{ Therefore, if } N \geq 2, k > \log\log(N) + 1 \Rightarrow m_{k} > N. \end{array}$$

### Parallelizing Mergesort We could use reduce?



### Let's solve the run-time recurrence

What does the 'g' stand for in "logP"?

Review

LogP models?

• For Valiant's algorithm. Let  $m_0 = 3$  denote the sparsity at the firs step.

. Compare and Contrast the main features of the PRAM, CTA, and

How might one determine parameter values for the CTA and LogP

models? Describe at a high-level the kinds of experiments you could run to estimate the parameters. Hint: review the

 How does each model represent computation? • How does each model represent communication?

m<sub>k+1</sub>


tiep.  $n_{k+1} = 2m_k^2 + m_k \\ + \log_2 m_k + \log_2 (2m_k^2 + m_k) \\ + 2\log_2 m_k + (-\log_2 2m_k^2 + m_k) \\ + 2\log_2 m_k + (-\log_2 m_{k+1} < 2\log_2 m_k + 1 + \alpha/m_k; \text{ where } \\ -2\log_2 m_k + (-\log_2 m_{k+1} < 2\log_2 m_k < 2^k m_k + (5/4)(2^k - 1); \text{ because } \\ -2\log_2 (2k^2 + 1 - \log_2 m_k < 2^k m_k + (5/4)(2^k - 1); \text{ because } \\ -2\log_2 (2k^2 + 1 - \log_2 m_k < (5/4) + \log_2 3)2^k - (5/4); \text{ because } \\ -2\log_2 (2k^2 + 1 - \log_2 m_k < (5/4) + \log_2 3)2^k - (5/4); \text{ because } \\ -2\log_2 (2k^2 + 1 - \log_2 m_k < (5/4) + \log_2 3)2^k - (5/4); \text{ because } \\ -2\log_2 (2k^2 + 1 - \log_2 m_k < (5/4) + \log_2 3)2^k - (5/4); \text{ because } \\ -2\log_2 (2k^2 + 1 - \log_2 m_k < (5/4) + \log_2 3)2^k - (5/4); \text{ because } \\ -2\log_2 (2k^2 + 1 - \log_2 m_k < (5/4) + \log_2 3)2^k - (5/4); \text{ because } \\ -2\log_2 (2k^2 + 1 - \log_2 m_k < (5/4) + \log_2 3)2^k - (5/4); \text{ because } \\ -2\log_2 (2k^2 + 1 - \log_2 m_k < (5/4) + \log_2 3)2^k - (5/4); \text{ because } \\ -2\log_2 (2k^2 + 1 - \log_2 m_k < (5/4) + \log_2 3)2^k - (5/4); \text{ because } \\ -2\log_2 (2k^2 + 1 - \log_2 m_k < (5/4) + \log_2 3)2^k - (5/4); \text{ because } \\ -2\log_2 (2k^2 + 1 - \log_2 m_k < (5/4) + \log_2 3)2^k - (5/4); \text{ because } \\ -2\log_2 (2k^2 + 1 - \log_2 m_k < (5/4) + \log_2 3)2^k - (5/4); \text{ because } \\ -2\log_2 (2k^2 + 1 - \log_2 m_k < (5/4) + \log_2 3)2^k - (5/4); \text{ because } \\ -2\log_2 (2k^2 + 1 - \log_2 m_k < (5/4) + \log_2 3)2^k - (5/4); \text{ because } \\ -2\log_2 (2k^2 + 1 - \log_2 m_k < (5/4) + \log_2 3)2^k - (5/4); \text{ because } \\ -2\log_2 (2k^2 + 1 - \log_2 m_k < (5/4) + \log_2 3)2^k - (5/4) + \log_2 3)2^k - (5/4)^k + \log_2 3 (2k^2 + 1 + \log_2 m_k + \log_2 m_$ 

 $m_0=3$ . • We want to find k such that  $m_k \ge N$ . It is sufficient if

• We want to mind x such that  $m_k \ge N$ . It is sufficient if  $(1+\log_2 3)^2 - 1 > \log_2 N$ •  $2^k > (\log_2 N + 1)/(1+\log_2 3)$ •  $8 \log_2 (\log_2 N + 1)/(1+\log_2 3)$ • For N > 2,  $(\log_2 N + 1)/(1+\log_3 3) < \log_2 N$ .
• For N > 2,  $(\log_2 N + 1)/(1+\log_3 3) < \log_2 N$ .
• Valiant's algorithm takes  $O(\log\log N)$  rounds.
• Zalaroud takes constant time on a CRCW PRAM.
•  $\therefore$  Valiant's algorithm takes  $O(\log\log N)$  time on a CRCW PRAM.

# (c) Unless otherwise noted or cited, these slides are copyright 2017 by Mark Greenstreet and are made available under the terms of the Creative Commons Attribution 4.0 International license

### We could use reduce?



# Parallelizing Mergesort

Parallelizing Mergesort We could use reduce?

Parallelizing merge

Sorting Networks

• The 0-1 Principle Summary

For further reading

• [Valiant1975] Leslie G. Valiant,

114-118. May 1978. [Snyder1986] Lawrence Snyder,

"Parallelism in Comparison Problems," SIAM Journa Computing, vol. 4, no. 3, pp. 348–355, (Sept. 1975).

"Parallelism in Random Access Machines," Proceeding of the 11<sup>th</sup>
ACM Symposium on Theory of Computing (STOC'79), pp.

"Type architectures, shared memory, and the corollary of modest potential", Annual review of computer science, vol. 1, no. 1, pp. 289–317,

"LogP: towards a realistic model of parallel computation," ACM SIGPLAN Notices, vol. 28, no. 7, pp. 1–12, (July 1993).

Sorting Networks

Mark Greenstreet


CpSc 418 - Feb. 8, 2017

ort and/or quicksort

• [Fortune1979] Steven Fortune and James Wyllie,

• [Culler1993] David Culler, Richard Karp, et al.,

ems," SIAM Journal of



# EREW, CREW, and CRCW

- FRFW: Exclusive-Read, Exclusive-Write If two processors access the same location on the same step,

  \* then the machine fails.


- \* then the machine fails.
   CREW: Concurrent-Read, Exclusive-Write
   \* Multiple machines can read the same location at the same time, and they all get the same value.
   \* At most noo machine can try to write a particular location on any given step.
   \* If one processor writes to a memory location and another tries to read or write that location on the same step.
   \* then the machine fails.

  - then the machine fails.
- CRCW: Concurrent-Read, Concurrent-Write
  If two or more machines try to write the same memory word at the same
  time, then if they are all writing the same value, that value will be written.
  Otherwise (depending on the model),

  - the machine fails, or
     one of the writes "wins", or
     an arbitrary value is written to that address.


### Parallelizing Mergesort


We could use reduce?




How would you write a parallel version of quicksort?

# Sorting Networks






# Sorting Networks - Drawing




### Sorting Networks -



- - compare-and-swap module or to exactly one primary input.

  - sorting network (along with the other outputs of the original network).

### Sorting Networks: Definition Decision-tree version:



- Let v be an arbitrary vertex of a decision tree, and let x<sub>i</sub> and x<sub>i</sub> be the variables compared at vertex v.
- A decision tree is a sorting network iff for every such vertex, the left subtree is the same as the right subtree with  $x_i$  and  $x_j$ exchanged.

# The 0-1 Principle

If a sorting network correctly sorts all inputs consisting only of 0s and 1s, then it correctly sorts inputs consisting of arbitrary (comparable)

- The 0-1 principle doesn't hold for arbitrary algorithms:

The monotonicity lemma - proof sketch

 $x_1$   $\rightarrow$   $x_2$   $\rightarrow$   $x_3$   $\rightarrow$   $x_4$   $\rightarrow$   $x_5$   $\rightarrow$   $x_6$   $\rightarrow$   $x_7$   $\rightarrow$   $x_8$   $\rightarrow$   $x_8$ 

It has 0 compare-and-swap modules.

Induction on the structure of the sorting network, S.

• The simplest sorting network, So is the identity function

**f** → y<sub>n</sub>\_ 


- Set the first *nz* elements of the array to zero. Set the remaining elements to one.
- This correctly sorts any array consisting only of 0s and 1s, but does not correctly sort other arrays.
- By restricting our attention to sorting networks, we can use the 0-1

# Consider the following linear-time "sort" In linear time, count the number of zeros, nz, in the array.

**→** 

x<sub>0</sub> → (1) →


The 0-1 Principle: Proof Sketch



• We will show the contrapositive: if y is not sorted properly, then there exists an  $\bar{x}$  consisting of only 0s and 1s that is not sorted properly.

- Choose i < j such that  $y_i > y_j$ . Let  $\bar{x}_k = 0$  if  $x_k < x_j$  and  $\bar{x}_k = 1$  otherwise.


  - Clearly x consists only of 0s and 1s.
     We will show that the sorting network does not sort correctly with input  $\tilde{x}$ .



- Let S be a sorting network with n inputs an N outputs.

- If x ≤ y, then f(x) ≤ f(y).
   The monotonicity lemma says

### Compare-and-Swap Commutes with Monotonic **Functions**



$$f(x) \le f(y)$$
, because  $f$  is monotonic.  $\max(f(x), f(y)) = f(y)$ , because  $f(x) \le f(y)$   $\max(f(x), f(y)) = f(\max(x, y))$ , because  $x \le y$ 

• Case  $x \ge y$ : equivalent to the  $x \le y$  case.

• 🗆 Summary

- Sequential sorting algorithms don't parallelize in an "obvious" way because they tend to have sequential bottlenecks.
  - Later, we'll see that we can combine ideas from sorting networks and sequential sorting algorithms to get practical, parallel sorting algorithms.
- algorithms.

  Sorting networks are a restricted class of sorting algorithms

  Based on compare-and-swap operations.

  The parallelize well.

  They don't have control-flow branches this makes them attractive for architectures with large branch-penalties.
- The zero-one principle:

  If a sorting-network sorts all inputs of 0s and 1s correctly, then it
- and 1s correctly, then it sorts all inputs of 0s and 1s correctly, then it sorts all inputs correctly.

  This allows many sorting networks to be proven correct by counting arguments.
- Preview

CS 418 - Feb. 8, 2017 12 / 20

February 10: Bitonic Sorting (part


• Because  $S_0$  is the identity function,  $S_0(f(x)) = f(x) = f(S_0(x))$ 


- February 13: Family Day no class
  February 15: Bitonic Sorting (part 2)

  'Jamework: HW 3 earlybird (11:59pm), HW 4 goes ou Homework: HW 3 earryure (11.... February 17: Map-Reduce Lamework: HW 3 due (11:59pm).
- term U Overview
- ch 6: Intro. to CUDA Reading Kirk & Hwu Ch. 2
- Reading Kirk & Hwu Ch. 3 Homework: HW 4 earlybird (11:59pm)

  March 8: CUDA Threads, Part 2

### The monotonicity lemma - induction step






- compare-and-swap to the injurit (see Sinter 12).

  We can "move" the f operations from the outputs  $S_m$  to the inputs (induction hypothesis).

  Therefore,  $S_{m+1}$  commutes with f.





- Let S<sub>m</sub> be a sorting network obtained by composing a compare-and-swap module with outputs i and j of S<sub>m</sub>.
  We can "move" the f operations from the outputs of the nev compare-and-swap to the inputs (see <u>slide 12</u>).

# Review 1

- Why don't traditional, sequential sorting algorithms parallelize
- Try to parallelize another sequential sorting algorithm such as heap sort? What issues do you encounter?
   Consider network sort-5(v2) from slide 6. Use the 0-1 principle to show that it sorts correctly? ► What if the input is all 0s?

- What if the input has exactly one 1?
  What if the input has exactly two 1s?
  What if the input has exactly two 1s?
  What if the input has exactly three 1s? Note, it may be simpler to think of this the input having exactly two 0s.
  What if the input has exactly bur 1s? Five ones?



sort-5 (v4)

CS 418 - Feb. 8, 2017 15 / 20

Consider the two sorting networks shown above. One sorts correctly the other does not.

- Identify the network that sorts correctly, and prove it using the 0-1 Show that the other network does not sort correctly by giving an
- input consisting of 0s and 1s that is not sorted correctly

# Parallelizing Quicksort

### Sorting Networks: Definition Structural version

- Inductive Version:

   A sorting network is an acyclic network consisting of compare-and-swap modules.

   Each primary input is connected either to the input of exactly one compare-and-swap module or to exactly one primary output.

   Each compare-and-swap input is connected either to a primary input or to the output of exactly one compare-and-swap module.

   Each compare-and-swap output is connected either to a primary output or to the input of exactly one compare-and-swap module.

   Each primary output is connected either to the output of exactly one compare-and-swap module or to exactly one compare-and-swap module.
- More formally, a sorting network is either
   the identity network (no compare and swap modules).
   a sorting network (no compare and swap modules).
   a sorting network, Scomposed with a compare-and-swap module such that two outputs of 5 are the inputs to the compare-and-swa and the outputs of the compare-and-swap are outputs.

### Monotonicity Lemma

- x<sub>n-1</sub> → f → r → v<sub>0</sub>

- I'll write x<sub>0</sub>, ..., x<sub>n-1</sub> to denote the inputs of S.
   I'll write y<sub>0</sub>, ..., y<sub>n-1</sub> to denote the outputs of S.
   Let f be a monotonic function.
- applying S and then f produces the same result as
   applying f and then S.
- Observation: f(X) when  $X < X_i \rightarrow 0$ ;  $f(x) \rightarrow 1$ .


### If a sorting network correctly sorts all inputs consisting only of 0s and 1s, then it correctly sorts inputs of any values.

The 0-1 Principle

I'll prove the contrapositive. If a sorting network does not correctly sort inputs of any values, then it
does not correctly sort all inputs consisting only of 0s and 1s.

- Let S be a sorting network, let x be an input vector, and let y = S(x), such that there exist i and j with i < j such that y<sub>i</sub> > y<sub>j</sub>. • Let f(x) = 0, if  $x < y_i$ = 1, if  $x \ge y_i$   $\tilde{y} = S(f(x))$
- By the definition of f, f(x) is an input consisting only of 0s and 1s. • By the monotonicity lemma,  $\tilde{y} = f(y)$ . Thus,
- $\tilde{y}_i = f(y_i) = 1 > 0 = f(y_j) = \tilde{y}_j$
- Therefore, S does not correctly sort an input consisting only of 0s and 1s. • 🗆

### Review 2 sort-5 (v3)



### Review 3

I claimed that max and min can be computed without branches. We could work out the hardware design for a compare-and-swap module. Instead, consider an algorithm that takes two 'words' as arguments – each word is represented as a list of characters. The algorithm is supposed to output the two words, but in alphabetical order. For example:

Dividing the problem (part 1)

Taking every other element?

Bitonic Merge – big picture

Other schemes?

is bitonic

Show that compareAndSwap can be implemented as a scan operation

· For simplicity, assume each array has an even number of

If A has N elements and N<sub>1</sub> are ones

How many ones are in A[0,...,(N/2)-1]? How many ones are in A[N/2,...,N-1]?

How many ones are in the A[0, 2, ..., N − 2]?
 How many ones are in the A[1, 3, ..., N − 1]?

Given two sorted sequences, A and B, note that

elements.

As we go on, we'll assume that each array has an power-of-two number of elements.

That's the easiest way to explain bitonic sort.

Note: the algorithm works for arbitrary array sizes.

See the lecture sides from 2013.

Divide each array in the middle?

If the Melements and M. see once.

Bitonic merge produces a monotonic sequence from an bitonic

X = A ++ reverse(B)

is bitonic.

➤ We don't require the lengths of A or B to be powers of two.

➤ If fact, we don't even require that A and B have the same length.

➤ Divide X Into X<sub>2</sub> and X<sub>1</sub>, the even-indexed and odd-indexed subsequences.

➤ X<sub>3</sub> and X<sub>1</sub> are both bitonic.

➤ The number of 1 sin X<sub>2</sub> and X<sub>3</sub> there by at most 1.

➤ Use bitonic emerge (recursion) to sort X<sub>5</sub> and X<sub>1</sub> into ascending order to get Y<sub>5</sub> and Y<sub>1</sub>.

➤ HowManyOnes (Y<sub>5</sub>) = HowManyOnes (X<sub>5</sub>), and HowManyOnes (X<sub>1</sub>) = HowManyOnes (X<sub>5</sub>).

➤ Therefore, the number of 1 sin Y<sub>5</sub> and Y<sub>1</sub> differ by at most 1.

➤ This is an "easy" case from side 3.

# Bitonic Sort Mark Greenstreet

CpSc 418 - Feb. 10, 2017

- Shuffle and Unshuffle
   The Bitonic Sort Algorithm
- I know that some of the links in the electronic version are broken. I know that it would be nice if I complete the final slides. I will post to piazza when this is done. Unless otherwise noted or cited, these slides are copyright 2017 by Mark Groenstreet and are made available under the terms of the Creative Commons Attribution 4.0 International license

## Dividing the problem (part 2)

- Let A and B be arrays that are sorted into ascending order
  - Let A₀ be the odd-indexed element of A and A₁ be the odd-indexed.
     Likewise for B₀ and B₁.
- Key observations:

 $\begin{array}{lll} \text{HowManyOnes}(A_0) & \leq & \text{HowManyOnes}(A_1) & \leq & \text{HowManyOnes}(A_0) + 1 \\ \text{HowManyOnes}(B_0) & \leq & \text{HowManyOnes}(B_1) & \leq & \text{HowManyOnes}(B_0) + 1 \\ \end{array}$ 

With a bit of algebra, we get

 $|HowManyOnes(A_0 ++ B_1) - HowManyOnes(A_1 ++ B_0)| \le 1$ 

- . In English that says that

  - English intel styly stills, it is get  $C_0$ , and we merge  $A_i$  with  $B_i$  to get  $C_1$ , and we merge  $A_i$  with  $B_0$  to get  $C_1$ , then  $C_0$  and  $C_1$  (differ by at most one in the number of ones that they have.

    \* This is an 'easy' case from <a href="mailto:side-3.">side-3.</a>

 $X_0 = \text{EvenIndexed}(A ++ \text{reverse}(B))$   $X_1 = \text{OddIndexed}(A ++ \text{reverse}(B))$ 

▶ This means that  $X[i] = X_{i \mod 2}[i \text{ div } 2]$ . ▶ In English, the elements of X go left-to-right and then bottom-to-top in  $X_0$ 

The number of 1s in X<sub>0</sub> and the number of ones in X<sub>1</sub> differ by at most 1.

Counting the 0s and 1s (even total length)

First, we'll look at the case when length(A++ B) is even

Given two sorted sequences, A and B, let

. Likewise for the number of 0s

# Merging

Parallelizing Mergesort

14 M 14 -2

4 M 11

We looked at this in the Feb. 8 lecture.

The challenge is the merge step:
 Can we make a parallel merge?

16 99 M

- ullet Given N that is a power of 2, and arrays A and B that each have N elements and are sorted into ascending order, we can merge them with a sorting network.

- them with a sorting network. If N=1, then just do CompareAndSwap (A, B). Otherwise, let  $A_0$  be the odd-indexed element of A and  $A_1$  be the odd-indexed, and likewise for  $B_0$  and  $B_1$ . We single ascending sequence,  $C_0$ . Merge  $A_1$  and  $B_1$  into a single ascending sequence,  $C_1$ . Note that the number of ones in  $C_0$  and  $C_1$  of the form of the order order of the order order
- Complexity
- complexity:


  ► Depth: O(log N) logarithmic parallel time.

  ► Number of compare-and-swap modules O(N log N).

  \*ause: If you understand this, you've got all of the key ideas of
- bitonic sorting.

  The bitonic approach just improves on this simple algorithm.

## Counting the 0s and 1s (odd total length)



- Let N = length(A ++ B), where N is odd.
- The number of 1s in X0 and the number of ones in X1 differ by at
- $\bullet$  The number of  ${\bf 0s}$  in  $X_0[1,\dots,\lfloor N/2\rfloor]$  and the number of zeros in  $X_1$  differ by at most 1.
- $\bullet \ \, \text{Either} \, X_0[0] \, \text{or} \, X_0[\lfloor N/2 \rfloor] \, \text{is the least element of} \, A ++ \, B.$


# After applying bitonic merge to $X_0$ and $Y_0$

Merging and the 0-1 Principle

Use divide-and-conquer.

Observation:

**Bitonic Sequences** 



Given two arrays, A and B, divide them into smaller arrays that we can merge, and then easily combine the results.

 What criterion should we use for dividing the arrays?

It's easy to merge two arrays of the same size, if they both have the same number of 1s.

If they have nearly the same number of 1s, that's easy as well.

A sequence is bitonic if it consists of a monotonically increasing sequence followed by a monotonically decreasing sequence.

Either of those sub-sequences can be empty.

We'll also consider a monotonically decreasing followed by monotonically increasing sequence to be bitonic.

Properties of blond: sequence

• Any subsequence of a bitonic sequence is bitonic.

• Let A be a bitonic sequence consisting of 0s and 1s. Let A<sub>0</sub> and A<sub>1</sub> be the even- and odd-indexed subsequences of A.

• The number of 1s in A<sub>2</sub> and A<sub>1</sub> differ by at most 1.

- Let N = length(A ++ B)
- If N is even
- Any out of order elements are in the same row, i.e.  $X_0[i] > X_1[i]$  for some  $0 \le i < N/2$ . If N is odd
- Any out of order elements are of the form X<sub>0</sub>(i + 1) > X<sub>1</sub>(i) for some 0 ≤ i < N/2.</li>
   X<sub>0</sub>[0] is the least element of X<sub>0</sub> and X<sub>1</sub>.

# The complexity of bitonic merge

### · We'll count the compare-and-swap operations

- Is it OK to ignore reversing one array, concatenating the arrays, separating the even- and odd-indexed elements, and recombining them later?
- them later?

  Yes. The number of these operations is proportional to the number of compare-and-swaps

  Yes. Even better, in the next lecture, we'll show how to eliminate most of these data-shuffling operations.

  A billonic merge of N elements requires:

  - two bitonic merges of N/2 items (if N > 2)
     [N/2] compare-and-swap operations.
- The total number of compare and swap operations is O(N log N)

### Bitonic-Sort, and it's complexity Shuffle and unshuffle

# Shuffle is like what you can do with a deck of cards:


- Shuffle is like what you can do with a deck of card
  Divide the deck in half
  Select cards alternately from the two halves.
  Shuffle is a circular-right-shift of the index bits.
  Assuming the number of cards in the deck is a p
  Unshuffle is the inverse of shuffle.
- - Unshuffling a deck of cards is dealing to two players
     Unshuffle is a circular-left-shift of the index bits.

# Bitonic Sort


Mark Greenstreet

- The Bitonic Sort Algorithm
- Shuffle, Unshuffle, and Bit-operations
- Bitonic Sort In Practice
- Related Algorithms


# Parallelizing Mergesort




# Bitonic Merge




# Bitonic Merge




### Bitonic Merge




# Bitonic Merge



# Bitonic Merge



### Bitonic Merge



# Shuffle

• Given two sequences, X of length N where N is even, the shuffle of X is Y = shuffle(X) where

$$Y_i = X_{i/2}$$
, if  $i$  is even  
=  $X_{(i+N-1)/2}$ , if  $i$  is odd

\* shuffle([0, 1, 2, 3, 4, 5, 6, 7]) → [0, 4, 1, 5, 2, 6, 3, 7].

 \* shuffle is like shuffling a deck of cards.
 \* Spitt the deck in half.
 \* Interleave the cards from the two halves.
 \* Interleave the cards from the two halves.
 \* If N is a power of 2, then shuffle rotates the least-significant bit of the index to the most significant bits:
 \* shuffle([000, 0.01, 0.01, 100, 101, 110, 111]) → [000, 100, 0.01, 101, 0.11, 111]

$$Z_i = X_{i/2}$$
, if  $i$  is even  
=  $X_{(i+N)/2}$ , if  $i$  is odd

shuffle([0, 1, 2, 3, 4]) → [0, 3, 1, 4, 2]

# The Initial Unshuffles

# The inverse of shuffle.

Unshuffle

- Let N = length(Y) and X = unshuffle(Y), then
- $\begin{array}{lll} X_i & = & Y_{2i}, & \text{if } i < N/2 \\ & = & X_{2i-N+1}, & \text{if } N/2 \leq i \end{array}$
- It's like dealing a deck of cards into two piles, and then stacking one pile on top of the other. If N is a power of 2, then unshuffle rotates the most significant bit of the index to the least significant bit:

CS 418 - Feb. 15, 2017 3 / 17

- If N is odd,
- $X_i = Y_{2i}, \text{ if } i < (N+1)/2$ =  $X_{2i-N}, \text{ if } (N+1)/2 \le i$

# Bit operations: rotr and rotl

rotr(6,3) -> 5;
rotr(6,4) -> 12;

- rotr(I, W) % Rotate the lower W bits of I one place to the right:
  - cr(I, (), ") is Notate in lower works of 1 one peake to the right cort(I, (), ") o -> if; inter(I, W) when is\_integer(W), W > 0 -> Mask = (1 bat W) 1, " is ones in the West-significant bit of I I I one I band Mask, " is the West-significant bits of I I I in I band (not Mask), " is the rest of I I I lab = I band I, " is the kest-significant-bit of I is I lor is I I outsted one place to the right I lor = (I I lab bs I (W-I)) bor (I lo bs I 1), I be bor I I lot.
- rotr(I, W) rotates the lower W bits of I 1 place to the left.
- Note: rotr(I,1) -> I, and rotl(I,1) -> I

# Shuffle, Unshuffle, and Bit-Operations

- If K is a power of 2, x [0... (K-1)] is the input of a shuffle\_K module, and y [0... (K-1)] is the output, then
   the shuffle\_K operation moves x [1] to y [rot1 (1, log2(k))].
- log2(k));
   equivalently: y[j] = x[rotr(j, log2(k))].
  If x is a power of 2, x[o..(K-1)] is the input of a unshuffle.X
  module, and y[o..(K-1)] is the output, then
   + the unshuffle.X operation moves x[i] to y[rotr(i, log2(k))].
   equivalently: y[j] = x[rotl(j, log2(k))].

- $\bullet$  Bitonic merge for K elements starts with an unshuffle-K, followed by a unshuffle- $\frac{K}{2},$  followed by a unshuffle- $\frac{K}{4},\ldots,$  followed by a unshuffle-1.
- If we let  $\times$  [0..(K-1)] be the input to this network (I'm assuming we've already done the flip for inputs  $\times$  [0..((K/2)-1)]), and y[0..(K-1)] be the output then: y[j] = x[rot1(rot1(...rot1(rot1(j, 1), 2), ..., log2(K)-1), log2(K))]
- - ∀g<sub>2</sub>(N) = 4.
     If we write array indices as four bits, b<sub>3</sub>, b<sub>2</sub>, b<sub>1</sub>, b<sub>0</sub>,
     Then y [b<sub>3</sub>, b<sub>2</sub>, b<sub>1</sub>, b<sub>0</sub>] = x [b<sub>0</sub>, b<sub>1</sub>, b<sub>2</sub>, b<sub>3</sub>].

The first shuffle

- The first shuffle takes z as an input and I'll call the output w
- The first shuffle is a shuffle\_4; so

 $\overline{w}[b_3, b_2, b_1, b_0] = w[b_0, b_1, b_3, b_2]$   $= z[b_0, b_1, b_2, b_3]$   $= \overline{z}[b_3, b_2, b_1, b_0]$ 

- w[i] = z[rot1(i,2)].
   Equivalently, w[b<sub>3</sub>, b<sub>2</sub>, b<sub>1</sub>, b<sub>0</sub>] = z[b<sub>3</sub>, b<sub>2</sub>, b<sub>0</sub>, b<sub>1</sub>]. Let
- $\begin{array}{l} \blacktriangleright \ z \ [b_3, b_2, b_1, 0] \ = \ \min \left( y \ [b_3, b_2, b_1, 0] \ , \ y \ [b_3, b_2, b_1, 1] \right); \\ \blacktriangleright \ z \ [b_3, b_2, b_1, 1] \ = \ \max \left( y \ [b_3, b_2, b_1, 0] \ , \ y \ [b_3, b_2, b_1, 1] \right); \end{array}$
- I'll call the result of the compare-and-swap z where

The first compare-and-swap operates on  $y[b_3,b_2,b_1,0]$  and  $y[b_3,b_2,b_1,1]$ , for all 8 choices of  $b_3$ ,  $b_2$ , and  $b_1$ .

 $\begin{array}{ll} * & \text{ if } (b_1,b_2,b_1,1) = \max\{y(b_0,b_2,b_1,0) \ , \ y(b_3,b_2,b_1,1) \ ; \\ \text{ And I'll write $\tilde{z}$ for $z$ with $^z$. indexing": } \\ * & \tilde{z}(b_3,b_1,b_1) = z(b_0,b_1,b_2,b_1); \\ * & \tilde{z}(0,b_2,b_1,b_1) = \min\{x(0,b_2,b_1,b_1),\ x(1,b_2,b_1,b_2)\}; \\ * & \tilde{z}(1,b_2,b_1,b_1) = \max\{x(0,b_2,b_1,b_1),\ x(1,b_2,b_1,b_2)\}; \\ * & \text{ These are comparisons with a "stride" of $8$ (for $x$).} \end{array}$ 

 $\bullet$  This corresponds to a compare-and-swap of  $\times$  [  $\emph{b}_{0},\emph{b}_{1},\emph{b}_{2},0$  ] with

- The second stage of compare-and-swap modules operates on

  - second stage of compare-and-swap modules of  $w[b_3,b_2,b_1,0]$  and  $w[b_3,b_2,b_1,1]$  Equivalently,  $\widetilde{w}[b_1,0,b_2,b_3]$  and  $\widetilde{w}[b_1,1,b_2,b_3]$ . These are comparisons with a stride of 4 for  $\widetilde{z}$  and  $\widetilde{w}$ .
- More generally, to merge two sequences of length 2<sup>L</sup>:
   Flip the lower sequence

 $\bullet$  In the same way, the third stage of compare-and-swap modules operates has a stride of 2 for  $\times$  indices,

. And the final stage has a stride of 1.

The rest of the merge

- Or, just sort it in reverse in the first place.
   Perform compare-and-swap operations with stride L.
   Perform compare-and-swap operations with stride L/2 note that these operate on pairs of elements whose indices differ in the L/2 bit, and all of their other index bits are the same.
   Perform compare-and-swap operations with stride 1.4....
   Perform compare-and-swap operations with stride 1. this compares the element at 2 \* 1 with the element at 2 \* 1 th for 0 ≤
- Done!

### in[6] out[6] in[5] out [5] in[4] out [4]

The "Textbook" Diagram

in[7]

Practical performance

Complexity

Remarks:

in[3] out[3] in[2] in[1] out[1] in[0] out[0]

▶ Total number of comparisons: O(N(log N log<sup>2</sup> P)).

► Time:  $O\left(\frac{N}{2}(\log N + \log^2 P)\right)$ , assuming each processor sorts N/P elements in  $O((N/P)\log(N/P))$  time and merges two sequences of N/P elements in O(N/P) time.

emarks:

\*\* The idea of replacing compare-and-swap modules with processors that can perform merge using an algorithm optimized for the processor, is an extremely powerful and general one. It is used in the design of many practical parallel sorting algorithms.

\*\* Sorting networks are cool because they avoid branches:

\*\* Ideal for SIMD machines that can't really branch.

\*\* Need to experiment some to see the trade-offs of branch-divergence vs. higher asymptotic complexity on a CPU.

out[7]

# Flipping Out

What should we do about the flips?

- Push them back (right-to-left) through the network
  Keep track of how many flips we've accumulated.
  Sort up for an even number of flips.
  Sort down for an odd number of flips.

How to match servers to requests

- Flip the wiring in the bottom half of each unshuffle
- In practice:


Related Algorithms

Counting Networks

a FFT

Do the one that's easier for your implementation

# **Bitonic Sort**



Map-Reduce

Mark Greenstreet & Ian M. Mitchel

CPSC 418 - February 27, 2017

Unless otherwise noted or cited, these slides are copyright 2017 by Mark Greenstreet & Ian Mitchell and are made available under the terms of the Creative Commons Attribution 4.0 International licens by the Creative Commons

# Bitonic Sort in practice

- Sorting networks can be used to design practical sorting
- To sort N values with P processors
- To sort N values with P processors:

  Divide input into 2P segments of length \$\frac{\psi}{2}\$.

  Each processor sorts its pair of segments into one long segment.

  \* The sorted segments are the inputs to the sorting network.

  \* Now, follow the actions of the sorting network.

  \* Processor I handles rows 2 Jan 22 + 1 of the sorting network.

  \* Each compare and-swap is replaced with 'merge two sorted sequences and split into lop that and bottom have the sorted sequences and split into lop that and bottom have between rows 2 I and 22 + 1 each processor hardles in locally.

  \*\*and 20 + 1 each processor Fends is locally asked between rows 2 I and 21 + 1 for K > 1, then processor sends the upper half of its data to processor I + (K)2, and processor + (K)2) and so the half of its data to processor I. Both perform merges.

  \*\*Note, if the compare-and-swap was flipped, then flip 'upper-half' and 'lower half'.

### Portrait of a Data Centre

- Need to analyse the huge data sets stored on these machines

. Google noted that each such problem was getting its own custom All of that code development is expensive.
 Often required similar rewrites when underlying system changed.

► How do 200-level courses impact success in 400-level courses? Look at all transcripts.

Analyze relationships for (2XX, 4YY) pairs.

Problem Domain: Large-Scale Data Analysis

Fetching the relevant records.
 Performing analysis of related records.
 Summarizing the results.

Example: word frequency in documents

## The MapReduce Pattern

Slight generalization of description from [Dean & Ghemawat 2008].

The Platonic Ideal of a Divide-and-Conquer Algorithm Used for speech processing, signal processing, and lots of scientific computing tasks.

- All data is represented as collections of (Kev. Value) pairs.
- map
   For each (Key1, Value1) pair of the input, user code produces a collection of (Key2, Value2) pairs for the output.
- shuffle
  - All (Key2, Value2) pairs with the same Key2 are combined into a (Key2, [list of Value2]) result and sorted by Key2.

Many flavours of Reduce

For each (Key2, [list of Value2]), user code produces a (Key2, Value3) result (where Value3 might be a list itself).

ache Hadoop is an open-source implementation of this basic

In Erlang, wtree:reduce() is designed to spread the computation of a reduction across many workers.
 Implementation maximizes parallelism for a single reduce

imperientation of data occurs in combine () functions. Collection do orbination of data occurs in combine () functions. Note that the leaf () function can perform a map operation before the reduction, so no loss of generality.

In MapReduce, many independent reductions (one for each Key2) are spread across many workers, but each reduction is performed by a single worker.

 Implementation emphasizes fault tolerance and disk-based data Implementation surprisesses and a storage.
Collection (but not combination) of data occurs in shuffle step.
If reduction is too big for a single worker, user must change the intermediate (Key2, Value2) representation and/or break the problem into multiple MapReduce steps.

# MapReduce: Word-Count

The Map-Reduce Pattern

Implementation Issues

Results

Example from [Dean & Ghemawat 2008] revised.

• Problem Domain: Large-Scale Data Analysis

- Input data:
  - Key1 is the document name.
     Value1 is document text.
- a man:

**Programming Model** 

The map and reduce functions.

• The names of the input and output files.

The user then invokes the MapReduce function.

Key2 is a word.
 Value2 is the count of times it appears in the document.

The user creates a MapReduce specification object which provides

Optionally other tuning parameters; for example:

Number of map and reduce workers to use.

Custom function to combine intermediate results within a map worker to reduce size of intermediate data.

A custom hashing function to help with shuffle step.

- shuffle:
  - ► Collect counts from all documents for each word (Word, [list or
- · reduce:

CPSC 418 - Feb. 27, 2017 4 / 21

Value3 is the sum of all counts; in other words, the total number of times the word appears in all documents.

- he transcript:
- Key2 is the pair (Course200, Course400).
   Value2 is the pair (Grade200, Grade400).
- shuffle:
- Collect matching course pairs from all students ( (Course200, Course400), [ (Grade200, Grade400), (Grade200, Grade400), . . .]).

# Wait a Minute Now..

Data analysis requires:

Example: core curriculum

But didn't we already study "reduce"?

- The course library's wtree:reduce() in Erlang had leaf(), combine() and root().
- MapReduce at Google has (Key1, Value1), (Key2, Value2), and

These patterns have similar names but seek to solve different problems.

 Reduce is a generic name for a functional programming pattern which takes a collection of data and produces some kind of summary information.

- Execution (Part 2) Start from temporary files holding (Key2, Value2) pairs.

  - Each reduce worker is assigned Key2 value(s).
     Corresponding Value2 lists are taken from map worker's temporary output files and written to reduce worker's temporary input files.
     Reduce worker receives (Key2, [list of Value2]) pairs sorted by
- Key2.

  Each reduce worker:
- ► Reads a (Key2, [list of Value2]) record from a temporary file
- Runs user reduce code on that record. Writes the (Key2, Value3) result to a file. Notifies the master when it is done.

- When all the reduce computations are complete, the master sends a message to wake up the user process, and the MapReduce function returns.

# Do the MapReduce Shuffle

How do the intermediate results get from the map workers to the reduce workers? Simple version described in [Dean & Ghemawat, 2008]:

- Map workers know the number of reduce workers R.
- Each (Key2, Value2) is written to a different file according to hash(Key2) mod R.
- The master tells the reduce worker which file to read from each
- Later versions of MapReduce utilized more complex or even user-specified hashing; for example to:
- Better balance size of reduce problems
- Reduce network traffic and/or simplify sorting during shuffle step.
- Cluster certain Key2 tuples onto the same reduce workers.

# **Fault Tolerance**

Bad things happen: Failed disks, partitioned networks, power

- Kev Idea:
- The master call restart we take to another machine.

  The master periodicially pings the tasks, and restarts dead ones.

  Map tasks produce only temporary files, so if a completed map task fails before informing the master then it must be re-executed.

  Reduce tasks produce files in the distributed file system (redundant and fault-folerant), so no need to re-execute.

### Semantics

- If the map and reduce functions are deterministic, then the result
- duce is the same as a sequential execution
- ➤ This is really cool!
  ➤ There is a sequential implementation of MapRe
  - \* Read all of the (Key1, Value I) pairs from the input file.

    Write all of the (Key2, list of Value2) tuples to an intermediate file.

    Sort the intermediate file by the Key2 value.

    Perform the reduce operation for each Key2 value and write the results to the output file.
- If the map and reduce functions are not deterministic, then

  - It's a bit more complicated, but it's still reasonable.
     If the reduce tasks are non-deterministic, then the result for each Key/2 is the result from some sequential implementation.
     The paper doesn't talk about non-determinism for map, but it is

- If the MapReduce task is near completion, the master assigns straggler tasks to idle processors.
- Either the original or the backup process can complete the task
- In practice, this work stealing by backup tasks:
  Only adds a few percent to the total compute resources used.
  Can result in substantial performance improvements: The paper reported a 44% slow-down when the sort benchmark was run without backup tasks.

- The master attempts to schedule map tasks on the processor whose local disk holds the split being processed, or are nearby (by the network connections).
- For good performance, the map tasks should be filters that output much less data than they read.
   Often not true of the "natural" intermediate representation (such as
- . Can often reduce intermediate data size by partial reduction in the
- map workers.

# MapReduce is Designed for BIG Data

- Communication between standard linux machines with generic networks takes milliseconds.

  Reading large disk files takes seconds.
- Neauning large disk riles taxes seconds.
   The task needs to be big enough to justify these overheads:
   Equivalent to increasing \( \) by a few orders of magnitude.
   MapReduce makes sense if the task is disk-limited and harnassing a few thousand disks provides the necessary disk bandwidth.
   \* Think of it as 'disk parallelism' instead of CPU parallelism'.
   \* Note: big-data comparies like Amazon, Facebook and Google are moving to using FLASH memory and DRAM instead of disks, exactly because of these ID bottlenecks.
  - Or if you have a really huge data set the compute time may dominate all of these overheads.

# Results (Part 1)

- Report in [Dean & Ghemawat, 2008]: Good performance on ~ 2000 machines: grep and sort work through 10<sup>10</sup> 100-byte records (1TB) in minutes.
- $\bullet$  Google estimates  $\sim$  20PB / day in total MapReduce processing in January 2008.
- Google research blog reports sorting 10<sup>13</sup> 100-byte records (1PB) on ~ 4000 machines (and ~ 48, 000 disks) in six hours in November 2008, then 33 minutes for 1 PB or 6 hours for 10 PB on 8000 machines in September 2011.
- Open source implementation in Hadoop widely available as a cloud service.
- Many example algorithms documented; for example, search for "map reduce" on <a href="http://scholar.google.ca">http://scholar.google.ca</a>.

# Results (Part 2)

- "We don't really use MapReduce anymore" [Urs H olzle, senior vice president of technical infrastructure at Google speaking at Google I/O conference in 2014]

### Sketch of a big data center:

- Tens of thousands of machines, each with its own disk(s).
  Distributed file system—what is that?
  Commodity networks and routers.
- Each machine has a network interface (e.g. 10Gb ethernet)
   Cross-section bandwidth is way smaller than the number of machitimes the per-machine bandwidth.
- times the per-machine bandwidth.
  Scale is so big that there will be failures: chips, cores, memory,
  disks, network interfaces, switches, . . .
  If the average lifetime of a machine is five years, then 10,000
  machine data center will have a failure every four hours.
  Even without failure, maintenance will take machines offline.

### MapReduce: Curriculum

- Input data (Key1. Value1):
- Inpur data (Reyr, value );
   Keyr is the student number for the transcript
   Valuer is a list of (CourseNumber, Grade) pairs.
   map: For each 200-level course and for each 400-level course in the transcript.
- uce:
  Value3 is (for example) the sample Pearson correlation coefficie
  for the data set [ (Grade200, Grade400), (Grade200, Grade400)
- More complex analyses could be performed.

# Execution (Part 1)

- The MapReduce function spawns M map worker, R reduce workers, and one master
- Each map worker:
  - ach map worker:

    Is assigned tragment(s) of the input file by the master these fragments are called splits.

    Reads a (Reyl, Value I) record from an assigned split.

    Runs user map code on that record.

    Writes the (Key2, Value2) result to a temporary file.

    Repeats unful al records in the split are completed.
- Repeats until all assigned splits are completed. Notifies the master when it is done. Result is a bunch of temporary files holding (Key2, Value2) pairs

CPSC 418 - Feb. 27, 2017 14 / 21

- Work Stealing
  - Sometimes a worker is slow stragglers.
  - These are called backup tasks.

## Performance Issues

- Shuffle moves data from many map tasks to many reduce tasks.
   Easily saturates the cross-section bandwidth of the network.
  - curriculum problem above).
    Fewer distinct Key2 values means less parallelism in reduce tasks.
- May change the semantics of MapReduce (but not if reduce is associative and commutative).

The map and reduce operations are based on functional programming ideas: referential transparency and no side-effects. If a worker crashes, it is as if it never existed.

The master can restart the task on another machine.

Achieves impressive performance on massive data sets 2008–2013(?)

- Big data processors are now moving away from MapReduce.
- Framework emphasizes batch processing of data residing in distributed file system, which limits flexibility and efficiency.

  - Machine learning project Apache Mahout is shifting away from MapReduce algorithms to alternatives such as Apache Spark.

    Worth noting: Spark also uses a functional programming model with referential transparency.

Mark Greenstreet

CpSc 418 - Mar. 3, 2017

- How does MapReduce distribute work between map tasks?
- How does MapReduce distribute work between reduce tasks?
- How does MapReduce handle machine, network or other failures?
- How does MapReduce handle slow (i.e. straggler) machines?
- - reduce functions in a man-reduce?
- Input data is a table of airline flights of the form:
  - What are the requirements for the type-signatures of the map and
- tCity, DepartTime, ArriveCity, ArriveTime) Hint: use the intermediate city as Key2.
   For simplicity, assume that all times are GMT (no need for

map reduce?

I want to fly from Vancouver to Timbuktu. There are no direct flights, so I want to find the fastest route with one stop. How could I do this using

- time-zone conversion). How does map filter out irrelevant flights?
- GPUs
- Early geometry engines.
   Adding functionality and programmability
   GPGPUs

Why is dedicated hardware so much faster?

E<sub>11</sub> y e<sub>12</sub> E<sub>13</sub> y e<sub>13</sub> E<sub>14</sub> y e<sub>14</sub> E<sub>15</sub> y e<sub>14</sub> E<sub>15</sub> y e<sub>14</sub> E<sub>16</sub> y e<sub>16</sub> y

A simple multiplier

# CUDA Execution Model Memory Model A simple example

### Before the first GPU 1989: The SGI Geometry Engine

- Basic rendering: coordinate transformation.
  Flepresent a 3D point with a 4-element vector.
  The fourth element is 1, and allows translations.
  Multiply vector by matrix to perform coordinate transformation.
  Dedicated hardware is much more efficient that a general purpose CPU for matrix-vector multiplication.
  For example, a 32 × 32 multiplier can be built with 32<sup>2</sup> = 1024 one-bit multiplier cells.
  A one-bit multiplier cells:
  That's about 50K transistors for a very simple design.
  30K is quite feasible using better architectures.

Why is dedicated hardware so much faster?

memory read and write
 instruction fetch, decode, and scheduling
 pipeline control

handling exceptions, hazards, and speculation

GPU architectures amortize all of this overhead over a lot of

it's the rest of CPU that's complicated and the usual performance bottleneck

# 1989: The SGI Geometry Engine

- Basic rendering: coordinate transformation.
  Dedicated hardware is much more efficient that a general purpose CPU for matrix-vector multiplication.
  For example, a 32 × 32 multiplier can be built with 32<sup>3</sup> = 1024 one-bit multiplier cells.
  A one-bit multiplier cells about 50 transistors.
  That's about 50K transistors for a very simple design. 30K is quite fleasable using better architectures.
  The 80486DX was also born in 1989.
  The 80486DX was also born in 1989.

Human vision isn't getting any better.

• Once you can perform a graphics task at the limits of human perception (or the limits of consumer budget for monitors), then there's no point in doing it any better.

■ Rapid advances in chip technology meant that coordinate transformations (the specialty of the SGI Geometry Engine) were

Graphics processors have evolved to include more functions. For

The fundamental challenge of graphics

- \* The 80486DX was 1.2M transistors, 16MHz, 13MIPs.

  \* That's equal to 24 dedicated multipliers.

  \* 16 multiply-and-accumulate units running at 50MHz (easy in the same 1 µ process) produce 1.6GFlops!

# The GPGPU

Latency and period are 2N.

General Purpose Graphics Processing Unit

The volume market is for graphics, and the highest profit is GPUs for high-end gamers.

- Most of the computation is floating point.
   Latency doesn't matter.
   Abundant parallelism.

- Make the architecture fit the problem:
   SIMD single instruction, multiple (parallel) data streams.
   Amortize control overhead over a large number of functional units.
   They call it SIMT (..., multiple threads) because they allow


  - conditional execution.

    High-latency operations

    \* Allows efficient, high-throughput, high-latency floating point units.

    \* Allows high latency accesses to off-chip memory.

    This means lots of threads per processor.




# What does a core look like?

execution units

Example: matrix-vector multiplication

addition and multiplication are "easy".



- RISC pipeline: see Jan. 23 slides (e.g. slides 5ff.)
  - Instruction fetch, decode and other control takes much more than actually performing ALU and other operations!
- SIMD: Single-Instruction, Multiple-Data
- What about memory?

soon as fast as anyone needed.

Shading
 Texture mapping

programmable ones

example



- - values.

    Commonly, pipelines access adjacent memory locations.

    Great for operating on matrices, vectors, and other arrays
- What about memory?

# What does a core look like?



- RISC pipeline: see <u>Jan. 23 slides</u> (e.g. slides 5ff.)
  SIMD: Single-Instruction, Multiple-Data
  What about memory?
- nat about memory?
  On-chip "shared memory" switched between cores: see
  Jan 25 slides (e.g. slide 3)
  Off-chip references are "coalesced": the hardware detects reads
  from (or writes to) consecutive locations and combines them into
  larger, block transfers.

- Execution pipeline can be very deep 20-30 stages.
   Many operations are floating point and take multiple cycles.
   A floating point unit that is deeply pipelined is easier to design, can provide higher throughput, and use less power than a lower latency design.
- No bypasses
  - Instructions block until instructions that they depend on have
  - completed execution.
    GPUs rely on extensive multi-threading to get performance.
- Branches use predicated execution:
  - Execute the then-branch code, disabling the "else-branch" threads Execute the else-branch code, disabling the "then-branch" threads The order of the two branches is unspecified.

- Why?

  All of these choices optimize the hardware for graphics applications.

  To get good performance, the programmer needs to understand how the GPGPU executes programs.

# GPUs

Lecture Outline

- been there, done that.
- CUDA we are here!
   Execution Model
   Memory Model
   Code Snippets


# **Execution Model: Functions**

- A CUDA program consists of three kinds of functions:

  - callable from code running on the host, but not the GPU.
     run on the host CPU;
     In CUDA C, these look like normal functions.

  - in CUDA C, these look like normal functions.
     Device functions.
     \* callable from code running on the GPU, but not the host.
     \* run on the GPU;
     \* In CUDA C, these are declared with a \_\_device\_\_ qualifier.
  - Global functions

# **Execution Model: Memory**



- Host memory: DRAM and the CPU's caches
- Accessible to host CPU but not to GPU.
   Device memory: GDDR DRAM on the graphics card.
- Accessible by GPU.
   The host can initiate transfers between host memory and device
- memory.

  The CUDA library includes functions to:
- Allocate and free device memory.

  Copy blocks between host and device memory.

  BUT host code can't read or write the device memory directly.

### Structure of a simple CUDA program

- A \_\_global\_\_ function to called by the host program to execute on the GPU.
- There may be one or more \_\_device\_ functions as well.
   One or more host functions, including main to run on the host CPU.
- Allocate device memory.
  Copy data from host memory to device memory.
  Copy the device kernel by calling the \_\_global\_\_function.
  Copy the result from device memory to host memory.
  Will do the saxpy example from the paper.
  - saxpy = "Scalar a times x plus v"

### saxpy: device code

```
al_void saxpy(uint n, float a, float *x, float *y) {
nt i = blockIdx.x*blockDim.x + threadIdx.x; // nvccbu
(i < n)
y[i] = a*x[i] + y[i];
```

- Each thread has x and y indices.
   We'll just use x for this simple example.
   Note that we are creating one thread per vector element:
   Exploits GPU hardware support for multithreading.
   We need to keep in mind that there are a large, but limited number of threads available.

### saxpy: host code (part 1 of 5)

```
uint n = atoi(argv[1]);
float *x, *y, *yy;
float *dev.x, *dev.y;
int size = n**eizeof(float);
x = (float *)malloc(size);
y = (float *)malloc(size);
y = (float *)malloc(size);
for(int i = 0; i < n; i++) {
    x[i] = i;
    y[i] = i*i;
}</pre>
```

- · Declare variables for the arrays on the host and device
- Allocate and initialize values in the host array

```
int main(void) {
        ...

cudaMalloc((void**)(&dev_x), size);

cudaMalloc((void**)(&dev_y), size);

cudaMemogy(dev_x, x, size, cudaMemogyHostToDevice);

cudaMemogy(dev_y, y, size, cudaMemogyHostToDevice);
```

- Allocate arrays on the device.
- Copy data from host to device

Threads and blocks

# saxpy: host code (part 3 of 5)

```
...
float a = 3.0;
saxpy<<<ceil(n/256.0),256>>>(n, a, dev.x, dev.y);
cudaMemcpy(yy, dev.y, size, cudaMemcpyDeviceToHost);
```

- Invoke the code on the GPU:

  - oke the code on the GPU:  $add<<<\cot 1/(256.0), 256>>> (\dots) \text{ says to create } [n/256]$  blocks of threads.  $Each block consists of 256 threads. \\ See <math display="block">\underbrace{side 22}_{0.00} \text{ for an explanation of threads and blocks.}$  The pointers to the arrays (in device memory) and the values of n and a are passed to the threads.
- Copy the result back to the host

# saxpy: host code (part 4 of 5)

# rintf("The results match!\n");

# saxpy: host code (part 5 of 5)

int main(void) { free(x); free(y); free(yy); cudaFree(dev.x); cudaFree(dev-y); exit(0); Clean up.

### We're done

The GPU naroware has a poto in running threads.
 Each thread has a "next instruction" pending execution.
 If the dependencies for the next instruction are resolved, the "n instruction" can execute.
 The hardware in each streaming multiprocessor dispatches an instruction each clock cycle if a ready instruction is available.
 The GPU in 1:n25 supports 1024 such threads.

What if our application needs more threads?

Threade rea promed in "thread books".

Threads are grouped into "thread blocks".
Each thread block has up to 1024 threads (the HW limit).
The GPU can swap thread-block in and out of main memory
This is GPU system software that we don't see as user-level programmers.

Our example created \$\left[\frac{n}{256}\right]\$ blocks with 256 threads each
 The GPU hardware has a pool of running threads.

### Early 1980's: bit-blit hardware for simple 2D graphics. Draw lines, simple curves, and text. Fill rectangles and triangles. Color used a "color map" to save memory: bit-wise logical operations on color map indices!

Building a better multiplier

Simple multiplier has latency and period of 2N

The period is N, but the latency is N<sup>2</sup>.
 The bottleneck is the time for carries in each row.

Use carry-lookahead adders (compute carries with a scan)
period is log N, the latency is N log N.
but the hardware is more complicated.
Use carry-sawe adders and one carry-lookahead at the end

each adder in the multiplier forwards its carriers to the next adder.
 the final adder resolves the carries.

period is 1, latency is  $\it N$ . and the hardware is  $\it way$  simpler than a carry-lookahead design

Graphics and many scientific and machine learning computations are very tolerant of latency.

Pipelining: add registers between rows.

# Check the results

# What does a core look like? IS F LEST C CERT F A M W B G

This led to a change from hardwired architectures, to

- RISC pipeline: see <u>Jan. 23 slides</u> (e.g. slides 5ff.)
  SIMD: Single-instruction, Multiple-Data

  Multiple execution pipelines execute the same instructions.

  Each pipeline has its own registers and operates on separate data

  - called by code running on the host CPU,
     they execute on the GPU.
     In CUDA C, these are declared with a ...global.

# saxpy: host code (part 2 of 5)

- global memory.

  We need enough threads to keep the GPU cores busy.

  We need to watch out for thread divergence:

  I different threads execute different paths on an if-then-else,
  Then the else-threads stall while the then-threads execute, and
- And many other constraints.
- GPUs are great if your problem matches the architecture.
- Reading Kirk & Hwu Ch. 4

  March 15: CUDA Memory: exa

  March 17: CUDA Performance Reading Kirk & Hwu Ch. 5

  March 20: Matrix multiplication with

- watrix multiplication with CUDA, Part 1
  rch 22: Matrix multiplication with CUDA, Part 2
  rch 24 April 3: Other Topics
  more parallel algorithms, e.g. dynamic program
  reasoning about concurrency, e.g. termination
  other paradigms, e.g. Scala and futuree?
  il 5: Party: 50° April other paradigms, e.g. Scala and futures?

  April 5: Party: 50<sup>th</sup> Anniversary of Amdahi's Law
- - You'll probably find you're missing programming features for many things you'd like to try. What do you need? Stay tuned for upcoming lectures.

- GPU Summary: slide 2
- CUDA

Data Parallelism

Launching kernels

Memory

CUDA program structure

- Data parallelism: slide (
- Program structure: slide 8
  Memory: slide 10
  A simple example: slide 12
  Launching kernels: slide 19

Unless otherwise noted or cited, these slides are copyright 2017 by Mark G made available under the terms of the Creative Commons Attitution 4.0 in

# GPU Summary: Performance GPU Summary: Economics Programming GPUs: CUDA PU Summary: Economics GPUs are designed for the high-volume, consumer graphics market. Amortize high design cost over a large number of units sold. This means GPUs aren't really optimized for scientific computing: More on-chip memory would certainly help scientific computing, but not compared to the computing of the computi Today's processors are constrained by how much performance can you get using ~ 200 watts. Moving bits around takes lots of energy. Performing operations as quickly as possible takes lots of energy. Formal operations as quickly as possible takes lots of energy. Formal operations are quickly as possible takes lots of energy. Formal operation and 1 < < < 2 depending on design details. Corollary: P. ~ dr<sup>-1</sup>. Power grows someplace between quadraticall and cubcally with color frequency.

# GPU Summary: architecture

- Lots of cores:

  - Up to 90 or more SIMD processors.
     Each SIMD processors has 32 pipelines.
     This is the nVidia architecture other GPUs are similar.
- Deep, simple, execution pipelines

- Optimized for floating point.

  No bypassing: use multi-threading for performance.

  Branches handled by predicated execution
- - "When you come to a fork in the road, take it." (Often attributed to Yogi Berra.)
- Limited on-chip memory.

When you see a for-loop:

If the loop-index used as an array index?
 Are the iterations independent?
 If so, you probably have data-parallel code.

Data-Parallel problems:

Data Parallelism

 Run well on GPUs because each element (or segment) of the array Hun well on IP-US obecause each element (or segment) or the arrace an be handled by a different thread.

Data parallel problems are good candidate for most parallel techniques because the available parallelism grows with the problem size.

Compare with Task parallelism" where the problem is divided into the same rumber of lasks regardless of its size.

- 1 or 2 MBytes total. Big CPUs have 32-64MB of L3 cache
   The programmer manages data placement.

for(int i = 0; i < N; i++) c[i] = a[i] + b[i].

dotprod = 0.0; for(int i = 0; i < N; i++) dotprod += a[i]\*b[i];

for(int i = 1; i < N; i++) a[i] = 0.5\*(a[i-1] + a[i]);

for(int i = 1; i < N; i++) a[i] = sqrt(a[i-1] + a[i]);for(int i = 0; i < M; i++) {
 for(int j = 0; j < N; j++) {
 sum = 0.0;
 for(int k = 0; k < L; k++
 sum += afi.kl+b[k.i];
}</pre>

for(int k = 0; k < L; k++)
sum += a[i,k]\*b[k,j];
c[i,j] = sum;

- How GPUs optimize performance/power
   SIMD: instruction fetch and decode moves lots of bits. Amortize over many cores.
   Simple pipelines: bypassing means moving bits quickly. GPUs omit bypasses.
- High latency: avoid pipeline stages that must do a lot in a hurry. Expose the memory hierarchy: let the programmer control movi

- data bits around.

Which of the following loops are data parallel?

· Cheap is good

- heap is good

  It is the economics of cheap-computing that drives Moore's Law and all the other exponential growth-rate trends that make computing a field of intense, ongoing innovation.

  In that keeps the field in transition deal with it.

- **CUDA Program Structure**
- A CUDA program consists of three kinds of functions:

  Host functions:

  a callable from code running on the host, but not the GPU.

  un on the host CPU;

  In CUDA C, these look like normal functions they can be preceded by the \_host\_qualifier.

  Device functions.

  a callable from code running on the GPU but not the host.

  - evice functions.

    \* callable from code running on the GPU, but not the host.

    \* run on the GPU;


    \* In CUDA C, these are declared with a \_\_device\_ qualifier
  - Global functions
    - \* called by code running on the host CPU,

    - they execute on the GPU.

      In CUDA C, these are declared with a \_\_global\_\_ qualifie

# Allocate device memory. Copy data from host memory to device memory. "Launch" the device kernel by calling the \_global\_function. Copy the result from device memory to host memory.

Structure of a simple CUDA program



- Host memory: DRAM and the CPU's caches
- Accessible to host CPU but not to GPU.
- Device memory: GDDR DRAM on the graphics card.
   Accessible by GPU.
- The host can initiate transfers between host memory and device
- The CUDA library includes functions to
- Allocate and free device memory.
   Copy blocks between host and device memory.
   BUT host code can't read or write the device memory directly

# } } More Memory

- GPUs support fairly large off-chip memory bandwidth:
  200-400GB/s.
   But this isn't fast enough to keep 1000 processors busy at 1Gflop/s each!
- The GPU has on-chip memory to help:
- Near of memory: 16KBytes or 46KBytes.
   Registers: 128KBytes (256KBytes on more recent GPUs).
   Note that we need to use each value from memory for 20 or more instructions or else the memory bandwidth will imper

  - But I haven't found a good way to understand them from the textbook, or from other CUDA manuals.
    The coherence/consistency guarantees seem to be pretty weak

### Example: saxpy

- saxpy = "Scalar a times x plus y".
- The device code.
- The host code. • The running saxpy

### saxpy: device code

A \_\_global\_\_ function to called by the host program to execute on the GPU.

There may be one or more \_\_device\_\_ functions as well. • One or more host functions, including main to run on the host CPU.

- Each thread has x and y indices.
- We'll just use x for this simple example.
- Note that we are creating one thread per vector element: Exploits GPU hardware support for multithreading.

   We need to keep in mind that there are a large, but limited number of threads available.

```
saxpy: host code (part 1 of 5)
                                                                                         int main(int argo, char **argy) {
    uint n = atoi(argv[1]);
    float *x, *y, *yy;
    float *dewx, *dewy;
    int size - n=sizeof(float);
    x = (float *)mailoo(cire);
    y = (float *)mailoo(cire);
    yy = (float *)mailoo(cire);
    float *|mailoo(cire);
    float *|mailoo(size);
    float *|
```

For the saxpy example as written here, not really.

Execution time dominated by the memory copies.
 But, it shows the main pieces of a CUDA program.

We need to perform many operations for each value copied between memories.

We need to periori many operations in a second property.

We need enough threads to keep the GPU cores busy.

We need to watch out for thread divergence:

GPUs are great if your problem matches the architecture.

We need to perform many operations in the GPU for each access to

If different threads execute different paths on an if-then-else,
 Then the else-threads stall while the then-threads execute, and vice-versa.

 Declare variables for the arrays on the host and device Allocate and initialize values in the host array.

### saxpy: host code (part 2 of 5)

```
cudaMalloc((void**)(&dev_x), size);
cudaMalloc((void**)(&dev_y), size);
cudaMemcpy(dev_x, x, size, cudaMemc
cudaMemcpy(dev_y, y, size, cudaMemc
```

- Allocate arrays on the device. · Copy data from host to device

# saxpy: host code (part 3 of 5)

- float a = 3.0; saxpy<<<ceil(n/256.0),256>>>(n, a, dev.x, dev.y); cudaMemcpy(yy, dev.y, size, cudaMemcpyDeviceToHos
- Invoke the code on the GPU:
- has been used until cur'! . \*\*
  \*\*add<\*\*Ceal\_1 (n/256.0), 256>>> (...) says to create  $\lceil n/256 \rceil$  blocks of threads. \*\*
  \*\*Each block consists of 256 threads. \*\*
  \*\*See slide 20 for an explanation of threads and blocks. \*\*
  \*\*The pointers to the arrays (in device memory) and the values of n and a are passed to the threads.
- Copy the result back to the host.

### saxpy: host code (part 4 of 5)

```
printf("The results match!\n");
```

Check the results

Compiling and running

lin25\$ nvcc saxpy.cu -o saxpy lin25\$ ./saxpy 1000 The results match!

# saxpy: host code (part 5 of 5)

```
int main(void) {
      free(x);
free(y);
free(yy);
cudaFree(dev_x);
cudaFree(dev_y);
```

exit(0);

Clean up

But is it fast?

To get good performance:

And many other constraints.

We're done.

# Launching Kernels

Preview

- Terminology Data parallel code that runs on the GPU is called a kernel.
- Invoking a GPU kernel is called launching the kernel How to launch a kernel

March 8: CUDA Threads, Part 1

The invocation needs to specify how many threads to create
Example: \* add<<<ceil(n/256.0),256>>>(...)

\* creates [ 256 | blocks

\* with 256 threads each.

Reading <u>Kirk & Hwu</u> 3<sup>rd</sup> ed., Ch. 3 (Ch. 4 in 2<sup>nd</sup> ed.)

March 10: CUDA Threads, Part 2

March 10: CUDA Threads, Part 2
March 13: CUDA Memory
Reading Kirk & Hwuy 3<sup>rd</sup> ed., Ch. 4 (Ch. 5 in 2<sup>rd</sup> ed.)
March 15: CUDA Memory: examples
March 17: CUDA Memory: examples
March 17: CUDA Performance
Reading Kirk & Hwu 3<sup>rd</sup> ed., Ch. 5 (Ch. 6 in 2<sup>rd</sup> ed.)
March 20: Marix multiplication with CUDA, Part 1
March 22: Marix multiplication with CUDA, Part 2
March 24: April 3: Other Topics
- more partial algorithms, ed., dynamic programming?
- reasoning about concurrency, eq. termination detection
- other pranadigms, ed., Scala and futures?

April 5: Party: 50<sup>rd</sup> Anniversary of Amdahl's Law

### Threads and Blocks

Review

• What is SIMD parallelism?

- Preads and Blocks

  The GPU hardware combines threads into warps

  Warps are an aspect of the hardware.

  All of the threads of warp execute together this is the SIMD part.

  The functionality of a program doesn't depend on the warp details.

  But understanding warps is critical for getting good performance.

  Each warp has a "next instruction" pending execution.

  If the dependencies for the next instruction are resolved, it can execute for all threads of the warp.

  The hardware in each streaming multiprocessor dispatches an instruction each clock cycle if a ready instruction is available.

  The GPU in 1 in 12s yeaps 132 such warps of 32 threads each in a "thread block".

  What if our application needs more threads?

• What if our application needs more threads?

What is the difference between "shared memory" and "globa"

You'll probably find you're missing programming features for many things you'd like to try.

memory" in CUDA programming.

Think of a modification to the saxpy program and try it.

What do you need? Stay tuned for upcoming lectures

at if our application fleeds more timeads?

Threads are grouped into "thread blocks".

Each thread block has up to 1024 threads (the HW limit).

The GPU can swap thread-blocks in and out of main men This is GPU system software that we don't see as user-leve programmers.

### **CUDA Threads**

Mark Greenstreet & Ian M. Mitchell CPSC 418 - March 8 & March 10, 2017

 Kernel organization: grids, blocks & threads. Hardware organization: SMs, SPs & warps.

Unless otherwise noted or cited, these slides are copyright 2017 by Mark Greenstreet & Ian M. Mitche and are made available under the terms of the Creative Commons Attribution 4.0 International Ecense

# Compute Capability Thread organization: Grids, Blocks and Threads Lots of nVidia jargon here.

- Lots of very specific constraints on hardware capabilities
- Values of those constraints depend on the compute capability: essentially a version number for the GPU hardware.
  - seemany a version number for the 0-20 natoware.

     CS department lab (11:n01, 11:n02, ...,
    11:n25).ugrad.cs.ubc.ca) has GeForce GTX 550 Ti which
    reature compute capability 2.1.

     Examples of recent GPUs:

     Compute capability 5.0: GT 730 & GTX 780.

     Compute capability 5.0: GTX 750, 8xml & 960M.

     Compute capability 5.0: GTX 750, 8xml & 960M.

     Compute capability 6.1: GTX 10xx.
  - More details at the CUDA wikipedia page
- When a kernel is launched, it creates a collection of threads.

- When a Kernel is launched, it creates a collectic
  This collection is called a grid.
  A grid is organized as an array of blocks
  Each block is an array of threads
  Array sizes are fixed once a kernel is launched.
  Why so many details?

- ing so intary decrains.

  Switching between blocks is done (I infer) by software in the GPU.

  Switching between threads in a block is done by hardware.

  By distinguishing blocks from threads, the CUDA model exposes the performance issues to the programmer.

# (0,3) (1,3) (2,3) (3,3) (4,3) (5,3) A grid

(0,0) (1,0) (2,0) (3,0) (4,0) (5,0)

(0,1) (1,1) (2,1) (3,1) (4,1) (5,1)

(0,2) (1,2) (2,2) (3,2) (4,2) (5,2)

- · Blocks are scheduled by the GPU software
- Blocks can be arranged as 10, 2D or 3D array.
  Dimensions are called "x", "y" and "z".
  There can be lots of blocks:

A grid is an array of blocks

- Each dimension can be up to 2<sup>16</sup> 1 = 65535.
   CC 3.0+ allows x dimension up to 2<sup>31</sup> 1 blocks

# Where do they put all those th

- Threads are scheduled by the GPU hardware
- Threads are scienced by the circ or animale.
  Threads can be arranged as a 10, 20, or 3D array
  Grid and block dimensions and sizes may be different.
  There can be a moderate number of threads in each dimension:
  - x or y up to 1024 threads.
    z up to 64 threads.

Each block is an array of threads Blocks (0,0) (1,0) (2,0) (3,0) (4,0) (0,1) (1,1) (2,1) (3,1) (4,1) (5,

However, total number of threads per block (product of all dimensions) is also capped at 1024.

# Threads and blocks: launching a kernel

- Let's say we have:
- al\_ void kernel\_fun(args
- To launch this kernel, we execute a statement like: kernel\_fun<<<dimGrid, dimBlock>>> (actuals);
- where

  \* dimGrid specifies the dimension(s) of the grid (an array of blocks):

  \* dimGrid can be an int, in which case the array is 1D.

  \* dimGrid can be a i.i.s., for example:
- dimBlock specifies the dimension(s) of each block (an array of threads):
- dimBlock can be an int or a dim3.

➤ We'll launch more than n threads?
➤ For example, if n=-1000, then we'll launch 4 blocks of 256 threads.
➤ What will the last 24 threads do?

uint my.idx = blockDim.x\*blockIdx.x + threadIdx.x;
if(my.idx < n) {</pre>

Bounds checking: in the kernel

 $\label{eq:kernel_fun} $$ \operatorname{THINK: what if } n \text{ is not a multiple of 256?} $$$ 

The kernel launch looks like:

# Threads and Blocks within a Kernel's Grid

- Within a running kernel, CUDA-C provides four built-in variables to determine the position of a thread within the grid: blockDim, clockIdx, threadDim, and threadIdx.
- blockIdx, threadDim, and threadIdx.

  There is a naming pattern:

  Each of these structures has three fields: x, y and z corresponding to the three possible dimensions.

  blockDim: 2 gives the size of the grid in each dimension x, y or z.

  threadDim: 2 gives the size of each block in each dimension.

  blockIdx: 2 gives the indices of the thread's block within the grid.

  threadIdx: 2 gives the indices of the thread within its block.

Each streaming multiprocessor (SM) has multiple streaming processors (SPs) and can be responsible for multiple groups of 32 threads called warps.
 From the New Oxford American Dictionary: (the) "warp" is "the threads on a born over and under which other threads (the wetf) are passed to make cloth"
 Details, details.

ercais, circuis...

\* These concepts are not part of the CUDA platform and API: Code is written in terms of a grid of blocks of threads.

\* You can write correct code without thinking about these details.

\* If you want to write fast code, you must take them into account.

\* The block vs. grid structure exposes these details if you want to take advantage of them.

SMs, SPs and Warps (oh my!)

- For dimensions which are absent:
   blockDim or threadDim will be 1
   blockIdx of threadIdx will be 0

SMs, SPs and Warps: What are They?

Threads and Blocks: Where are We?

- Note the constraints:
  - $\begin{aligned} 0 &\leq \texttt{blockIdx.x} < \texttt{blockDim.x} \\ 0 &\leq \texttt{blockIdx.y} < \texttt{blockDim.y} \end{aligned}$ 0 < blockIdx.z < blockDim.z
  - 0 ≤ threadIdx.y < threadDim.y
  - 0 < threadIdx.z < threadDim.;</pre>
- Because the size of blocks are limited, it is common to use cod
- to combine the block and thread indices into a single index.
- my\_idx = blockDim.x\*blockIdx.x + threadIdx.x;

# Bounds checking: launching kernels

- Consider executing kernel\_fun on an array of n elements.
   Because n might be large, we'll use n/256 blocks of 256 threads
   THINK: what if n is not a multiple of 256?
   We'll round up to make sure we have enough threads.
- kernel\_fun<<<ceil(n/256.0), 256>
  Why divide by 256.0 instead of 256?
  Why use ceil?

- Each streaming multiprocessor (SM) in the GPU executes threads in SIMD fashion.

  - All threads in a block are assigned to the same SM.
     Each SM has a single (or small number of?) instruction fetch unit(s) and a larger number of execution units.
- Each SM has multiple streaming processors (SPs) that actually execute an instruction.

  - The SPs are specialized: ALUs, load / store, special function units
     A single SP can perform a single operation on a small set of threads.
- A warp is a collection of 32 threads that execute together on the

# SMs, SPs and Warps: Why do We Care?

- Fill your warps: Ensure the number of threads in a block is a multiple of the warp size to avoid idle hardware.
- Have lots of warps: If one warp is waiting on a long latency operation, the SM can find another warp to execute.
   Provides latency tolerance or latency hiding.

  Watch out for hardware limits (per SM).
- Maximum number of resident blocks (8 in 2.x, 32 in 6.x).
   Maximum number of resident warps (48 in 2.x, 32 in 6.x).
   Maximum number of resident warps (48 in 2.x, 64 thereafter).
   Maximum number of resident threads (1536 in 2.x, 6248 thereafter).
   Exceeding these limits will not crash the system, but will result in slower execution.
- Watch out for thread divergence.
  - If different threads in the same warp are following different code paths, all possible paths will be executed sequentially and those threads not on the current path will be ide.
     Execution is still correct, but much slower.

# A Warped Example: Reduce (part 1)

- $\bullet$  Consider a reduce of an array data containing n elements using n/2 threads (assume n is power of 2).

Add a test:

- Simple code: ppe code:
  for(int stride = 1; stride < n; stride += stride) {
   if((my.idx & (stride-1)) == 0)
   data[2\*my.idx] += data[2\*my.idx + stride];
   .syncthreads();</pre>
- The \_\_syncthreads () call ensures that every thread has completed an iteration of the loop before any thread starts the next iteration.
  - More discussion on slide 18.

# A Warped Example: Reduce (part 2)

- Consider n == 16 ► First iteration, for i in 0, ..., 7:
  - $\begin{array}{c} \text{data}\{2^*i\} \leftarrow \text{data}\{2^*i\}+1\\ \text{Now, all the even indexed elements have their sum with their odd counterpart.} \\ \text{Second iteration, for } i \in \{0,2,4,6\},\\ \text{data}\{2^*i\} \leftarrow \text{data}\{2^*i\}+2,\\ \text{data}\{2^*i\}$

  - data[2\*i] += data[2\*i]+2. All elements with indices that are multiples of four, have their sum
  - with the next three elements. Third iteration leads with data [0] and data [8] holding sums for their halves of the array.

    The fourth iteration puts the complete sum into data [0].
- There are at most 8 threads working, so everything fits within a

March 10: CUDA Threads, Part 2 March 13: CUDA Memory

March 13: CUDA Memory
Reading Kirk 8 Hwu Ch. 4
March 15: CUDA Memory: examples
March 17: CUDA Performance
Reading Kirk 8 Hwu Ch. 5
March 20: Marix multiplication with CUDA, Part 1
March 20: Marix multiplication with CUDA, Part 2
March 24 – April 3: Other Topics
more parallel algorithms, e.g., dynamic programming?
reasoning about concurrency, e.g. termination detectic
other paradiums a.g. Seafa and feturing.

reasoning about concurrency, e.g. terminatio
 other paradigms, e.g. Scala and futures?
 April 5: Party: 50<sup>th</sup> Anniversary of Amdahl's Law

A Streaming Multiprocessor (SM)

Each of the pipelines is an SP (streaming processor)

Lots of deep pipelines.
 Lots of the pipelines.
 Lots of threads: when we encounter an architectural challenge
 Raising throughput is easy, lowering latency is hard.
 Solve problems by increasing latency and adding threads.
 Make the programmer deal with it.

Preview

### A Warped Example: Reduce (part 3)

- What if n==1024?

  - what if n==10247

    ➤ We have 512 threads: 16 warps of 32 threads.

    ► In the first iteration all threads are active.

    ► In the next iteration each warp has 16 active threads, so the GPU has to execute the code for all 16 warps even though half the threads do nothing.

    ► In subsequent iterations, the warps are more and more poorfy utilized.
- This solution is correct, but much of the parallel hardware will sit idle much of the time.
- We would like to pack the busy threads into the minimum numbe

# Warp Speed!

```
for(int stride = n/2; stride > 0; stride >>= 1) {
   if(my_idx < stride)
     data[my_idx] += data[my_idx] + stride;
     _syncthreads();</pre>
```

- Consider n == 1024 again.
   In the first iteration, there are 16 active warps all threads in each warp are busy.
   In the second iteration, there are 8 active warps all threads in
- each active warp are busy. Similarly, for the 3<sup>rd</sup> through 5<sup>th</sup> iterations
- The number of active warps decreases after each iteration, but all threads in each active warp are busy.
- The inactive warps have no pending instructions, so they will not be scheduled and will not occupy processing resources.

## Synchronization

The reduce example used \_\_syncthreads(): all the threads in the block must execute this statement before any can continue

PSC 418 - Mar. 8 & 10, 2017 14 / 20

A "typical", high-end GPU. • 28 SMs:

28 SMs:

128 SPs/SM.

138 SPs/SM.

138 3584 SPs on the chip.

Each SM can schedule 4 warps in a single cycle.

2.6GHz clock frequency.

frequency.

11 GBytes of GDDR

- Be very careful about thread divergence: All threads in the block

First, GPU Architecture Review

GDDR

- must meet at the same barrier.

  That means the same line of code.
  In loops, that means the same iteration

  Executing different \_syncthreads() (
  kernel to hang.

# Review

CPSC 418 - Mar. 8 & 10, 2017 15 / 20

- . In CUDA, what is a grid, a block, and thread? Why does CUDA allow millions of thread blocks but only 1024
- threads per block?
- How does a programmer specify the number of blocks and number of threads when launching a CUDA kernel?
- How does a thread determine its position within the grid?

global. void saxpy(uint n, float a, float \*x, float \*y) {
 uint myId = blockDim.x\*blockIdx.x + threadIdx.x;
 if(myId < n, y = n a \*x = n, y = n,

CS 418 - Mar. 13 & 15, 2017 4 / 24

 Why do threads need to check their indices against array bounds? What is a warp? Why does it matter?

Why do we need a memory hierarchy

### **CUDA: Memory**

Mark Greenstreet

CpSc 418 - March 13 & 15, 2017


- Architecture Snapshot
- Registers
   Shared Memory
- Other Memory: texture memory, constant memory, cach
- Summary, preview, review, tide-chart

Unless otherwise noted or cited, these slides are of made available under the terms of the Creative Co

Matrix Multiplication and Memory


- Focus on the innermost loop: for (k ...)
- How many floating point operations per iteration?
- How many memory reads?
- How many memory writes?
- What is the "Compute-to-Global-Memory-Access" ratio (CGMA)?

## Registers



- De Local variables are placed in registers.
  The compiler in-lines functions when it can
  A kernel with recursive functions or deeply nested calls can cause register spills to main memory this is slow.

  Local array variables are mapped to global memory watch out
- Each SP has its own register file. • The register file is partitioned between threads executing on the



deep pipeline (20–30 stages) lots of registers

# More Registers



# Performance trade-offs

A thread can avoid slow, global memory accesses by keeping data in registers.
 But, using too many registers reduces the number of threads that can run at the same time.

Provides very efficient intra-warp communication. But not available in CUDA 2.1.

# Registers and Memory Bandwidth


- The GPU on slide 2 has 28 SMs, each with 128 SPs.

   Each SP has access to a register file. • I'll guess two register reads and one write per clock cycle, per SP.
- I'll assume 4-byte registers.
- $28SM*128\frac{SP}{SM}*3\frac{RW}{SP*cycle}*1.6\times10^{9}\frac{cycle}{sec.}*4\frac{\textit{Byte}}{\textit{RW}} = \ 68813\frac{\textit{GByte}}{sec.}$
- vmmv: the GPUs in the linXX box are older

• Is saxpy a good candidate for GPU execution?

- 142 times faster than main memory bandwidth!

# Registers and Thread Scheduling



- Each SM has 256K registers, and 64 active warps, with 32 threads/warp.
   That's 32 4-byte registers per thread.
- If a thread uses more registers
- ► The SM cannot fully use its warp scheduler, or
   ► Registers will spill to main memory slow
- The numbers are smaller for older GPUs.
  The GTX 550 Ti GPUs in the linXX boxes support 21 registers/thread.

- What is the CGMA for the example above?

# Shared Memory: Collisions

### I\$ I inst D E C addr\_ addr, shared pipeline addr. shared pipeline When one thread in a warp accesses shared memory, all active

- threads in the warp access shared memory.
- If each thread accesses a different bank, then all accesses are performed in a single cycle.
  - Otherwise, the load or store can take multiple cycles.

    Multiple accesses to the same bank are called collisions.

    The worst-case occurs when all threads access the same bank
- The programmer needs to think about the index calculations to avoid collisions.
- When programming GPUs, the programmer needs to think about index calculations a lot.

## Writing and reading DRAM

- If all 1024 columnings or the values you want to write, open up all the valves for one row. The drinking cups for each column in that row get filled or emptied, note; you end up writing every column in the row; so writes are ofte preceded by reads.

Summary

- preceded by reads.

  Peading: hard

  of rive all 1024 column-lines to "half-way", and let them "float".

  of rive all 1024 column-lines to "half-way", and let them "float".

  open up all the valves for one row.

  If the level in the pipe goes up a tiry amount, that cup held a 0.

  Is a delicate measurement it takes time to set it up.

  This is why DRAM is slow.

  But: we just read 1024 bits, from each chip of the DIMM.

  This aftholia Skhyper strat.

  Conclusion: DRAM has awful latency, but we can get very good bandwidth.

  The bandwidth bottleness it he were from the DIMM to the CPU or GPU.

  But I'm pretty sure that lan won't let me give a lecture on transmission lines, phase-locked topos, equalizers, and all the other cool stuff in the DRR (or GDDR) interface.

# You can get the performance by considering the memory model. But, it's not automatic.

Shared Memory

 On-chip, one bank per SP. Banks are interleaved by:

- memory.

  The programmer needs to be aware of the per-thread register usage to achieve good SM utilization.

  The only way to communicate between thread blocks is to write to global memory, end the kernel, and start a new kernel (ouch!)

**CUDA: Performance Considerations** Mark Greenstreet & Ian M. Mitchell

CPSC 418 - March 17, 2017

# Preview

# March 15: CUDA Memory: examples March 17: CUDA Performance Reading Kirk & Hwu 9<sup>rd</sup> ed., Ch. 5 (Ch. 6 in 2<sup>nd</sup> ed.) Mini Assignment 5 due at 10am. March 20: Matrix multiplication, Part 1

- March 20: Matrix multiplication, Part 1
  March 22: Marix multiplication, Part 2
  March 24: Complete CUDA
  March 27: April 3: this may change
  March 27 April 3: this may change
  March 27: Using Parallel Libraries
  March 29: April 3: Verification of/and Parallel Programs
  April 5: Party: 50<sup>th</sup> Anniversary of Amdahī's Law

# Thread Divergence

## • If threads in a warp are following different code paths, execution

- See "A Warped Example" from March 13 slides

Try to minimize thread divergence within warps.

- Review What is CGMA?
- What is CGMA?
  On slide 15 we computed the CGMA for matrix-multiplication using 16 × 16 blocks of the A, B, and C matrices.


  How many such thread-blocks can execute concurrently on an SM with 48KBytes of memory?
  How does the CGMA change if we use 32 × 32 blocks?
  If we use the larger matrix-blocks, how many thread blocks can execute concurrently on an SM with 48Kbytes of memory?
  If we use the larger matrix-blocks, how many thread blocks can execute concurrently on an SM with 96Kbytes of memory?
- What are bank conflicts?
- . How can increasing the number of registers used by a thread
- improve performance? How can increasing the number of registers used by a thread
- degrade performance? • What is a "coalesced memory access"?

• When working on my solution to last year's HW3, Q1,

and my code ran 5.5× faster

What happened?

Remarks about floating point



# Floats, doubles, and GPUs

- GPUs are optimized for single-precision floating point arithmetic.
   For the GeForce GTX 550 Ti, double precision arithmetic is way slower than single precision.
   In C, 1.0 is a double precision constant, and 1.0f is single.
- In C, 1.0 is a double precision constant, and 1.0 € is single precision.
   When I wrote x = alpha\*x\*(1.0-x), the compiler generated code that:
   computes the product alpha\*x.
   both operands are single precision.
   \* the computation is done using single precision arithmetic.
   computes the difference 1.0-x
   \* 10 is double precision, x is single precision.
   \* 10 is double precision, x is single precision arithmetic.
   and the result is double precision.
   computes the product alpha\*x\*(1.0-x).
   \* the computation is done using double precision arithmetic.
   \* and the result is double precision.
   When I wrote x = alpha\*x\*(1.0-x), everything stays in

# single-precision, and it's much faster.

# Fused multiply adds

 Thread Diverge Floating Point Foible:

 Memory Accesses Occupancy Granularity

- Calculating ax + b is very common
   Example: dot product.
- The multiplier hardware is just a pipeline of adders.
- When multiplying a \*x, the hardware can start the pipeline from b

Critics otherwise noted or cited, these sides are copyright 2017 by Mark Greenstreet & Ian M. Mitchel and are made available under the terms of the Creative Commons Attribution 4.0 International license https://creative.commons.org/international/increative.commons.org/i

- instead of from 0.

  We get the sum for "free".

  This is called a fused multiply-add.
- The marketing people like to count the fused multiply-add as two floating point operations. This helps make some performance claims make sense

- This helps make some performance claims make sense.
  For the obsessive compulsive:
  Rounding with a fused-multiply add can be slightly different than when doing two, separate operations.
  Compilers usually let the users specify 'strict' floating point (no fusing) or 'fast' floating point (with fusing).

  noce uses fused multiply add unless you give it an option not to.

Memory System Parallelism 3: Independent Memory Components Even after memory address is delivered, it still takes time for the DRAM to return the data.

- RAM to return the data.

  Rather than let the memory bus sit idle while waiting, pipeline a bunch of memory requests to different memory components.

  KaH(3) calls these "banks".

  Mark called these "lies".

  Consecutive memory chunks are assigned first to channels / banks (see previous slide).

  These subsystems allow concurrent access because they have independent communication lines.

  Then assign next set of consecutive chunks to banks / tiles.

  These subsystems allow sequential but pipelined access because they share communication lines.

- Pipelining increases throughput (although latency remains).
- Only relevant for global memory.
   Shared memory achieves dramatically lower latency with SRAM.

### Memory is slow.

- memory address.
- Delivery rate is limited by clock rate of the memory interface

- Retrieve lots of data at once. Use multiple memory interfaces.
- Build with lots of independent memory components.

All standard techniques in the CPU world, but

- CPU design philosophy: Try to achieve maximum performance even if the programmer uses the RAM model.

No (sort of): This is not a course on memory system design and

Design global memory access pattern to allow accesses from threads in the same warp to be coalesced into a single memory

Design memory access pattern to avoid channel / bank / tile

GPU design philosophy: Expose (almost) everything and let the programmer figure it out.

# Implications for Shared Memory

See CUDA Toolkit Documentation C Programming Guide Figure 17 and Figure 18. Figure 18.

# GPU global memory (from GDDR DRAMs): Accessed by 32-, 64or 128-byte transactions.

Memory is addressed per byte, but you retrieve a bunch of (sequential) GDDR5 DRAM: 32-bit bus per chip and transfers are in 16 word bursts (so 64 bytes per access per chip)

Memory System Parallelism 1: Get Lots of Data

- GPU shared memory (on-chip SRAM): Access in 32-bit words

Amortize addressing overhead and thereby increase bandwidth.

- Consider shared memory address bits:

   48KB / thread block requires 16 bits to address.

   Bottom two bits specify the byte within a 32-bit word of data.

   Next five bits specify which of 32 banks.

   Top nine bits specify which word within the bank.

- 32-bytes (64 more recently?) in global memory.
- . 32- or 64-bits in shared memory.

thereby increase bandwidth

### Implications for Global Memory

- The memory that you plug into your computer is mounted on DIMMs (dual-inline memory modules).
  - . A DIMM typically has 16 or 18 chips
  - Each chip consists of many "tiles".

Other Memory

- · Each tile is an array of capacitors

- Texture memory: global memory with special access operations.

### Constant memory: cached, read-only access of global memory.

- L1 and L2 caches: only for memory reads.

### Beware the Tides of March



- When I wrote x 0f-x), everything stays in

# Memory System Parallelism 2: Multiple Interfaces

- If one memory component cannot give you enough bandwidth, use a Global memory: K&H(3) calls these "channels" (March 13 slide 2).
- ► Do not confuse with K&H(3) "banks" (see next slide).
- fashion, where "chunk" means

# Try to get memory access addresses from threads in a warp to be very

- For two and higher dimensional arrays, that may mean padding thread block and array width allocation in memory to be a multiple of the warp size.
- I could not find NVidia documentation of these details.
  How do caches interact with channels / banks?
- Comments from Mark?

- Shared memory: Mark called these "banks" (March 13 slide 11) and NVidia documentation does too.
- Consecutive chunks are placed into components in a round-robin
- Separate subsystems can all provide data at their native rate and

- Accesses to consecutive (or nearly so) addresses are coalesced into a single transaction on the off-chip memory bus.
  You should already be doing this for your CPU designs so that your caches can take advantage of spatial locality.
  Best coalescing occurs when the set of addresses is naturally
- Possibility of channel / bank collisions would argue for avoiding addresses with the same "middle" bits.

- O GPUs can have thousands of execution units, but only a few off-chip memory interfaces.
  This means that the GPU can perform 10-50 floating point operations for every memory read or write.
  Arithmetic operations are very cheap compared with memory operations.
- operations

  of mitigate the off-chip memory bottleneck

  GPUs have, limited on-chip memory

  Registers and the per-block, shared-memory will be our main concerns in this class.

  Moving data between different kinds of storage is the programmer responsibility.

  The programmer explicitly declares variables to be stored in shared memory.

- Memory Access

Is This on the Final?

regularly.

dramatically.

- It takes a long time to identify, access and deliver data to/from a
- How can we get enough data to/from our thousands of threads? Parallelism!
- Mark and I are far from experts. Details depend on the particular GPU chip and card, and change
- Program correctness does not depend on getting it right. Yes (sort of): By following some simple rules, speed can be improved
  - top nine bits specify which word within the bank.
     Kelkeaway: If two threads in a warp access a memory location in the same bank (same middle five bits of address):
     If threads access the same location (same top nine bits), then broadcast (on read) or one value wins (on write).
     If threads access different location, access is serialized (slower but still correct).

- reconstruction and the shared array using the register variable y.
   For the reduce, we use the shared array
   This avoids the penalty of off-chip, global memory access for each step of the reduce.
   All threads in a warp can access shared memory on the same cools.

- cycle.

   We can have multiple blocks running on multiple SMs Each SM has its own shared memory.

  Blocks running on different SMs in parallel can all access their shared
- We calculate f<sup>m</sup> (x[myId]) locally using the register variable y.

Notes on Reduce

- memories in parallel.

  \* But, threads in one block do not share shared-memory with threads in other blocks To perform a reduce across blocks:
- Each block writes its subtotal to the global memory.
   The results from the blocks are combined on the host CPU or by launching a new kernel.
- At the end, we copy our value from shared memory to the global memory so the CPU or a subsequent kernel can access it.

- Now for a word about DRAM

- E.g. each chip of an 8Gbyte DIMM holds 512MBytes = 4Gbits
- a typical chip has 1Mbit/tile
   that's 4096 tiles for a 4Gbit chip.
  - each capacitor holds 1 bit.
     a typical tile could have 1024 rows and 1024 columns.

- In C, matrices are usually stored in row-major order
- A[i,k] and A[i,k+1] are at adjacent locations, but
   B[k,j] and B[k+1,j] are N words apart (for N × N matrices). · For matrix multiplication, accesses to A are naturally coalesced. but accesses to B  $\bullet$  The optimized code loads a block of  ${\scriptscriptstyle B}$  into shared memory.

Shared Memory Example: Reduce

evice, void compute.and.reduce(uint n, uint m, float vuint myfd = threadfdm.sq;
if(myfd c n)
for(uint y = x[myfd])
y[myfd] = y; % thread memory is much faster than global memory
for(uint n n n > 1; n > 0; n = n >> 1) { % reduce n = m; n =

GDDR supports higher-bandwidth than than regular DDR. A GPU can have multiple memory interfaces. Total bandwidth 80 to 484+ GBytes/sec

} x[myId] = v[myId]; % move result to global m

Memory accesses can be a big bottleneck.
 CGMA: compute to global memory access ratio

Example: Matrix Multiplication

..shared.. float v[1024];

Global Memory

Off-chip DRAM

addr shared

pipeline

Early CUDA GPUs: 4-byte word
Later GPUs: programmer configurable 4-byte or 8-byte words
Why?

Shared memory is a limited resource: 48KBytes to 96Kbytes/SM.

Each SM has more registers than shared-memory.

Shared memory demands limit how many blocks can execute concurrently on a SM.

Shared Memory Example: Matrix Multiply

 Each thread-block loads a 16 × 16 block from A and B. ach thread-block loads a to × 10 block from 1.5 to block threads to these loads "cooperatively":

Nead A<sub>I/K</sub> and B<sub>K,J</sub> from global memory with "coalesced" loads

Write these blocks to shared-memory in a way that avoids bank

Compute: C<sub>I,J</sub> = A<sub>II,K</sub> PC<sub>K,J</sub>.
 This fastes 18<sup>2</sup> = 4096 fused multiply-adds.
 Loading A<sub>I,K</sub> letches 16<sup>8</sup> = 256 floats from global memory.
 Likewise for B<sub>K,L</sub>. Total of 512 floats letched.
 CGMA = 4096/512 e.
 Note: the L2 cache may help here: A and B are read-only.

 DRAM summary: terrible latency (60-200ns or more), fairly The GPU lets the program take advantage of high bandwidth. If the 32 loads from a warp access 32 consecutive memory location,

\* The GPU does one GDDR access,

\* and it transfers a large block of data.

\* The same optimization is applied to stores, and to loads from the on-chip caches.

In CUDA-speak, if the loads from a warp access consecutive

locations, we say that the memory accesses are coalesced It's a big deal to make sure that your memory accesses are coalesced. Note that the memory optimizations are exposed to the

Running example from the textbook: C = AB

Need to try more experiments

conflicts

GPUs meet DRAM

Compute: C<sub>I,J</sub> += A<sub>I,K</sub>B<sub>K,J</sub>.

\_device\_ float f(float x) {
 return((5/2)\*(x\*x\*x - x));

This allows accesses to be coalesced.

But we need to be careful about how we store the data in the shared memory to avoid bank conflicts.



### The SM will have useful instructions to dispatch more often ⇒ better performance. performance. The small high circuitry to hold and manage the scheduling pool will be larger. This means instruction scheduling will be allower ⇒ a temper clock period. or instruction scheduling will be allower ⇒ a temper clock period, or fewer SMs, or more expensive chip cooling. The real-scatts on the chip could have been used for something else. Is this the best use of that area. Note that CUDA 5 made the increase to 64 warps/SM. But the SMs all look the same, even or uninerin ar co. CUDA 2.1 SMs An SM has warps of 32 threads An SM can simultaneously execute up to 1536 threads (48 warps). An SM has 32K (2<sup>15</sup>) 32-bit registers (128K/bytes, 1K registers/SP). An SM has 48k bytes of shared memory. An SM can simultaneously execute up to 8 blocks. Each block can have up to 1024 threads. How many blocks per SM. How much shared-memory per block. How many threads per block. How many registers per thread. blocks • The ratio of the number of threads executing to the maximum possible is called the "thread occupancy": Figuring it out Architects explore these trade-offs to optimize performance for graphics applications, the main source of revenue. nvcc -03 -c --ptxas-options -v examples.cu The nVidia occupancy calculator: CUDA\_Occupancy\_calculator.xls But we can do it manually? threadOccupancy ≤ . / . | 1536 Architects are also risk-adverse: make the chip as much like the last one that worked as you can. $\min\left(8, \left\lfloor \frac{1536}{threadsPerBlock} \right\rfloor\right) \frac{threadsPerBlock}{1536}$ These hard-wired constraints have a large impact on program performance. SMs, blocks, and threads - the plot SMs. threads, and registers Hitting the register constraint How many registers does my thread use? What if each thread uses 22 registers? $\bullet$ 22 \* 48 = 1056 > 1024 $\rightarrow$ can't run 48 warps • use the --ptxas-options -v option for nvcc nvc--ptxas-options -v -01 -e examples.co ptxas info : 0 bytes ques ptxas info : 0 bytes ques ptxas info : Function properties for \_ISsh\_mem\_2)iiFy' for 'sm\_2O' ptxas info : Function properties for \_ISsh\_mem\_2)iiFy 0 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads ptxas info : Used 01 registers, 4096 bytes smem, 56 bytes cmms[0] ptxas info : Function properties for \_ISsh\_mem\_1liFy ptxas info : Function properties for \_ISsh\_mem\_1liFy $|\frac{1024}{22}| = |46.\overline{54}| = 46.$ Can we run 46 warps? One block with 46 warps would have 46 \* 32 = 1472 > 1024 threads. Not allowed. Two block with 23 warps each would each have 736 threads. That should work. Each SM has 32K registers – that's 1K registers per SP. This is another constraint: $nblks \leq \frac{1024}{registersPerThread}$ m\_1jiiPj 0 bytes spill loads --- %6 bytes cmem[0 But, the plot with the occupancy calculator only shows warp counts An SM can run 48 warps simultaneously But only if each warp uses at most 21 registers. that are multiples of 8. Have I overlooked another architectural constraint? Translation: kernel sh.mem.2 uses 17 registers per thread. kernel sh.mem.1 uses 14 registers per thread. both kernels use 4024 bytes of shared memory per blk neither kernel spills registers to global memory (good) I get 100% occupancy when \textit{threadsPerBlock} \in \{\textit{192}, \textit{384}, \textit{768}\}, but the CUDA calculator doesn't. . Let's assume that with 23 registers per thread, the SM can run at most 40 warps simultaneously I'll have to try some experiments – stay tuned. This assumes the grid had enough blocks to keep the SMs busy. ost 40 war ps simulatieously. Then either each thread must have enough instruction-level parallelism to keep the SPs busy. Or, we'll see a drop in performance. A grid with a single block will have poor performance. Granularity Thread Divergence Preview **CUDA: Performance Considerations** How much work should a kernel do? Do more work within a kernel: Launching each kernel takes time Mark Greenstreet & Ian M. Mitchell Do less work within a kernel: New kernels allow for changes in block and grid size, and ensure synchronization between threads even in different blocks. If threads in a warp are following different code paths, execution CPSC 418 - March 17, 2017 . Either way: Minimize movement of data to and from the host March 27 - April 3: this may change March 27: Using Parallel Libraries March 29 - April 3: Verification of/and Parallel Programs April 5: Party: 50th Anniversary of Amdahl's Law See "A Warped Example" from March 13 slides How much work should a thread do? Thread Divergence Do more work in a single thread: Fewer chances for memory collisions, easier synchronization, less register contention. Floating Point Foibles Try to minimize thread divergence within warps. Memory Accesses . Do less work in a single thread: More potential parallelism, more Occupancy Tradeoff will depend on GPU resources, typically SM block, thread and register limits. C O and are Remarks about floating point Floats, doubles, and GPUs Fused multiply adds Memory Access GPUs are optimized for single-precision floating point arithmetic. For the GeForce GTX 550 Ti, double precision arithmetic is way slower than single precision. In C, 1.0 is a double precision constant, and 1.0f is single Memory is slow. Calculating ax + b is very common . It takes a long time to identify, access and deliver data to/from a Example: dot product memory address. When working on my solution to last year's HW3, Q1, Ifirst wrote: x = alpha\*x\*(1.0 - x); and the performance was disappointing. After many frustrating attempts to track down the problem, I added one, little :: • The multiplier hardware is just a pipeline of adders In C, 1, 0 is a double precision. When I wrote x = alpha\*x\*(1,0-x), the compiler generated code that: computes the product alpha\*x: both operands are single precision. the computation is done using single precision arithmetic. computes the difference 1,0-x 1 to is double precision, x is single precision arithmetic. he computation is done using double precision arithmetic. and the result is double precision. Delivery rate is limited by clock rate of the memory interface. When multiplying a \* x, the ha instead of from 0. How can we get enough data to/from our thousands of threads? We get the sum for "free". This is called a fused multiply-add. This is called a rused multiply-add. The marketing people like to count the fused multiply-add as two floating point operations. This helps make some performance claims make sense. Retrieve lots of data at once. Use multiple memory interfaces. and my code ran 5.5× faster. . Build with lots of independent memory components. · For the obsessive compulsive: What happened? \* the computation is done using double precision arithmetic \* and the result is double precision. \* computes the product alpha\*x\*(1.0\*x). \* the computation is done using double precision arithmetic \* and the result is double precision. • When I wrote x = alpha\*x\*(1.0\*x), everything stays in single-precision, and it's much faster. or the obsessive compulsive: - Rounding with a fused-multiply add can be slightly different than when doing two, separate operations. - Compilers usually let the users specify "strict" floating point (no fusing) or "fast" floating point (with fusing). - nvcc uses fused multiply add unless you give it an option not to. All standard techniques in the CPU world, but CPU design philosophy: Try to achieve maximum performance even if the programmer uses the RAM model. GPU design philosophy: Expose (almost) everything and let the programmer figure it out. Memory System Parallelism 1: Get Lots of Data Memory System Parallelism 2: Multiple Interfaces Memory System Parallelism 3: Independent Memory Is This on the Final? Components No (sort of): This is not a course on memory system design and Even after memory address is delivered, it still takes time for the DRAM to return the data. If one memory component cannot give you enough bandwidth, use a Memory is addressed per byte, but you retrieve a bunch of (sequential) implementation. bunch (see March 13 slides). Mark and I are far from experts. Rather than let the memory bus sit idle while waiting, pipeline a bunch of memory requests to different memory components. K&H(3) calls these "banks". Mark called these "tiles". Global memory: K&H(3) calls these "channels" (March 13 slide 2). . GDDR5 DRAM: 32-bit bus per chip and transfers are in 16 word Details depend on the particular GPU chip and card, and change GDPJ ShrAwi. 2-2-bit Usb general clips and tablesis are in 10 word bursts (so 64 bytes per access per chip). GPU global memory (from GDDR DRAMs): Accessed by 32-, 64-or 128-byte transactions. Shared memory: Mark called these "banks" (March 13 slide 11) and NVidia documentation does too. regularly Mark called these 'tiles'. Consecutive memory chunks are assigned first to channels / banks (see previous slide). These subsystems allow concurrent access because they have independent communication lines. Then assign next set of consecutive chunks to banks / tiles. These subsystems allow sequential but pipelined access because they share communication lines. · Program correctness does not depend on getting it right. Do not confuse with K&H(3) "banks" (see next slide). 1 ∠e-0-yei transactions. Transactions must be "naturally" aligned: First address must be a multiple of the transaction size. CC 2 x: L1 cache (1 per SM) serviced by 128-byte transactions, L2 cache (shared by SMs) by 32-byte transactions. CC 6 x: Same as 2 x, but L1 cache rules are complicated. ecutive chunks are placed into components in a round-robin Yes (sort of): By following some simple rules, speed can be improved a 32-bytes (64 more recently?) in global memory Design global memory access pattern to allow accesses from a 32- or 64-bits in shared memory. threads in the same warp to be coalesced into a single memory GPU shared memory (on-chip SRAM): Access in 32-bit words. transaction Separate subsystems can all provide data at their native rate and thereby increase bandwidth. Pipelining increases throughput (although latency remains). Design memory access pattern to avoid channel / bank / tile Amortize addressing overhead and thereby increase bandwidth. Only relevant for global memory. Shared memory achieves dramatically lower latency with SRAM.

Why all these numbers?

When designing a new generation of GPUs, the GPU architects run lots of simulations to estimate the performance for various choices of the architect

For example, if more warps are allowed in the scheduling pool

The SM will have useful instructions to dis

SMs and Thread Occupancy

Limits to occupancy

Occupancy: how many warps are available for the SM

Why we care: the SP pipelines have long latencies. The CUDA approach is to run lots of threads simultaneously to keep the pipelines busy.

### Implications for Shared Memory

See CUDA Toolkit Documentation C Programming Guide Figure 17 and Figure 18.  $\frac{\text{Figure 17}}{\text{Figure 18}}$ 

- Consider shared memory address bits:

- Consider shared memory address bits:

  48KB it hread block requires 16 bits to address.

  Bottom two bits specify the byte within a 32-bit word of data.

  Not fit be bits specify which of 32 bants.

  Top nine bits specify which word within the bank.

  Key takeaway: If two threads in a warp access a memory location in the same bank (same middle five bits of address):

  If threads access the same location (same top nine bits), then broadcast (on read) or one value wins (on write).

  If threads access different location, access is serialized (slower but still correct).

# Why all these numbers?

- When designing a new generation of GPUs, the GPU architects run lots of simulations to estimate the performance for various choices of the architectural
- example, if more warps are allowed in the scheduling pool
  The SM will have useful instructions to dispatch more often  $\Rightarrow$  better

- The SM will have useful instructions to dispatch more often → better performance. Programming of producting to his dispatch and manage the scheduling pool will be larger. This means instruction scheduling will be slower ⇒ a longer clock period. Instruction scheduling will use more power ⇒ a longer clock period. or fewer SMs, or more expensive chip cooling. The real-estate on the chip could have been used for a omething else. Is this the best use of that area. Note that CLOAS is made the increase to 64 warps:SM.
- Architects explore these trade-offs to optimize performance for graphics applications, the main source of revenue.
- Architects are also risk-adverse: make the chip as much like the last one that worked as you can.
- These hard-wired constraints have a large impact on program performance

# SMs, blocks, and threads

Comments from Mark?

of the warp size.

Occupancy with CUDA 2.1

Different GPUs at level CUDA 2.1 have differing numbers of SMs.

But the SMs all look the same, even for different GPUs

- A SM can have simultaneously execute most 8 blocks
- · All blocks have the same number of threads.
- . Thus, a SM can execute at most

Implications for Global Memory

close together.

Try to get memory access addresses from threads in a warp to be very

Accesses to consecutive (or nearly so) addresses are coalesced into a single transaction on the off-chip memory bus.

· Best coalescing occurs when the set of addresses is naturally For two and higher dimensional arrays, that may mean padding thread block and array width allocation in memory to be a multiple

Possibility of channel / bank collisions would argue for avoiding

Possibility of charmer / bank collisions would argue for addresses with the same "middle" bits.

I could not find NVidia documentation of these details.

How do caches interact with channels / banks?

You should already be doing this for your CPU designs so that your caches can take advantage of spatial locality.

$$\min\left(8, \left\lfloor \frac{1536}{\textit{threadsPerBlock}} \right\rfloor\right)$$

### blocks.

The ratio of the number of threads executing to the maximum possible is called the "thread occupancy":

$$\begin{array}{l} \textit{threadOccupancy} \leq \\ \min\left(8, \left\lfloor \frac{536}{\textit{threadsPerBlock}} \right\rfloor\right) \frac{\textit{threadsPerBlock}}{1536} \end{array}$$

SMs and Thread Occupancy

- Limits to occupancy
   How many blocks per SM.
   How much shared-memory per block.
   How many threads per block.
   How many registers per thread.
   Eleviron that the

Occupancy: how many warps are available for the SM

- Figuring it out

nvcc -03 -c --ptxas-options -v examples.cu
The nVidia occupancy calculator: CUDA\_Occupancy\_calculator.xls
But we can do it manually?

Why we care: the SP pipelines have long latencies.
The CUDA approach is to run lots of threads simultaneously to keep the pipelines busy.

### SMs, blocks, and threads - the plot

Each SM has 32K registers – that's 1K registers per SP.

This is another constraint:

 $nblks \le \frac{162}{registersPerThread}$ 

- But only if each warp uses at most 21 registers
- I get 100% occupancy when  $threadsPerBlock \in \{192, 384, 768\}$ , but the CUDA calculator doesn't. I'll have to try some experiments - stay tuned This assumes the grid had enough blocks to keep the SMs busy. A grid with a single block will have poor perform

Occupancy with CUDA 2.1

SMs. blocks, and threads

A SM can have simultaneously execute most 8 blocks.

 $min\left(8, \left| \frac{1536}{threadsPerBlock} \right| \right)$ 

All blocks have the same number of threads.

Thus, a SM can execute at most

- Different GPUs at level CUDA 2.1 have differing numbers of SMs.
  But the SMs all look the same, even for different GPUs.
  CUDA 2.1 SMs
- - UDA 2.1 SMS

    An SM has warps of 32 threads

    An SM can simultaneously execute up to 1536 threads (48 warps).

    An SM has 380 (21<sup>5</sup>) 23-bit registers (128k/bytes, 1K registers/SP)

    An SM has 48K bytes of shared memory.

    An SM can simultaneously execute up to 8 blocks.

    Each block can have up to 1024 threads.

# SMs, threads, and registers

1024

### Hitting the register constraint

What if each thread uses 22 registers?

- 22 \* 48 = 1056 > 1024 → can't run 48 warps
- $|\frac{1024}{25}| = |46.\overline{54}| = 46.$ 

  - [-1992] = [40.54] = 40.

    Can we run 46 warps?

    One block with 46 warps would have 46 + 32 = 1472 > 1024 threads. Not allowed.

    Two block with 23 warps each would each have 736 threads. That should work.
  - But, the plot with the occupancy calculator only shows warp counts
  - that are multiples of 8.
    Have I overlooked another architectural constraint?
  - \* probably
- Let's assume that with 23 registers per thread, the SM can run at most 40 warps simultaneously.
   Then either each thread must have enough instruction-level parallelism to keep the SPs busy.
   Or, we'll see a drop in performance.

# Loop Limitations

- . It takes two or three instructions per loop iteration to manage the
- One to update the loop index
- - One or two to check the loop bounds and branch.

    If do something is only three or four instructions, then 40-50% of the execution time is for loop management.
- If each iteration of do something depends on the previous one
  Then the long latency of the SP pipelines can limit performance.
  Even if we have 48 warps running.

### Loop Unrolling

Have each loop iteration perform multiple copies of the loop body

kernel sh.mem.2 uses 17 registers per thread.
 kernel sh.mem.1 uses 14 registers per thread.
 both kernels use 4024 bytes of shared memory per block.
 neither kernel spills registers to global memory (good).

xtions v '03 - 0 @anagasa...
O bytes gmm
Compiling entry function 'ISshimmenJjilPj' for 'sm\_00'
Function properties for IJShimmenJjilPj
suck fram, 0 bytes spill stores, 0 bytes for the compiling entry function 'IJShimmenJjilPj
compiling entry function 'IJShimmenJjilPj' for 'sm\_00'
Function properties for IMShimmenJjilPj
tack frame, 0 bytes spill stores, 0 bytes spill loads
Used 14 registers, 4096 bytes smem, 56 bytes cmms[0]

```
lobal_myKernel(int m, ...) {
for(int i = 0; i < m; i += 4) {
   do something 1
   do something 2
   do something 3</pre>
```

How many registers does my thread use?

• use the --ptxas-options -v option for nvcc

- More "real work" for each time the loop management code is executed.
- Need to make sure that m is a multiple of four, or handle
- Often, we need more registers


# Unrolling – the plots

and register limits.

Granularity

How much work should a kernel do?

How much work should a thread do?



. Do more work within a kernel: Launching each kernel takes time.

Do less work within a kernel: New kernels allow for changes in block and grid size, and ensure synchronization between threads

Either way: Minimize movement of data to and from the host.

Do more work in a single thread: Fewer chances for memory collisions, easier synchronization, less register contention.

Do less work in a single thread: More potential parallelism, more chance for latency hiding.
 Tradeoff will depend on GPU resources, typically SM block, thread

This example is from last year's HW3, Q1

Where's λ?

Bigger Kernels

- Communication between the CPU and GPU

  - Adminimication Detween the CPU and GPU

    Fornal faunch overhead

    Transfering data between CPU memory and GPU memory

    Is this booked with more recent GPUs that can access the CPU
    memory directly?

    Not really, the data still needs to be transfered.

    And it's one more memory level for the programmer to keep track of.
- Communication between blocks

  - Write global memory and end the kernel.

    Launch a new kernel and read the global memory.

    The same strategy applies if the shape for the required grid changes between phases of a larger computation.
- Communication between warps in a block
   \_\_syncthreads\_\_

- There's a built-in energy cost of the big register file.
   Trade-offs of energy, latency, and parallelism. large numbers of threads.

### Preview

- March 27 April 3: this may change
  March 27: Using Parallel Libraries
  March 29 April 3: Verification of/and Parallel Programs
  April 5: Party: 50<sup>th</sup> Anniversary of Amdahl's Law

# Matrix Multiplication - Algorithms

Mark Greenstreet

CpSc 418 - Mar. 22, 2017

# Outline

- Sequential Matrix Multiplication
- · Parallel Implementations, Performance, and Trade-Offs

Unless otherwise noted or cited, these slides are copyright 2017 by Mark Greenstreet and are made available under the terms of the Creative Commons Attribution 4.0 International Icense

# Objectives

Apply concepts of algorithm analysis, parallelization, overhead, and performance measurement to a real problem.

- Design sequential and parallel algorithms for matrix multiplication.
- Identify bottlenecks and refine algorithms.

- Analyse algorithms and measure performance.

# Matrix representation in Erlang

- I'll represent a matrix as a list of lists. For example, the matrix

is represented by the Erlang nested-list:

- The empty matrix is [].

  This means my representation can't distinguish between a 2 × 0 matrix.

  That's OK. This package is to show some simple examples.

  Thin of claiming it's for advanced scientific computing.

# Sequential Matrix Multiplication

```
mult(A, B) ->
BT = transpose(B),
lists:map(
             fun(Row_of_A) ->
             lists:map(
   fun(Col.of_B) ->
        dot.prod(Row_of_A, Col.of_B)
   end, BT)
end, A).
end, N).

dot_prod(V1, V2) ->
    lists:fold1(
    fun({X,Y},Sum) -> Sum + X*Y end,
        0, lists:zip(V1, V2)).
```

Next, we'll use list comprehensions to get a more succinct version

```
mult(A, B) ->
  BT = transpose(B),
  [ [ dot_prod(RowA, ColB) || ColB <- BT ] || RowA <- A]</pre>
```

# Performance - Modeled

- Really simple, operation counts:

- If both matrices are *N* × *N*, then its  $O(N^0)$ .

  But, memory access can be terrible.

  For example, let matrices a and b be  $1000 \times 1000$ .

  Assume a processor with a 4M L2-cache (final cache), 32 byte-cache lines, and a 200 cycle stall for main memory accesses.


  Observe that a row of matrix a and a column of b fit in the cache. (a total of ~40K bytes).

  But, all of b does not fit in the cache (that's 8 Mbytes).

  - So, on every fourth pass through the inner loop, every read from b
  - is a cache miss!

    Cache miss dominates everything else.
- . This is why there are carefully tuned numerical libraries.

# Performance - Measured



- Cubic of best fit:  $T = (107N^3 + 134N^2 + 173N 32)$ ns
- Fit to first six data points.
- Cache misses effects are visible, for N=1000:
  - model predicts T = 107seconds,
     but the measured value is T = 142seconds

# Tiling Matrices

- Let A, B, and C = AB be 16 x 16 matrices.
- Let A1 = A[1:4,1:16], i.e. the first four rows of A.
- In our Erlang representation,  $\{A1, L\} = \frac{\text{lists.split}}{4} \{A, A\}$ .

  Let A2 = A[5:8, 1:16]; A3 = A[9:12, 1:16]; A4 = A[13:16, 1:16]; and likewise for C1, C2, C3, and C4.
- Big important fact:

$$C1 = A1 B$$
  $C2 = A2 B$   
 $C3 = A3 B$   $C4 = A4 B$ 

In sequential Erlang:

• To make it **parallel**, we compute each of the  $C_I = A_I B$  with a

# Matrix Multiplication, with comprehensions

### Parallel Algorithm 1 in Erlang

% mult(W, Key, Key1, Key2) - create a matrix associated w
% that is the product of the matrices associated with Key1 and Ke
multl(W, Key, Key1, Key2) ->
Nproc = workers:nworkers(W), 

- Performance of Parallel Algorithm 1 Modeled CPU operations: same total number of multiplies and adds, but distributed around P processors. Total time: O(N³/P).
- Communication: Each processors sends (and receives) P-1 messages of size  $N^2/P$ . If time to send a message is  $t_0+t_1*M$  where M is the size of the message, then the communication time is

$$(P-1)\left(t_0+t_1\frac{N^2}{P}\right) = \mathcal{O}(N^2+\lambda P),$$
 but, beware of large constants  $= \mathcal{O}(N^2), \qquad N^2 > P$ 

Note: I'm assuming  $t_0$  corresponds to  $\lambda$ , and that  $t_1$  is roughly the

- Note: I'm assuming  $f_0$  corresponds to  $\lambda$ , and that  $f_1$  is roughly the same as a the time for "typical" sequential operations. Memory: Each process needs  $\mathcal{O}(N^2/P)$  storage for its block of A and the result. It also needs  $\mathcal{O}(N^2)$  hold  $\frac{1}{all}$  of B.

  The simple algorithm divides the computation across all processors, but it doesn't make good use of their combined memory.

# Performance of Parallel Algorithm 1 - Measured



### Using Memory more Efficiently

Note: OpenMP does this kind of parallelization automatically.

Each iteration of the outer-loop multiplies a row of A by all of B to produce a row of A x B.

Each processor sends its blocks of B to all of the the other processors.

Now, each processor has a block of rows of A and all of B. The processor computes it's part of the product to produce a block of rows of C.

Divide A (and B) into blocks.

Parallel Algorithm 1

Main idea: each process works on one "slab" of B at a time.

$$\begin{split} &C[i,j] = \sum_{k=1}^{N} A[i,k] B[k,j], & \text{a dot-product} \\ &= \left(\sum_{k=1}^{N/k-1} A[i,k] B[k,j]\right) + \left(\sum_{k=(N/k)+1}^{N/2} A[i,k] B[k,j]\right) \\ &+ \left(\sum_{k=(N/k)+1}^{3N/k} A[i,k] B[k,j]\right) + \left(\sum_{k=(N/k)+1}^{N} A[i,k] B[k,j]\right) \end{split}$$

- Each process does each of its four summations when it holds the corresponding slab of B.
   Each holds one slap of A for the whole computation.
   Each process only needs to hold one slab of B at at time.
- The algorithm generalizes to having any number of slabs for A and B in the obvious way.

  - Should be "obvious" if I've explained this clearly.
     If it isn't obvious, that's my bad please ask a question.
- Bad performance, pass it on oc Consider what happens with algorithm 2 if one processor,  $P_{abw}$  takes a bit longer than the others one of the times its doing a block multiply.

  •  $P_{abw}$  will send its block from B to its neighbour a bit later than it
  - $P_{\text{slow}}$  will send it's block from B to its neighbour a bit later than it would have otherwise. Even if the neighbour had finished its previous computation on time it won't be able to start the next one until it gets the block of B from
- it won't be able to start use treat time the same and its neighbour Plass.


  Thus, for the next block computation, both Plass and its neighbour will be late, even if both of them do their next block computation in the usual time.

  In other words, tardiness propagates.

  Solution: forward your block to you neighbour before you use it to perform a block computation.

  This overlaps computation with communication, generally a good idea.
  - - idea.
      We could send two or more blocks ahead if needed to compensate for communication delays and variation in compute times. This is a way to save time by using more memory.

# Parallel Algorithm 2 (illustrated)



### Parallel Algorithm 2 (code sketch)

- · Each processor first computes what it can with its rows from A and
- It can only use N/P of its columns of its block from A.
   It uses its entire block from B.
- We've now computed one of P matrices, where the sum of all of these matrices is the matrix AB.
- We view the processors as being arranged in a ring,
   Each processor forwards its block of B to the next processor in the
  - ring.

    Each processor computes an new partial product of AB and adds it
- Each processor computes an new partial product of AB and act to what it had from the previous step.

  This process continues until every block of B has been used by every processor.

# Performance of Parallel Algorithm 2

- CPU operations: Same as for parallel algorithm 1: total time
- Communication: Same as for parallel algorithm 1:  $\mathcal{O}(N^2 + P)$ .

   With algorithm 1, each processor sent the same message to P.
- viuri algorithm 1, each processor sent the same message to P different processors. With algorithm 2, for each processor, there is one destination to which it sends P 1 different messages. Thus, algorithm 2 can work efficiently with simpler interconnect networks. Memory: Each process needs  $\mathcal{O}(N^2/P)$  storage for its block of A, its current block of B, and its block of the result.
- Note: each processor might hold onto its original block of *B* so we still have the blocks of *B* available at the expected processors for future operations.
- Do the memory savings matter?

# Tiling in Real-Life



. Why? If there's time, I'll explain in class

# Summary

- Matrix multiplication is well-suited for a parallel implementation Need to consider communication costs.
- In the previous algorithms, computate time grows as N<sup>3</sup>/P, while communication time goes as (N<sup>2</sup> + P).
- Thus, if N is big enough, computation time will dominate communication time.
- Connection of theory with actual run time is pretty good:
- But the matrices have to be big enough to amortize the communication costs.

# \_\_global\_myKernel(...) { do something

- Unless do something is big, kernel launch takes most of the time
- We can launch a big-grid
- If we have a huge number of array elements than each need a small amount of work, this can be a good idea.

  BUT we're likely to create a memory-bound problem.
- . Or, we can make each thread do many somethings.
- \_\_global\_\_myKernel(int m, ...) {
  for(int i = 0; i < m; i++)
   do something

March 24: Matrix Multiplication in CUDA

Homework: HW4 due at 11:59pm
HW5 goes out
March 27: Using Parallel Libraries
March 29: Introduction to Model Checking

Reading: TBA

March 31: The PReach Model Checker

Reading: Industrial Strength . . . Model Che April 3: Distributed Termination Detection April 5: Party: 50<sup>th</sup> Anniversary of Amdahl's Law

# **CUDA: Matrix Multiplication**

### Mark Greenstreet

CpSc 418 - Mar. 24, 2017

· A Brute Force Implementation



Unless otherwise noted or cited, these slides are copyright 2017 by Mark Greenstreet and are made available under the terms of the Creative Commons Attribution 4.0 International license

### one thread per element of the result

Tiles vs. Slabs

mmult1: brute-force matrix multiplication

} c[i\*n + j] = sum;

Matrix multiplication: each processor (color) has tiles at (i,j) and (j,i).

Parameters of the property of the main diagonal and the stripes.

Rotate B one block to he left, and compute the next set of strips.

After P counts, the computation is done.

Same amount of work (and communication) as the improved slab method from Wednesday,

Other algorithms such as LU-Decomposition

Rows and columns are eliminated from the left and the top.

Tiles provide better load balancing.

onal, and strip

Can compute all products for the main diagr

Tiles vs. Slabs

# Tiles vs. Slabs



.. Model Checking

- Matrix multiplication: each processor (color) has tiles at (i.i) and (i.i) Can compute all products for the main diagonal, and strip

- Can compute all products for me main usegones, en or united to P.
  P.
  Use a reduce to combine results to get the main diagonal and the stripes.
  Rotate B one block to the left, and compute the next set of strips.
  After P rounds, the computation is done.
  Same amount of work (and communication) as the improved slab method from Wednesday.
  Other algorithms such as LU-Decomposition
  Rows and columns are eliminated from the left and the top.
  Tiles provide better load balancing.

# Tiling the computation

- Divide each matrix into m x m tiles For simplicity, we'll assume that n is a multiple of m.
- Each block computes a tile of the product matrix.
   Computing a m × m tile involves computing n/m products of m × m tiles and summing up the results.

# Tiles vs. Slabs







- Matrix multiplication; each processor (color) has tiles at (i.i) and (i.i).
- Can compute all products for the main diagonal, and strip
- P.

   Use a reduce to combine results to get the main diagonal and the stripes.

   Rotate B one block to the left, and compute the next set of strips.

   After P rounds, the computation is done.

   Same amount of work (and communication) as the improved slab method from Wednesday.

   Stripport of the substitution of the left and columns are eliminated from the left and the top.

   Rows and columns are eliminated from the left and the top.

#define TILE.WIDTB 16
...global.mmult2(float \*s, float \*b, float \*c, int n) {
 float \*s\_cove = a + (blockDim.yvblockIdx.y + threadIdx.y)\*n;
 float \*b\_coi = b + (blockDim.xvblockIdx.x + threadIdx.x);
 float sum = 0.0;
 for (int kl = 0; kl < gridDim.x; kl++) { % each libroduct
 for (int kl = 0; kl < gridDim.x; kl++) { % within each tile
 k = kl\*blockDim.x + kl;
 sum + a\_row[k] + b\_coi[n\*k];
 }
 sum + a\_row[k] + b\_coi[n\*k];
}</pre>

c[ (blockDim.y\*blockIdx.y + threadIdx.y)\*n + (blockDim.x\*blockIdx.x + threadIdx.x) ] = sum;

int nblks = n/TILE\_WIDTH;
dim3 blks(nblks, nblks, 1);
dim3 thrds(TILE\_WIDTH, TILE\_WIDTH, 1);
matrixMult<<<blks,thrds>>>(a, b, c, n);

A Tiled Kernel (step 1)

Launching the kernel:

# A Tiled Kernel (step 2)

# = 0.0; = 0; k1 < gridDim.x; k1++) { % each tile pr r][tc] = a\_row[TILE\_WIDTH\*k1 + tc]; r][tc] = b\_col[n\*(TILE\_WIDTH\*k1 + tr)]; \_syncthreads(); for(int k2 = 0; k2 < blockDim.x; k2++) { % within each tile sum += a\_tile(tc)(k2) \* b\_tile(k2)(tc);</pre> syncthreads(); (blockDim.y\*br + tr)\*n + (blockDim.x\*bc + tc) ] = sum

# Performance of mmult2

- T(1024) = 0.027s; T(2048) = 0.214s; T(3072) = 0.742s;
- T(4096) = 1.73s

# Performance issues for mmult2

- The "checklist"
- Are global memory accesses coalesced?
- What is the CGMA?
- . Do we have shared memory access conflicts?
- What is the warp-scheduler occupancy?
- How many registers per thread?
   How many threads per block?
   How much shared memory per block?
- How much "other stuff" does each thread perform for each floating point

# Tiling is good for more than just matrix multiplication

- Other numerical applications:
  LU-decomposition and other factoring algorithms.
  Hafrix transpose.
  Finite-element methods.
  Many, many more.
  A non-numerical example: revsort % To sort  $N^2$  values, arrange them as a  $N \times N$  array. repeat  $\log N$  times { sort even numbered rows left-to-right sort odd numbered rows right to left. sort columns top-to-bottom.

  - We can get coalesced accesses for the rows, but not the columns
     Cooperative loading can help here e.g. use a transpose.

The term "computer" has been used for centuries to refer to a person performing mathematical calculations according to a fixed

person performing mathematical calculations according to a fixed set of rules.

One of the earliest electronic general purpose computers (1946) was the Electronic Numerical Integrator and Computer (ENIAC) designed primarily to calculate artillery firing tables for the US Army.

High level programming language and compiler development was

spurred by Fortran ("formula translator") starting in the mid-1950s.

IEEE standard for floating point arithmetic (IEEE 754) now provides a common, reproducible and robust format across virtually all computing platforms.

and CUBA CPSC 418 - March 27, 2017 2 / 15

Turing Award for 1989 went to William Kahan for his work "making"

the world safe for numerical computations."

Numerical calculation has been a key application since the

### Summary

operations.

'subprograms"

- · Brute-force matrix multiplication is limited by global memory handwidth
- Using tiles addresses this bottleneck:
- Using tiles addresses this bottleneck:
  Load tile into shared memory and use them many times.
  Each tile element is used by multiple threads.
  The threads cooperate to load the tiles.
  This approach also provides memory coalescing.
  Other optimizations: prefetching, double-buffering, loop-unrolling.

Many numerical algorithms are designed around linear algebra

By late 1960s it was common in the numerical computing

ACM-SIGNUM project 1973-1977 set out to design what we would now call a common API to these most common routines.

Design process and outcomes documented in a series of papers in ACM Trans. Mathematical Software (ACM-TOMS):

► Lawson et al., "Basic linear algebra subprograms for Fortran usage; ACM TOMS 5(3): 308-323 (Sept. 1979).

► Dongarra et al., "An Extended Set of FORTRAN Basic Linear Algebra Subprograms," ACM TOMS 14(1): 1-17 (March 1988).

► Dongarra et al., "AS et of Level 3 Basic Linear Algebra Subprograms," ACM TOMS 16(1): 1-17 (March 1990).

► Blackford et al., "Al Dotfact Set of Basic Linear Algebra Subprograms," ACM TOMS 28(2): 135-151 (June 2002).

Design process and outcomes documented in a series of papers

community to implement these operations as separate

- First, identify the critical bottleneck.
   Then, optimize. These ideas apply to many parallel programming problems:
  - When possible, divide the problem into blocks to keep the data local.

  - local.

    Examples include matrix and mesh algorithms. The same approach can be applied to non-numerical problems as

### CS 418 - Mar. 24, 2017 9 / 12

Linear Algebra Libraries and CUDA

Mark Greenstreet & Ian M. Mitchel CPSC 418 - March 27, 2017

Levels of BLAS

- Why?
- BLAS
- Using BLAS (in general) Using BLAS (on CUDA GPUs)

sum, dot product, etc.)

Other numerical libraries co 0 Uniess otherwise noted or clied, these slides are copyright 2017 by Mark Greenstreet 8 Ian M. Mitche and are made available under the terms of the Creative Commons Attribution 4.0 International Processing Commons Attribution 4.0

BLAS specification consists of operations at one of three "levels":

BLAS-2: Matrix-vector operations (matrix-vector product, triangular solves)

BLAS-3: Matrix-matrix operations (matrix-matrix product.

Decyphering BLAS Function Arguments (part 1) Consider matrix product  $C = \alpha A^{op} B^{op} + \beta C$  implemented by

► [Lawson et al, 1979].
 ► Performs O(n) operations on O(n) data.

▶ [Dongarra et al, 1988].
 ▶ Performs O(n²) operations on O(n²) data.

triangular solves with multiple right-hand sides)

[Dongarra et al, 1990]. Performs  $\mathcal{O}(n^2)$  operations on  $\mathcal{O}(n^2)$  data

chlas.agemm(enum blas.order.type layout, enum blas.trans.type transs, enum blas.trans.type transs, int m, int n, int x, float alpha, float +b, int lda, float +b, int ldb, float +c, int ldc,

• layout specifies either column-major or row-major.

m, n, k specify matrix sizes: A is  $m \times k$ , B is  $k \times n$ , C is  $m \times n$ .

Some implementations may require pass by reference

transa specifies whether to use A, A<sup>T</sup> or A<sup>H</sup>.

alpha and beta specify scalar multipliers.

► Same for transb and B.

BLAS-1: Vector-vector operations (scalar vector product, vector

Once Upon a Time...

earliest days of computing.

- Types of Operands • Provides for either "single precision" or "double precision" floating
  - point arithmetic.
  - Support for complex variables (real + imaginary components).
     Note that BLAS does not mandate IEEE FP standard: Definition of precision depends on the platform.
- Initial versions focused on dense or banded matrices.
- Special cases for symmetric, Hermitian (complex version of symmetry) or triangular form.

   Extended in [Blackford et al, 2002]:

  - Sparse matrices.
     Extended and mixed precision arithmetic. A number of new routines whose importance was discovered during implementation of LAPACK:
- Commonly used operations, such as matrix norm.
   Slight generalizations of existing routines.
   Perform two existing routines in a single call to reduce memory traffic Many other extensions / implementations have been described.

a is a pointer to array for A and 1da is the distance between the

start of consecutive columns (for column-major) or rows (for row-major).

Decyphering BLAS Function Arguments (part 2)

Consider matrix product  $\mathbf{C} = \alpha \mathbf{A}^{op} \mathbf{B}^{op} + \beta \mathbf{C}$  implemented by

chlas\_agemm (enum blas\_order\_type layout, enum blas\_trans\_type transa, enum blas\_trans\_type transb, int m, int n, int x, float alpha, float ipha, float beta, float beta, float tot, int lde,

► Same for b, 1db and B. ► Same for c, 1dc and C

### Fortran? Are You Kidding Me?

Linear Algebra is Everywhere

- At the time of the initial design of BLAS, Fortran was by far the
- dominant language of numerical computing.
- ► The FORTRAN 77 standard had just been adopted ► (the first BLAS definition was non-conforming.)
- . Many limitations and idiosyncracies can be avoided, such as:
- Only Fortran bindings.
   ALL CAPITAL LETTERS for symbols. Static allocation of arrays.
   1-based indexing.
- Some Fortran features remain in some implementations, such as:
  - Function names and arguments are incomprehensibly short.
     Column-major ordering of data in matrices.
     Arguments are pass by reference (even some scalars).

# What's with the 1d\* Arguments?

- . BLAS routines allow for data which is not stored continuously. • These 1d\* arguments are called the stride. · For vectors, striding allows access to rows or columns of a matrix.
- Consider the data in an m × n column-major matrix.
   A column has stride 1 and length m.
   A row has stride m and length n.
- For matrices, striding allows access to submatrices; for example, Consider the data in an  $m \times n$  column-major matrix a. • We want the  $p \times q$  block starting at row i and column j. • Data starts at £a [i + j \* m]
- Data has size p by q. Data has stride m.

- Brute-force performance

  - Frute-force performance

    Not very good each loop iteration performs

    Two global memory reads.

    One fused floating-point add.

    Four or five integer operations.

    Global memory is slow

    Long access times.

    Bandwidth shared by all the SPs.

    This implementation has a low CGMA

    CGMA = Compute to Global Memory Access ratio ≈ 1/2.

    Performance should he:
  - Performance should be:

  - Performance should be: a symptotics:  $O(N^3)$  wall-clock:  $\sim \alpha N^3$  with  $\alpha$  determined mainly by global memory bandwidth.

    measured:  $T(1024) \approx 0.0986$ ;  $T(2048) \approx 0.797s$ ;  $T(3072) \approx 2.7s$ ;  $T(4096) \approx 6.3$ s.  $N^2/T(N) \approx 11$ , ins -1e, about  $20 \times 10^3$  multiply-adds per second. Well below GPU peak floating point capacity. Demonstrates global memory bandwith bortleneck (with a little help from the on-chip caches).





- essor (color) has tiles at (i,j) and (j,i) Matrix multiplication: each proce nal, and strip Can compute all products for the main diag-

- P.
  Use a reduce to combine results to get the main diagonal and the stripes.
  Rotate B one block to the left, and compute the next set of strips.
  After P rounds, the computation is done.
  Same amount of work (and communication) as the improved slab method
  from Wednesday.
- from Wednesday.

  ther algorithms such as LU-Decomposition

  Rows and columns are eliminated from the left and the top

  Tiles provide better load balancing.

- In (4096) = 1.73s.
   Still cubic in N, of course.
   N<sup>0</sup>/T(N) ≈ 40/ns about 40 billion multiply-adds per second.
   About four times faster than mmult1.

# Preview

- March 27: Using Parallel Libraries

  March 29: Introduction to Model Checking
  Reading: Protocol Verification as a Hardware Design Aid

  March 31: The PReach Model Checker

  Poorting: Industrial Strength Model Checking
- Reading: Industrial Strength . . . Model Check
  April 3: Distributed Termination Detection
  April 5: Party: 50<sup>th</sup> Anniversary of Amdahl's Law

- Authors and contributors anticipated many benefits:
- Encourages "structured programming": Modularization of common code sequences
- Code will be more self-documenting: Other programmers will recognize the subprogram names.
- Subprograms can be coded by experts to deal with "algorithmic and implementation subtleties."

Code becomes portable while still maintaining efficiency.

- Decypering BLAS Function Names Function names in BLAS follow a pattern.
- Often a prefix, such as BLAS\_ or cblas.
- s: single precision.
   d: double precision.
- axpy: ax plus y.mm: matrix multiply.

# ► BLAS\_SAXPY (): Fortran single precision vector summation. ► cblas\_dgemm (): C double precision dense matrix product.

# CUDA and BLAS

- Allocate memory using cudaMalloc().
  Copy data from host to GPU using cublasSetVector() or
- Release memory using cudaFree().

  Release hardware resources using cublasDestroy().
- ► Copy data from GPU to host using cublasGetVector() or

- CS 418 Mar. 24, 2017 12 / 12 Basic Linear Algebra Subprograms (BLAS)
- Subprograms can be coded in assembly to improve efficiency, and if the majority of computational effort is within the subprograms that will significantly benefit the whole application.
- While the details may differ, similar benefits still accrue today
- One character to denote data type; for example:
- Operations involving a matrix add two characters to denote matrix type; for example: ge: general dense matrix.
   tb: triangular banded.
- Short mnemonic string to denote operation; for example
- Put them all together:
- raries and CUDA CPSC 418 March 27, 2017 8 / 15
- The cuBLAS library provides an API for running BLAS routines on CUDA GPUs
- ▶ Initialize the cuBLAS library and allocate hardware resources using

- Example(s)

### Notes on cuBLAS

- · Always uses column-major ordering
- So be careful with data layout
- Always uses 1-based indexing.
- Usually irrelevant since you do not index into arrays
- All cuBI AS code is called from the host.

- You do not write any kernel code. You do not have to worry about grids, blocks, shared memory,  $\dots$
- Need to link against cuBLAS library.
- ► Check that environment variable LD\_LIBRARY\_PATH includes CUDA library directory.

  ► (/cs/local/lib/pkg/cudatoolkit/lib64 on linXX)
- machines.)
  Add -lcublas to compile command.

while(true) {
 non-crifical code
 flag[0] = true;
 while(flag[1]) {
 if(turn != 0) {
 flag[0] = false;
 while(turn != 0);
 flag[0] = true;
 }

}
critical section
turn = 1;
flag[0] = false;

A Brief History of Model Checking

Brute force mmult1 achieves ~ 13 GFLOPS.

Brute force mmult1 Tiled mmult2<sup>†</sup>

(†lan's tiled implementation mmult2 is buggy.)

Efficiency of cuBLAS

Dekker's Algorithm

section at any given time.

thread 0:

# Matrix product example from 2017-03-24 lecture (in seconds):

 1024
 2048
 3072
 4096

 0.079
 0.648
 2.190
 5.152

 0.027
 0.208
 0.724
 1.690

 0.007
 0.052
 0.176
 0.421

chile(true) {
 non-critical code
 flag[1] = true;
 while(flag[0]) {
 if(turn != 1) {
 flag[1] = false;
 while(turn != 1);
 flag[1] = true;
 }
}

} critical section turn = 0; flag[1] = false;

Problem statement: ensure that at most one thread is in its critical

- \_sgemm achieves ~ 160 GFLOPS.

- Linear Algebra PACKage (<u>LAPACK</u>).
- Implements the more complex linear algebra operations.
   Designed to call BLAS for basic computational steps.
- For your CPU:

Other Numerical Libraries

- Intel's Math Kernel Library (MKL) implements core functions from BLAS, LAPACK, FFTs, etc.
  Automatically Tuned Linear Algebra Software (ATLAS) generates a BLAS library tuned to a machine's memory hierarchy.
- Many other accelerated libraries available for CUDA devices.
- For example: cuFFT, cuSPARSE, cuRAND, cuDNN, MAGMA (supports LAPACK), . . .

You are almost always better off learning to use the library.

<u>Dijkstra (Turing Award 1972),</u>
 <u>presented the algorithm, with a proof</u> in 1965.
 We'll use it as an example for model-checking:

col Verification as a Hardware Design Aid

vel in ser if as an examine for mode-creaking.

Construct a finite-state machine model of the algorithm.

Determine the set of reachable states.

Verify that all reachable states sailisty mutual exclustion.

We could check other properties as well:

\* For example, freedom from starvation: show that if a proceating the properties as well were trained by the country of the properties as well.

Is Dekker's algorithm correct?

### Model Checking

Mark Greenstreet

CpSc 418 - Mar. 29, 2017

- Motivation
- Today's paper
- Applications of Model Checking

Modeling Dekker's algorithm

Unless otherwise noted or cited, these slides are copyright 2017 by Mark made available under the terms of the Creative Commons Attribution 4.0

# Model-Checking: Motivation

- What is "model checking"?
   Construct a "model" for a piece of hardware or software typically a
- Offsation a moder on a prece or incrower or soliware typically a finite-state machine.

  Give a precise, mathematical definition of properties that the design is supposed to have.

  Show that that model satisfies the specification.

  For example, find all reachable states of the model.

  Show that every reachable states astisfies a desired property for example, the property for example, the property for example.

- Why use model checking?

  - Find bugs.
    Hardware bugs are very expensive.
    Software bugs are very common, but
  - Finding bugs in concurrent software is hard.
     The challenges of finding bugs motivates usi approaches.
- A simple example: Dekker's Mutual Exclusion algorithm

# Model Checking Dekker's algorithm

- · Represent each state with 9-bits:
- three for flag and turn

  I'll show a simple python version that uses python tuples Pseudo-code:
- eudo-code: initialState = (1,1,0,0,0); // (bcd, loc1, flag0, flag1, turn) workList = queue(); // initially empty knownStates = set(); // initially empty workList.insert(initialState); while len(workList) > 0: s = workList.emoveWeakt(); s = workList.removeneat,,
  for s' in next\_states(s):
   if s' not in knownStates:
   check s' for mutual exclusion,
   add s' to workList and knownSt
- Model-checking finds 48 reachable states for Dekker's algorithm and verifies mutual exclusion.

 $mur\varphi$ : a guarded command language

• In  $\max \varphi$  a guarded command is called a rule and is written: rule  $guard \Rightarrow action$ 

Rules may be quantified using the Ruleset construction:

When guard is satisfied, action may be performed.

Example: rule ((loc[0] == 3) and flag[1]) => loc[0]

Proposed by Clarke and Emerson (1981) and independently by Sifakis (1982).

See http://en.wikipedia.org/wiki/Dekker's\_algorithm.

- They shared the 2007 Turing Award.
   Their approach was essentially the one described above.
   Symbolic methods introduced by McMillan (1987) using binary-decision diagrams, a DAG representation of boolean
- Widespread adaptation of model-checking for hardware design took place in the 1990s and continues today.

  The murφ model checker is a landmark in this work.
- Model-checking of software is now gaining industrial acceptance
- Based on "predicate abstraction" methods of Clarke and Grumberg, and independently Ball.
   Enabled by advances in boolean SAT solvers and interpolation-based model checking (McMillan).

# They implemented a model the deer. This included defining a modeling language so that protocols can be descrand clearly their approach to two protocols from real designs in industry. It has papied their approach to two protocols from real designs in industry.

Model checking today

Today's Paper

ne paper convincing?

Yes: they showed that they could check important properties of two "down scaled protocols.

No: the protocols seem down-scaled to the edge of being trivial.

20/20 hindsight: Definitely! Model-checking methods have evolved and matured are now widely used in industry to both hardware and sothware.

Protocol verification as a Hardware Design Ald Mark's standard five questions:

What problem does the paper address?

Hardware designs consist of large blocks that communicate using protocols. Mistakes in the protocol design can cause subtle errors that only occur in rare corner cases. Such errors are hard for flow thraditional simulation.

What is the key idea in the paper?

Use model checking to echasisely verify small versions of the design.

How do the authors validate their idea?

- Any other comments?
   Glad you asked. See the rest of the lecture

- Lots of progress on handling larger models:
  - Symbolic methods
     Exploit common model properties: symmetry, commuting-actions,
  - verifiable abstraction
     Moore's law: faster machines, larger memories.
     Parallelism (Friday's lecture)
- Applications
- An essential part of cache-protocol design. Used in many other

- An essential part of cache-protocol ossign. Used in many other aspects of hardware design as well.
   Software: Microsoft uses model checking to verify that driver code conforms to kernel usage rules.
   Software: Amazon uses model-checking to verify protocols used in their cloud services.
   Many others.

April 5: Party: 50<sup>th</sup> Anniversary of Amdahl's Law

Review

# Process: scalarset(2); ruleset i: Process do (loc[i] == 3) and flag[l-i] => loc[i] := 4 end

### A program defines a fixed set of rules.

- Toss all the rules in a bag.
  Repeat indefinitely:
  Pick a rule from the bag.
  If it's guard is satisfied, perfo
  Put the rule back in the bag.

murφ: execution model

## · For verification: an "adversary" picks the rules from the bag

Industrial Strength, Parallel Model Checking

Mark Greenstreet

CpSc 418 - Mar. 31, 2017

Unless otherwise noted or cited, these slides are copyright 2017 by Mark Greenstre made available under the terms of the Creative Commons Attribution 4.0 Internation

form it's action.

### Mark's Five Questions: 1-3

- What problem does the paper address?
   Model checking of real problems in industry requires the combined memory of many machines. Existing implementations of parallel model checkers failed to successfully run on real examples. A robust, distributed, parallel model checker is needed.

CS 418 - Mar. 29, 2017 12 / 13

- robust, distributed, parallel model checker is needed.

  What is the key idea in the paper?

  Combine mur, and Erlang.

  Use the existing mur\_c code to implement the computationally intensive part of the code.

  Use Erlang to hardle the communication and coordination between worker processes.

- How do the authors validate their idea?
   They implemented a model checker.
   They performed experiments to identify robustness issues and performance bottlenecks. They implemented solutions to these problems.
  They used the PReach model checker on several benchmark
  - examples and some real designs from Intel

- They set new conclusions to the control of the cont
- Any other comments?

CS 418 - Mar. 31, 2017 2 / 17

### Model Checking: the algorithm

I'll add some review questions.

### How can we make this algorithm parallel? Where does the code spend most of the time?

# Model Checking: the algorithm

 A Parallel Algorithm for Model Checking Implementing a Parallel Model Checker Summary, Preview, & Review

The Big Five

### How can we make this algorithm parallel?

Where does the code spend most of the time? next\_states(s)

# Model Checking: the algorithm

# How can we make this algorithm parallel?

- Where does the code spend most of the time? next\_states (s)
- What are the dependencies?

# Model Checking: the algorithm

- Where does the code spend most of the time? next\_states (s)
- What are the dependencies?
  - As written, the code is very sequential.
     BUT, the correcteness of the algorithm does not depend on the order in which states are removed from workList.

# Model Checking: the algorithm

initialState = ...;
workList = queue() // initially empty
workList = queue() // initially empty
workList.insert(initialState);
while len(workList) > 0:
 s = workList.renowNext();
 check of ormulae exclusion;
 for s' in next.states(s):
 if s' not in knownStates:
 add s' to workList and knownS

### How can we make this algorithm parallel? Where does the code spend most of the time? next\_states(s)

- What are the dependencies?
- What uses most of the memory?
- As written, the code is very sequential.
   BUT, the correcteness of the algorithm does not depend on the order in which states are removed from workList.

# Model Checking: the algorithm

How can we make this algorithm parallel?

### Where does the code spend most of the time? next\_states(s)

• What are the dependencies?

What uses most of the memory? knownStates and workList

- As written, the code is very sequential. BUT, the correcteness of the algorithm does not depend on the order in which states are removed from workList.

# Making it Parallel

- Divide knownStates and workList across the worker processes? How?

   Sending each new state, s' to every worker is a bad idea. Why?

   We'll use hashing instead: send state s' to worker process a Divide kno
- . Each worker maintains knownStates for the states that hash to the worker process.

  Each worker adds each new state it receives to knownStates
  - Each worker processes the states on its own worklist.

# thread 0: code

- thread 0: state machine flag[0] = tr while(flag[] flag[1] critical flag[0]=0 12 tur
- Each process has six control I locations
- There are three global boolean variables: flag[0], flag[1], and This produces a total of 6<sup>2</sup> · 2<sup>3</sup> = 288 possible states
- We want to show that no reachable state has both processes in location 10, the critical section.
- Overview of the paper
- How does model the hardware? murφ: a quarded command lang
- How do we state the properties to be verified?
- How do we perform the model checking?
- Compile the murp program to C++.
   Link with an efficient implementation of a model checking algorithms like the one in dekker\_mc.py.
   Run the model checker to either verify the properties or report counter-examples.

# Preview

- March 31: The PReach Model Checker
- Reading: Industrial Strength ... Model Checking

  April 3: Distributed Termination Detection

# CS 418 - Mar. 29, 2017 13

- Mark's Five Questions: 4-5 Is the paper convincing?
  - Yes: they showed that they could check properties of real designs.
    They set new records for model-size for explicit-state model
- - orner comments?
    PReach lacks a crash-recovery mechanism.
    PReach doesn't take advantage of having multiple cores on a single CPU: This would require revising the base mury code to create shared state tables, etc.

## How can we make this algorithm parallel?

Parallel Model Checking: the Pseudo-Code

# modelCheck(KnownStates, WorkList) -> receive S when member(S, KnownStates) -> % already s modelCheck(KnownStates, WorkList); S -> modelCheck(add(S, KnownStates), add(S, WorkList)) add(S, WorkList)) after 0 -> case WorkList of [] -> is\_severyone\_else\_done(); [S | Ti] -> [owner(S') ! S' || S' <- next\_states(S)], modelCheck(KnownStates, Ti)</pre>

- $\bullet$  See Parallelizing the  $\mathit{mur}\varphi$  model checker, U. Stern and D.L. Dill.

### Parallel Model Checking: Performance Analysis From Algorithm to Industrial Adaptation Erlang for high-performance computing (really) Memory A sequential implementation of the model checking algorithm The worklist is the dominant use of memory (in practice) requires $\mathcal{O}(SR)$ time, where S is the number of reachable states. requires $\mathcal{O}(SP)$ time, where S is the number of reachable states, and R is the number of rules. • A parallel implementation requires $\mathcal{O}(SR/P)$ compute time, and sends worst-case $\mathcal{O}(SR)$ messages. • In practice, the average number of successors of each state (i.e. the degree of the state-graph) is relatively small. If we assume this is a small constant, then we get $\mathcal{O}(S)$ messages. • Consider the case where each worker process generates σ new successor states, a', per second. • These are send to the other processes uniformly at random (if we have a good hash function). • Half of these messages cross the bisection of any network. • That means we need a bisection bandwidth of σ/P/2. • If we scale this algorithm to a large enough number of processors, network bandwidth will be the limiting constraint. • This is a common performance pattern in parallel computing. Why? The worklist needs complete state descriptions. The known-state set can use much smaller hashes. Solution: store the worklist on disk. What is needed for real-world verification? and R is the number of rules. Lots of memory: Memory and time are both concerns for model checkers, but memory tends to be the more critical concern. A parallel implementation offers the combined memory of a large number of machines. Use existing C++ code for murφ. It has been carefully optimized – it's fast. It has been widely used over the past 25 years – it's robust. Disks are slow – is this crazy? It works just fine because we can access the worklist in any order. Keep a large piece of the worklist in main memory. If the in-memory work list grows too large, then copy a large chunk It has been widely used over the past 25 years – it's role Use Erlang to make it parallel Erlang handles the communication between processes The code is simple: it works and it's flexible. Erlang can call the C++ functions: The compute intensive part is done in C++ The Erlang code is not a serious bottleneck. Robustness: Simple architecture and re-use stable, well-exercised code. Prevent "overwhelm and crash". Load balancing. It the in-memory work list grows too large, then copy a large or to disk. If the in-memory work list becomes too small, then read a large chunk from disk. The disk reads and writes can be performed asynchronously. See Using magnetic disks ... in the mur<sub>V</sub> model checker, U. St and D.L. Dill. Flexibility: Solve problems that other tools cannot In particular, liveness properties such as "response". Storing the known-state set on disk is much less practical because it's a random-access structure. Batching Messages Overwhelm and Crash Credits Load Balancing ngers of using Erlang for high-performance computing Preventing "overwhelm and crash" If we send each new state, s', one at a time to its owner process, communication overhead dominates the run time. Not all processes have the same amount of work, and they don't all run at the same speed. • The Erlang in-box is a list. • Key lesson: pay attention to $\lambda.$ • The Erlang code maintains a separate buffer for each worker Newly received messages are prepended to the list. A receive gets the oldest message that matches a pattern of the Drain the inbox into another buffer whenever possible This can lead to idle processors Solution: Maintain a credit system receive. This means that the time for receive is linear in the number of pending message. This leads to a performance catastrophe This leads to a performance catastrophe Solution: Processes include the length of their worklist in their messages to other workers. If a worker has a short worklist, it asks for half of the worklist of the worker with the longest worklists. This is a very coarse-grained approach Department processes detailed because the processes. intain a credit system When a process X sends a message to process Y, X decrements its credit-count for Y. If the credit-count is 0, X waits to send its message. When Y moves a message from X out of its inbox, it sends a credit back to X. Of course, these messages are piggy-backed on the new-state messages. rocess Add states that should be sent to that process to the buffer until we have enough. Then send them as a batch. A process that is running low on work sends requests to the other workers to ask them to flush their buffers. These flush requests are bundled with state batches to avoid extra If a process gets slightly behind, its inbox will fill a little more than This means that a process that falls behind will slow down, and its inbox will fall even more. Eventually, the process crashes. PReach makes no effort to keep worklist lengths equal. The coarse-grained approach requires very few messages: avoid Erlang makes the communication architecture simple and easy to The performance is very good. Flexibility Termination Summary Preview The Erlang code for PReach is simple. The version described in the paper is about 1000 lines of code. This makes PReach a flexible platform for experiments: Checking response properties: e.g. every request is eventually granted. Exploiting symmetry: there are times we can verify a protocol for two or three nodes and conclude with certainty that it is correct for any number of nodes. And others. Applications: PReach shows how the ideas from this class can be used to build real-world, high-performance, large-scale, parallel systems. How do we know when we're done? Well, times up for this lecture. Lessons learned: essons learner: Eflang is a great environment for building large-scale, parallel/distributed code. Use the C/C++ call interface to use native C/C++ code for the compute intensive parts of the code. Eflang provides three such interfaces! Watch out for overwhelm and crash I lyou're going to send a lot of messages, you need some kind of flow control mechanism. April 3: Distributed Termination Detection April 5: Party: 50<sup>th</sup> Anniversary of Amdahl's Law More seriously, in PReach we need to know when When every worker process has an empty worklist, And there are no messages in flight. Applications: Used by Intel architects when exploring protocols for on-chip Both conditions must hold at the same time Used to yi mer archinects and universities. Used in other companies and universities. It's been run on hundreds of machines with models of hundreds of billions of states. Symbolic methods are faster than PReach for safety properties (showing that the model never reaches a bad state) PReach is faster for handling liveness properties: showing that some condition will eventually be satisfied. Review: for today's lecture Review: for March 29 lecture Parallel Algorithms 1 Course Summary To make a parallel implementation of a computation, we often need to identify a set (or many set(s)) of operations that can be performed in any order. map, reduce, and scan: simple patterns Mark Greenstreet Easy to parallelize. Learn to recognize when a problem can be solved by these simple methods. What is model checking? For model checking, what set of operations did we find that can be • What is mutual exclusion? performed in any order? Does this exactly replicate the sequential version, or does it perform an equivalent computation? Same questions as above, but for reduce. Scan? Sorting? Matrix multiplication? How does the model checker presented in the March 29 slides show that Dekker's algorithm guarantees mutual exclusion. CpSc 418 - Apr. 5, 2017 sorting networks oblivious computation: the control flow doesn't depend on data values. Describe the role of the knownStates and workList data . The things we have done: oblivious algorithms are good candidates for parallelism because we can determine the control flow in advance. This lets us identify the data dependencies, and find a parallel Why did slow processes in PReach tend to become structures in the model checking algorithm. • What is a guarded command? parallel algorithms parallel architectures parallel performance parallel paradigms catastrophically slower? What was the solution? What is load balancing? Compare the load balancing mechanisms of PReach and Google's map-reduce. ullet Write a $\min arphi$ rule for another statement from Dekker's algorithm. The 0-1 principle Bitonic sorting: it's merge sort with an oblivious merge. Is Erlang suitable for large-scale, high-performance, parallel computing? Why or why not? and the things we have left undone An exam, but first, a party. (e) Unless otherwise noted or cited, these slides are copyright 2017 by Mark Gremade available under the terms of the Creative Commons Afribusion 4.0 Inter Parallel Algorithms 2 Parallel Architectures Parallel Performance Parallel Programming Paradigms Matrix operations matrix multiplication dividing the matrix into b pipelining and instruction level parallelism pylemini gan un isukuon reev pa laantesin shared memory multiprocessors Know what a cache coherence processor Know what a cache coherence recusive writer. Explain the idea of shared-reader or exclusive writer. Be able to point out that real cache coherence protocols aren't as "consistent" as the simple (e.g. MESI) model from class. Dividing the matrix into blocks Analysis of the compute and communication costs. BLAS and cuBLAS: use a library when you can! Communication costs are critical to understanding parallel performance This is true across all parallel architectures. · Message passing: Erlang Map-Reduce Overheads and losses Communication, synchronization, extra memory, extra computation Idle processors, resource contention, non-parallelizable code Data Parallel: CUDA message passing architectures Rings, tori, hypercubes Latency, bisection width. We've mentioned shared-memory.

- del checking

  We only had two lectures on the topic and no HW.

  Won't ask any detailed questions, but if there might be some
  high-level questions with one sentence answers in the review
  questions, in which case similar questions could be on the exam.

  Know what model checking is: verifying properties of a hardware of
  software design, using a finite-state-machine model, finding the
  reachable states.

  The idea of distributing work by hashing values and sending each
  to its owner process.
  - to its owner process
- data parallel architectures
- SIMD (and SIMT)

- instruction execution: why so many threads GPU memory hierarchy

- Speed-up and Amdahl's Law.
- Understanding real world performance requires experiments and measurements.

### ... and the things we have left undone

- More paradigms and programming frameworks
- shared memory: Java threads, pthreads. futures: e.g. Scala MPI and OpenMP (for scientific computing) many big-data, machine-learning, and scientific computing frameworks
- Do a bigger project.
- Do a brigger project.
   The good news:
   You've got what you need to lean new paradigms, new frameworks, and take on realistic projects.
   From my experience with research projects that have moved into industry in the past few years, you've got the critical knowledge and ckille.
  - skills.

    Writing industrial-strength, parallel-code with good performance is still more than a homework assignment, but when my students have done it, they've built on the foundation you now have.