## CPSC 313, 04w Term 2— Final Exam

Date: April 21, 2005; Instructor: Mike Feeley

This is a closed book exam; no notes; you may use calculators to perform simple arithmetic calculations. Answer in the space provided; use the backs of pages if needed. There are 14 questions on 11 pages, totaling 100 marks. You have 2 hours and 50 minutes to complete the exam.

NAME:	<b>SCORE:</b> / 100
STUDENT NUMBER:	
1. (20 marks) Short answers.	
<b>1a.</b> Explain the following parts of a UNIX process' address space, by giving a that is stored in each of these parts:	an example of one thing
.text:	
.data:	
.bss:	
heap:	
stack:	
1b. What does a call instruction do that a jmp instruction does not?	
<b>1c.</b> What is a <i>jump table</i> and what C-language control structure is typically im	nplemented by one?
<b>1d.</b> A pipelined CPU can deal with hazards by introducing pipeline bubbles. eliminates bubbles for some <i>data hazards</i> and one for some <i>control hazards</i> .	List one technique that

<b>1e.</b> Why are the sizes of cache blocks and sets powers of two?
<b>1f.</b> Briefly, how do caches seek to exploit <i>spatial locality</i> to improve performance?
<b>1g.</b> What is the main difference between <i>interrupts</i> and other types of exceptions such as traps and faults?
<b>1h.</b> In terms of their implementation, what is the main difference between a procedure call and a switch between two user-mode threads (i.e., implemented by setjmp and longjmp).
1i. Virtual memory replacement is based on LRU, but set-associative cache replacement is random. List two differences between these two problems that justify the different solutions.
1j. Give one benefit and one drawback of inverted page tables.

**2.** (3 marks) The following assembly language was generated by the x86 C compiler from a simple control structure and a few additional statements.

```
testl %edx, %edx
je .L7
.L5: addl %eax, %eax
decl %edx
jne .L5
.L7:
```

Give the simplest C program that could have produced this assembly language.

**3.** (7 marks) Compile this C procedure into x86 (or y86) assembly language. Give both the .text and .data sections. You can use ".skip <number-of-bytes>, 0" to allocate space for variables. Be sure to include the prologue and epilogue. **Comment your code.** 

```
int g[4,3];
int foo (int i, int j)
{
  int a;

  g[i,j] = &a;
  return g[i,j];
}
```

**4.** (8 marks) Consider the following C-language procedure.

```
void foo (int a1, int *a2)
{
     *a2=bar (a1);
}
```

These three statements could be implemented by the following assembly language code:

```
# prologue omitted
movl 8(%ebp), %ebx
pushl %ebx
call bar
movl %12(%ebp), %esi
movl %eax, (%esi)
# epilogue omitted
ret
```

Now, someone has decided to modify the x86 stack discipline to eliminate the frame pointer, freeing %ebp for general-purpose use (i.e., %ebp is not the frame pointer anymore).

**4a.** Explain how this decision complicates the compiler's code generation for procedures.

**4b.** Illustrate this complexity by modifying the two instructions above that use the frame pointer; make no changes to this code other than removing the two instructions and adding other instructions in the same place. Carefully comment your code and state any assumptions you make. (You can make this change by modifying the original code above or by writing the code below.)

**4c.** Does this change complicate the restoration of the calling stack frame in the epilogue? If so, carefully explain the problem and a possible solution.

**5.** (6 marks) This problem is a bit more challenging. Consider the following assembly-language code. Start by commenting every line of code. If you aren't sure what this code does, big partial credit for clearly commenting the individual lines of code. (Remember that %dl is the low-order byte of %edx.)

```
foo:
        # prologue omitted
        movl
                8(%ebp), %eax
        xorl
                %edx, %edx
        subb
                12(%ebp), %dl
        jne
                .L1
                $1, %eax
        movl
        jmp
                .L3
                .L2(%edx, %edx, 2), %edx
        leal
.L1:
        jmp
                *%edx
.L2:
        imull
                %eax, %eax
                                 # this instruction is 3 bytes long
        imull
                %eax, %eax
        ... repeat for a total of 255 imull lines
.L3:
        # epilogue omitted
        ret
```

What function does foo(a,b) implement?

What is foo(2,3)?

- **6.** (6 marks) Consider a three-stage pipeline where the gate delay of the stages are 13ns, 18ns and 8ns. The delay of the registers between stages is 2 ns. A ns is  $10^{-9}$  seconds. Answer the following questions; you can skip the addition and multiplication by just giving me a formula that I can plug into a calculator to get the answer. Show your work.
  - **6a.** What is the shortest possible clock period (in units of ns)?

**6b.** What is the maximum throughput of the processor (in units of instructions per second)?

**6c.** Suggest a single architectural change that might improve throughput (I can think of two). Say **why it might** and **might why it might not** improve throughput.

6d.	A bit more challenging. If 10% of instructions introduce a single pipeline bubble, what is th
throu	ghput of the processor (in units of instructions per second or cycles per instruction; be sure to
label	your answer with the units you use)?

**7.** (5 marks) For each of the following y86 code snippets, indicate three things. **First**, say whether a data dependency exists and if so show where it is, indicate its type, and explain. **Second**, say whether there is a data or control hazard for the y86 PIPE implementation and if so, show where it is and explain. **Third**, say whether the y86 PIPE would insert any pipeline bubbles, indicate where, say how many bubbles are inserted, and explain. You can combine your answers if, for example, the same pair of instructions are dependent, cause a hazard and insert a pipeline bubble.

```
7a. addl %eax, %ebx
    addl %ebx, %exc
```

pseudo co how the c the read i	So Consider a 512-byte, 4-way, set-associative cache with 16-byte blocks. Draw a picture and use de to carefully explain how the cache handles a long-word (i.e., 4-byte) read request. <b>First show eache determines whether the access is a hit or a miss and then show how it would satisfy if it is a hit.</b> Show how every bit of the data's physical address is used. Your pseudo code should the cache using a combination of arrays and structs (e.g., something like $C[i].foo[j].bar$ ).
	hys_addr = [ bits   bits   bits ]
For each c	s) You work at Intel again and are allowed to make one single change to an existing cache design. Thange listed below list one potential <b>advantage</b> of making that change. In each case, the total size the (i.e., the number of data bytes is stores) remains the same.
	Increase the block size?
<b>9b.</b> 1	Decrease the block size?
9c. 1	Increase the set associativity (e.g., from 4-way to 8-way)?
<b>9d.</b> 1	Decrease the set associativity?
9e. (	Change from write through to write back?

10. (6 marks) Shared Libraries		
10a. Give one benefit of dynamically-linked shared libraries, compared to static linking.		
10b. Why can't shared libraries be statically linked? Explain briefly.		
<b>10c.</b> Why must dynamically-linked shared libraries use <i>position independent code</i> ?		
<b>10d.</b> Outline the key idea that allows an instruction in shared library X to read a global variable allocated in shared library X in a position-independent fashion. (No need for assembly code; just describe the idea.)		
11. (6 marks) Answer these questions about a system call trap from an application (i.e., user-mode) process into the operating system. Consider only the interval that starts with the trap instruction (i.e., int \$80) and ends with the execution of the first instruction of the particular system call specified by the application (i.e. in %eax).		
<ul><li>11a. Is this trap a protected call, a context switch, both, or either? Explain briefly.</li><li>11b. What hardware registers are involved? Carefully explain how the hardware uses them.</li></ul>		

<b>11c.</b> What additional steps are handled by the operating system? Give a very brief outline (no need for details).
12. (6 marks) For each of the following virtual-memory mangement operations indicate whether, for the architectures discussed in class, it is handled by <i>hardware</i> , <i>software</i> , <i>both</i> or <i>it depends on the architecture</i> . Give a very brief explanation for each answer.
<b>12a.</b> Translation of a virtual address that maps to a physical-memory-resident page who's page-table entry (i.e., PTE) is stored in the translation look-aside buffer (i.e., TLB)?
<b>12b.</b> Handling of a TLB miss for a virtual address that maps to a physical-memory resident page who's PTE is stored in the current process's page table?
<b>12c.</b> Handling of a TLB miss for a virtual address that maps to a page that is not resident in physical memory?
<b>12d.</b> Handling of a TLB miss for a virtual address that maps to a page who's PTE is not stored in the current process's page table?
<ul><li>13. (8 marks) You are responsible the page-table implementation for a new, hypothetical, Pentium 4 processor that uses 42-bit virtual addresses instead of the current 32-bit addresses. Answer the following questions.</li><li>13a. Do you work at Intel or Microsoft? Explain briefly.</li></ul>
<b>13b.</b> If you stick with the current two-level page-table design, where each chunk of the level-two page table is exactly one 4096-byte page in size (and page table entries are 4 bytes), how many bytes are required to store the level-one page table? Explain briefly.

13c. and w	You decide to change to a three-level page-table design. What improvement are you expecting thy?
is, no <b>pictu</b> the T <b>addre</b> $M[i]$	Your three-level page table is comprised of chucks each of which is a single page in size; that two page-table pages need be contiguous (i.e., next to each other) in physical memory. <b>Draw a re of this design showing how an virtual address is translated into a physical address</b> (ignore LB and data caches; just show the page-table lookup). <b>Indicate how each bit of the virtual ess is used. Give a pseudo-code expression for this computation.</b> The pseudo-code should use to indicate reading the value of memory at physical address <i>i</i> .  rt_addr = [ bits   bits   bits   bits ]

phys\_addr =

<b>14.</b> (6 marks) The Fifo-with-Second-Chance page replacement algorithm organizes pages on several fifos, one of which is called the <i>inactive list</i> . For the following two architectural variations briefly explain how the inactive list gives pages a second chance to be accessed before they are replaced.
<b>14a.</b> Architectures that have an <i>accessed</i> bit in the PTE.
14b. Architectures that do not have an <i>accessed</i> bit.
You do not need to write below here