
Datasheet

## Octal industrial digital input current limiter with serialized output



QFN-48L 7.0 x 7.0 x 0.9 mm



Product label



#### Product status link

CLT01-38SQ7, CLT01-38S4

#### **Features**

- Eight current-sinking digital inputs with serializer
- Enables inputs to meet type 1, 2 and 3 characteristic of IEC 61131-2 standard
- Adjustable and accurate input current limitation for low power and heat dissipation:
  - 2.35 mA typ for Type 1 and Type 3
- 35 V reverse polarity capable
- SPI-Compatible Serial Interface 8-bit
  - Optional 16-bit mode with parity check, and diagnostics (temperature alarm, voltage alarms)
- Daisy-Chain SPI to reduce isolation channels
- 5 V voltage regulator
- Energyless Field-Side LED drivers for visual status indication
- Operating ambient temperature range from -40 °C to 105 °C
- Packages
  - HTSSOP-38 500 µm pitch
  - QFN-48L 500 μm pitch
- Complies with the following standards:
  - IEC 61000-4-2 level 4: ±15 kV (air discharge)
  - IEC 61000-4-2 level 4: ±8 kV (contact discharge)
  - IEC 61000-4-5 Surge ±1 kV /42  $\Omega$  with minimum 1 k $\Omega$  pulse resistor at field inputs

### **Applications**

Where current limitation is required in factory automation applications:

- Programmable logic controller
- Input modules
- CNC control
- Motor control

#### **Description**

The CLT01 series is an octal industrial digital input IC, which drastically reduces the power dissipation of the digital input modules. Its current-sinking inputs can be configured for type 1, type 2, or type 3 inputs as per IEC 61131-2 with few external components.

The CLT01 series includes a serial interface, which translates, conditions, and serializes the data to CMOS-compatible signals through SPI. Combining its daisy-chaining capability with its accurate current limitation, the CLT01 series enhances the I/O module's density by cutting the power dissipation and reducing the number of optocouplers.

The CLT01 series can be evaluated thanks to the STEVAL-IFP031V1 evaluation board. For detailed application guidelines, refer to the AN4625.




# Circuit block diagram

DVR For I = 1 to 8 Input state register Data state register MISO /MISO Logic Control 8 lines 8 lines COM MOSI COM Transfer logic REF reference SHIFT Parity bits 4 lines /CS Control State register generator SPM 577 Under voltage Over temperature

Figure 1. Circuit block diagram





Note: In case of a LED not being used, the LED output pin must be connected to the ground  $COM_P$  to allow the input current to flow back to the ground.

DS14432 - Rev 1 page 2/21



# 1.1 I/O pin description


Table 1. I/O pin description

Symbol		Parameter	Pin # SCLT3-8BQ7	Pin # SCLT3-8BT8
INI	Power input	Logic input with current limitation, I = 1 to 8	16, 17, 18, 19, 21, 22, 23, 24	8 to 11, 13 to 16
LD <sub>I</sub>	Power output	LED output driver with current regulation, I = 1 to 8	41, 40, 39, 38, 37, 36, 35, 34	27 to 20
V <sub>C</sub>	Power input	24 V sensor power supply	13	5
V <sub>CS</sub>	Signal input	24 V sensor power supply sensing input	14	6
COM <sub>P</sub>	Ground	Power ground of power sensor supply	7, 15, 20, 31	4, 7, 12, 17
$V_{DD}$	Power output	5 V logic power supply	1	38
COMS	Ground	Signal ground of logic / output section	43	30
REF	Signal input	Input current limiter reference setting	42	29
SPM	Signal input	SPI shift register length selector:  SPM to GND = 16 bits  SPM to V <sub>DD</sub> = 8 bits	4	3
/CS	Logic input	SPI chip select signal	48	35
SCK	Logic input	SPI serial clock signal	47	34
MOSI	Logic input	SPI serial data input signal	46	33
DVR	Logic input	Divider ratio selector of the digital input filters (8 or 64 steps)	2	1
MISO or / MISO	Logic output	SPI serial data output signal or inverting SPI serial data output signal 44		31
TAB	Substrate	Exposed pad to be connected to COM <sub>P</sub>	TAB	Expose pad
NC		Not connected (or to be connected to COM <sub>P</sub> )	5, 6, 8, 9, 10, 11, 12, 25, 26, 27, 28, 29, 30, 32, 33	2, 18, 19, 28, 32, 36, 37

DS14432 - Rev 1 page 3/21



Figure 3. Pinout description of the QFN-48L 7x7 and HTSSOP-38 versions (top view)



DS14432 - Rev 1 page 4/21



Type 2\* Type 1 Type 3 30-30-30-25 - 20 - 15 - 15 - 1 25 25-ON REGION ON REGION 20-20\_ ON REGION <u>S</u> <u>\</u> <u>S</u> 15 15-10 10\_  $V_{L\; \text{max\_H}}$ 5 -5 -5\_ 0-0 0-OFF REGION **OFF REGION** OFF REGION -3 -3 -3 10 15 10 0 10 15 0 30 0 20 25 15 5 I<sub>IN</sub> (mA)  $I_{IN}$  (mA) I<sub>IN</sub> (mA) SCLT3-8Bx typical U-I characteristics  $R_{I}$  = 2.2 k $\Omega$  and  $R_{REF}$  = 15 k $\Omega$ SCLT3-8Bx typical U-I characteristics  $R_{I}$  = 750  $\Omega$  and  $R_{REF}$  = 9.1  $k\Omega$ SCLT3-8Bx typical U-I characteristics  $R_{I}$  = 2.2  $k\Omega$  and  $R_{REF}$  = 15  $k\Omega$ \*need two channels in parallel

Figure 4. Switching characteristics for IEC61131-2 Type 1, 2, and 3 digital inputs (24 V DC)

Table 2. IEC61131-2 Input characteristic limits

Symbol <sup>(1)</sup>	Type 1	Type 2	Type 3
U <sub>L max_H</sub>	15 V	11 V	11 V
U <sub>L max_L</sub>	5 V	5 V	5 V
I <sub>L max.</sub>	15 mA	30 mA	15 mA
I <sub>T min.</sub>	0.5 mA	2 mA	1.5 mA
U <sub>H min.</sub>	15 V	11 V	11 V
U <sub>H max.</sub>	30 V	30 V	30 V
I <sub>H min.</sub>	2 mA	6 mA	2 mA
I <sub>H max.</sub>	15 mA	30 mA	15 mA

<sup>1.</sup> Symbol names are reported only on type 2 diagram for the sake of clarity.

DS14432 - Rev 1 page 5/21



## 2 Characteristics

Table 3. Absolute maximum ratings

Symbol	Pin	Parameter name	Value	Unit			
V <sub>CC</sub>	V <sub>C</sub>	Bus power supply DC voltage	-35 <sup>(1)</sup> to 35 <sup>(2)</sup>	V			
V <sub>C</sub>	V <sub>C</sub>	Power supply voltage	$R_C = 0 \text{ k}\Omega$	-0.3 to 30	V		
I <sub>CC</sub>	V <sub>C</sub>	Maximum bus power supply current		15	mA		
V <sub>CS</sub>	V <sub>CS</sub>	Sensing bus power supply voltage	Sensing bus power supply voltage				
I <sub>DD</sub>	V <sub>DD</sub>	Maximum output power supply current	12	mA			
VI	INI	Input steady state voltage, I = 1 to 8	Input steady state voltage, I = 1 to 8 $R_I = 2.2 \text{ k}\Omega$				
I <sub>IN</sub>	INI	Input forward current range		-20 to 10	mA		
losc	OSC	Maximum sourced oscillator current		120	μA		
LVI	SCK, /CS, MOSI	Logic input voltage	-0.3 to 6	V			
T <sub>stg</sub>		Storage temperature range	-40 to 150	°C			
T <sub>amb</sub>		Ambient temperature range		-40 to 105	°C		

<sup>1.</sup> A reverse polarization diode must be placed on V<sub>CC</sub> in order to avoid leakage when -35 V is applied.

Table 4. Electromagnetic compatibility ratings

Symbol	Pin	Parameter name	Value	Unit
V <sub>PPB</sub>	INI	Peak pulse voltage burst, IEC 61000-4-4 <sup>(1)</sup>	4	kV
V <sub>PP</sub>	INI	Peak pulse voltage surge, IEC 61000-4-5 (42 $\Omega$ ), R <sub>IN</sub> = 1 k $\Omega$ min <sup>(2)</sup>	1	kV
V <sub>PP</sub>	V <sub>C</sub>	Peak pulse voltage surge, IEC 61000-4-5 (2 $\Omega$ ), R <sub>C</sub> = 2.2 k $\Omega^{(2)}$	2.5	kV
V <sub>ESD</sub>	INI	ESD protection, IEC 61000-4-2, per input, $R_{\text{IN}}$ = 2.2 k $\Omega^{(3)}$ Air discharge Contact discharge	15 8	kV

<sup>1.</sup> Refer to AN4625 for test setup and measurement results.

Note: For test set-up, see application in Figure 2.

DS14432 - Rev 1 page 6/21

 <sup>70</sup> mm² of 35 μm thick copper is required for single layer FR4 PCB to have a low enough R<sub>th</sub> and therefore keep CLT01-38Sx device below its T<sub>i</sub>(max).

For R<sub>IN</sub>, use a resistor able to withstand the surge (MELF resistor as example), else place bidirectional TVS between field input and GND with a low-power resistor in series for R<sub>IN</sub>. Against 1 kV / 42 Ω 1.2 / 50 µs surges, recommended TVS are SPT02-236DDB or SMAJ33CA.

<sup>3.</sup> The package of the resistor should be large enough to prevent the arcing across the two resistor pads. Arcing depends on the ESD level applied to the field input and the application's pollution degree.



**Table 5. Operating conditions** 

Symbol	Pin	Parameter name	Conditions	Value	Unit	
V <sub>CC</sub>	V <sub>C</sub>	Bus power supply DC voltage	15 to 35 <sup>(1)</sup>	V		
$V_{DD}$	V <sub>DD</sub>	Internal logic power supply voltage	5	V		
I <sub>DD</sub>	V <sub>DD</sub>	Internal logic power supply voltage	R <sub>C</sub> > 500 Ω	10	mA	
VI	IN	Input repetitive steady state voltage	$R_{I} = 2.2 \text{ k}\Omega^{(2)}$	-30 to 35	V	
$V_{LD}$	LD <sub>X</sub>	Maximum LED output voltage, X = 1 to 8	2.7	V		
F <sub>IN</sub> max.	IN	Maximum single input frequency 8-bit mod	200	kHz		
F <sub>SCK</sub> max.		Maximum SPI clock frequency	6.25	MHz		
LV	SCK, /CS, MOSI, MISO, /MISO	Logic input / output voltage	Logic input / output voltage			
			V <sub>CC</sub> ≤ 30 V	-40 to 85		
T <sub>amb</sub>	All	Operating ambient temperature range	V <sub>CC</sub> ≤ 24 V,	40 to 10F	°C	
	All	$R_{th(j-a)} = 70$		-40 to 105		
Tj		Operating junction temperature range	-40 to 150	°C		

<sup>1. 32</sup> V in DC; 35 V during 0.5 s max

Table 6. DC electrical characteristics based on figure 2 ( $T_{amb}$  = 25 °C,  $V_{CC}$  = 24 V,  $V_{DD}$  = 5 V respect to COM ground pin; unless otherwise specified)

Symbol	Pin	Name	ne Conditions		Тур.	Max.	Unit					
Input curre	Input current limitation											
I <sub>LIM</sub>	IN <sub>X</sub>	Input current limit	$V_{IN}$ = 5.5 to 26 V, $R_I$ = 2.2 k $\Omega$	2.10	2.35	2.60	mA					
I <sub>ON</sub>	LD <sub>X</sub>	On state LED current	V <sub>I</sub> = 11 V	2			mA					
V <sub>TLH</sub>	IN <sub>X</sub>	Input threshold Low-to-High	$x = 1 \text{ to } 8, R_I = 0 \Omega$		4.3		V					
V <sub>THL</sub>	IN <sub>X</sub>	Input threshold High-to-Low	$x = 1 \text{ to } 8, R_1 = 0 \Omega$		3.3		V					
V <sub>THYST</sub>	IN <sub>X</sub>	Input threshold hysteresis	$x = 1 \text{ to } 8, R_1 = 0 \Omega$		1.0		V					

DS14432 - Rev 1 page 7/21


 $<sup>2. \</sup>quad V_I = V_{IN} + R_I \times I_{IN}$ 



Table 7. SPI electrical characteristics ( $T_{amb}$  = 25 °C,  $V_{CC}$  = 24 V,  $V_{DD}$  = 5 V respect to COM ground pin; unless otherwise specified)

Symbol	Pin	Name	Conditions	Min.	Тур.	Max.	Unit
F <sub>CK</sub>	SCK	Clock frequency				6.25	MHz
t <sub>S</sub>	MOSI	Data setup time	MOSI toggling to SCK rising	25			ns
t <sub>D</sub>	MISO	Write out propagation time	SCK falling to MISO toggling, C <sub>OUT</sub> = 10 pF			50	ns
t <sub>LD</sub>	SCK	Enable lead time	/CK falling to SCK rising	80			ns
t <sub>HC</sub>	SCK	Clock hold time	SCK falling to /CS rising	160			ns
t <sub>DT</sub>	/CS	Transfer delay time	/CS rising to /CS falling			150	ns
t <sub>H</sub>	MOSI	Data hold time	SCK rising to MOSI toggling	25			ns
t <sub>DIS</sub>	MISO	Data output disable time	/CS rising to MISO disabled			200	ns
LV <sub>IH</sub>	MOSI, SCK, /CS	Logic input high voltage	Share of V <sub>DD</sub>			70	%
LV <sub>IL</sub>		Logic input low voltage	Share of V <sub>DD</sub>	30			%
LV <sub>OH</sub>	MISO, /MISO	Logic output high voltage	I <sub>OH</sub> = 3 mA	4	4.75		V
LV <sub>OL</sub>		Logic output low voltage	I <sub>OL</sub> = 3 mA		0.25	1	V
t <sub>RO</sub> , t <sub>FO</sub>	MISO, /MISO	MISO signal fall/rise time	I <sub>MISO</sub> = 3 mA		20		ns
t <sub>A</sub>	MISO	Output access time	/CS falling to MISO toggling		40	80	ns
D <sub>U</sub> C <sub>Y</sub>	SCK	Clock duty cycle		25		75	%

Figure 5. Time diagram



DS14432 - Rev 1 page 8/21



## 3 Functional description

## 3.1 Operation of the CLT01-38Sx with SPI bus $(C_{POL} = 0, C_{PHA} = 0)$

The SPI bus master controller manages the data transfer with the chip select signal /CS and controls the data shift in the register with the clock SCK signal.

CS SCK MOSI MSE 14 13 2 LSB<sub>M</sub> MSB<sub>s</sub> MSB<sub>S</sub> MISO 14 13 2 LSBs MSB<sub>M</sub> DATA CAPTURE

Figure 6. Serial data format frame

The transfer of the CLT01-38Sx input states in the SPI registers starts when the chip select /CS signal falls and ends when this /CS is rising back.

The transfer of data out of the CLT01-38Sx slave MISO output starts immediately when the chip select /CS goes low.

Then, the input MOSI is captured and presented to the shift register on each rising edge of the clock SCK. And the data are shifted in this register on each falling edge of the serial clock SCK, the data bits being written on the output MISO with the most significant bit first.

#### 3.1.1 The serial data Input MOSI

This input signal MOSI is used to shift external data bits into the CLT01-38Sx register from the most significant MSB bit to the lower significant one LSB. The data bits are captured by the CLT01-38Sx on the rising edge of the serial clock signal SCK.

### 3.2 The SPI data transfer operation

#### 3.2.1 The SPI data frame

The selected structure of the SPI is a 16-bit word in order to be able to implement the input state data and some control bits such as the UVA alarm, the 4 checksum bits and the two low and high state stop bits.

Depending on the biasing of the SPM pin, the data frame is 8-bits or 16-bits. When SPM is grounded, 16 bits are transmitted - 8 input data bits and 8 control bits. When SPM is connected to  $V_{DD}$ , only the 8 input data bits are transmitted.

DS14432 - Rev 1 page 9/21



#### 3.2.2 The SPI data transfer

The CLT01-38Sx transfers its 16 data bits through the SPI within one chip select Hi-Lo-Hi sequence. So, this length defines the minimum length that the shift register of the SPI master controller is able to capture: 16 bits.

The Table 8. SPI data transfer organization versus CLT01-38Sx input states with SPM = 0 shows the 16-bit mode way the data are transferred starting from the data bits, the control bits and ending by a stop bit.

Bit #	LSB	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
Control	High <sup>(1)</sup>	Low	PC4	PC3	PC2	PC1	/OTA	/UVA
Bit #	Bit 8	Bit 9	Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	MSB
Data	IN 1	IN 2	IN 3	IN 4	IN 5	IN 6	IN 7	IN 8 <sup>(2)</sup>

Table 8. SPI data transfer organization versus CLT01-38Sx input states with SPM = 0

## 3.3 Control bit signals of the SPI transferred data frame

#### 3.3.1 The power bus voltage monitoring

The UVA circuit generates the alarm /UVA that is active low when the power bus voltage is lower than the activation threshold  $V_{CON}$ , 17 V typical, and it is disabled high when the power bus voltage rises above the threshold  $V_{COFF}$ , 18 V typical.

### 3.3.2 The over temperature alarm

The alarm signal /OTA is enabled, low state active, when the junction temperature is higher than the activation threshold  $T_{ON}$ , 150 °C typical, and it is disabled when the junction temperature falls below the threshold  $T_{OFF}$ , 140 °C typical.

#### 3.3.3 The parity checksum bits calculation and transfer

The aim of the parity checksum bit is to detect one error in the transferred SPI word. Several parity checksum bits are generated and transmitted through the SPI on the control bit #2 to #5. In order to calculate parity bit, "exclusive NOR" operations are performed as follow:

PC1 PC2 PC3 PC4

Figure 7. SCLT3-8Bx parity bit calculation example

DS14432 - Rev 1 page 10/21

<sup>1.</sup> Last OUT

<sup>2.</sup> First OUT



## 3.4 Loss of V<sub>CC</sub> power supply

The operation of the CLT01-38Sx is extended below the levels required in the IEC 61131-2 standard to allow the implementation of the under voltage alarm UVA as described the SPI control bit section.


If there is no more power feeding on the  $V_{CC}$  input, the CLT01-38Sx chip goes to sleep mode, and the MISO output is forced in low state during SPI transfer attempt. The last SPI control data bit is a stop bit placed normally in high state all time: the loss of power supply is detected by checking its state: if low, the output is disabled by the internal power reset POR.

This POR signal is active in low state when  $V_C$  is less than 9 V or the internal power supply  $V_{DD}$  is less than 3.25 V.

Table 9. Logic state of the SPI output versus the power loss signal POR and the SPI chip select /CS

POR	/cs	MISO	/MISO	SPI status
1	1	Z	Z	Normal with no communication
1	0	1	0	Normal with communication
1	0	0	1	Normal with communication
0	1	Z	Z	Power loss with no communication
0	0	0	1	Power loss with communication attempt

Figure 8. Logic status of the CLT01-38Sx power supply



DS14432 - Rev 1 page 11/21







Figure 9. Typical limiting current I<sub>LIM</sub> versus junction temperature T<sub>i</sub>

## 3.5 Type 2 sensor inputs

The input current (6 mA min) of Type 2 input requires the use of two inputs of CLT01-38Sx in parallel. The current of each channel is set to 3.5 mA by setting  $R_{REF}$  to 9.1 k $\Omega$ . The effective current is then 7 mA nominal. The proper voltage drop across the input resistor is maintained by reducing the input resistance from 2.2 k $\Omega$  to 0.75 k $\Omega$ .



Note: On the Figure 10. CLT01-38Sx - Type 2 input configuration for greater robustness against surges, place a 1.5 k $\Omega$  resistor on each channel and connect them in parallel to get equivalent resistance value of 0.75 k $\Omega$ .

DS14432 - Rev 1 page 12/21



## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

## 4.1 QFN-48L 7.0 x 7.0 mm package information

Top view

Figure 12. QFN-48L 7.0 x 7.0 mm package outline

Table 10. QFN-48L 7.0 x 7.0 mm package mechanical data

	Dimensions						
Ref.	Millimeters			Inches <sup>(1)</sup>			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
А	0.80	0.90	1.00	0.0315	0.0354	0.0394	
A1		0.02	0.05		0.0008	0.0020	
A3		0.203			0.008		
b	0.18	0.25	0.30	0.0071	0.0100	0.0118	
D		7.00			0.275		
Е		7.00			0.275		
е		0.50			0.019		
D2	5.00	5.15	5.25	0.197	0.203	0.206	
E2	5.00	5.15	5.25	0.197	0.203	0.206	
K	0.20			0.008			
L	0.30	0.40	0.50	0.011	0.015	0.019	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

DS14432 - Rev 1 page 13/21



Figure 13. Footprint recommendations

7.4

5.15

0.525

Dot indicates pin 1
ST logo


ECOPACK grade


Tolerand A street of the str

Pin 1 located according to EIA-481

Note: Pocket dimensions are not on scale. Only pin 1 mark must be used to orient the component for its placement on a PCB.








DS14432 - Rev 1 page 14/21



Figure 19. Tape outline



Note: Pocket dimensions are not on scale Pocket shape may vary depending on package

Table 11. Tape dimension values

	Dimensions						
Ref.	Millimeters						
	Min.	Тур.	Max.				
D0	1.50	1.55	1.60				
D1	1.50						
F	7.40	7.50	7.60				
K0	1.00	1.10	1.20				
P0	3.90	4.00	4.10				
P1	11.90	12.00	12.10				
P2	1.90	2.00	2.10				
W	15.70	16.00	16.30				

DS14432 - Rev 1 page 15/21



## 4.2 HTSSOP-38 package information

Figure 20. HTSSOP-38 package outline

Table 12. HTSSOP-38 package mechanical data

	Dimensions						
Ref.		Millimeters		Inches <sup>(1)</sup>			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α			1.10			0.043	
A1	0.05		0.15	0.002		0.006	
A2	0.85	0.90	0.95	0.033	0.035	0.037	
b	0.17		0.27	0.007		0.011	
С	0.09		0.20	0.003		0.008	
D	9.60	9.70	9.80	0.378	0.382	0.386	
E1	4.30	4.40	4.50	0.169	0.173	0.177	
е		0.50			0.020		
E		6.40			0.252		
L	0.50	0.60	0.70	0.020	0.024	0.027	
Р	6.40	6.50	6.60	0.252	0.256	0.260	
P1	3.10	3.20	3.30	0.122	0.126	0.130	
Ø	0°		8°	0°		8°	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

DS14432 - Rev 1 page 16/21




7.10 4.50 3.30 7.10 4.50 3.30


Figure 23. Package orientation in reel

Pin 1 located according to EIA-481

Note: Pocket dimensions are not on scale.
Only pin 1 mark must be used to orient the component for its placement on a PCB.








DS14432 - Rev 1 page 17/21



Figure 27. Tape outline



Note: Pocket dimensions are not on scale Pocket shape may vary depending on package

Table 13. Tape dimension values


	Dimensions				
Ref.	Millimeters				
	Min.	Тур.	Max.		
D0	1.50	1.55	1.60		
D1	1.50				
F	7.40	7.50	7.60		
K0	1.40	1.50	1.60		
P0	3.90	4.00	4.10		
P1	11.90	12.00	12.10		
P2	1.90	2.00	2.10		
W	15.70	16.00	16.30		

DS14432 - Rev 1 \_\_\_\_\_\_ page 18/21



# 5 Ordering information

Figure 28. Ordering information scheme



**Table 14. Ordering information** 

Order code	Marking <sup>(1)</sup>	Package	Weight	Base qty.	Delivery mode
CLT01-38S4-TR	CLT01-38S4	HTSSOP-38	114 mg	2500	Tape and reel
CLT01-38S4	CLT01-38S4	HTSSOP-38	114 mg	50	Tube
CLT01-38SQ7-TR	CLT01-38SQ7	QFN-48L 7.0 x 7.0	130 mg	2500	Tape and reel

1. The marking can be rotated to differentiate assembly location.

DS14432 - Rev 1 page 19/21



## **Revision history**

Table 15. Document revision history

Date	Revision	Changes
15-Sep-2023	1	Initial release.

DS14432 - Rev 1 page 20/21



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved

DS14432 - Rev 1 page 21/21