Lab 1: Lab 1 Verification

Daniel Gutierrez and Ryan Dosanjh

1. Verifying a Multiplier

Error Reporting:

• Upon entering the 'DONE' state, if the output signal product_o holds an incorrect product, report a BAD_PRODUCT error.

If the ready o signal is not asserted after a reset, report a NOT_READY error.

```
itf.reset_n <= 0;
    ##1;
    assert (itf.rdy == 1'b1)
    else begin
        $error("TB: NOT_READY after reset");
        report_error(NOT_READY);
    end</pre>
```

 If the ready_o signal is not asserted upon completion of a multiplication, report a NOT_READY error.

Multiplier TB Code:

```
import mult types::*;
module testbench(multiplier itf.testbench itf);
add shift multiplier dut (
                                    ),
   .multiplicand i ( itf.multiplicand ),
   .multiplier i (itf.multiplier
               ( itf.start
   .start i
                                   ),
   .ready o
                 ( itf.rdy
                                   ),
   .product o
                 ( itf.product
                                  ),
                  ( itf.done
   .done o
);
assign itf.mult op = dut.ms.op;
default clocking tb clk @(negedge itf.clk); endclocking
function void report error(error e error);
   itf.tb report dut error(error);
endfunction : report error
task reset();
   itf.reset n <= 1'b0;</pre>
   ##5;
   ##1;
endtask : reset
```

```
initial itf.reset n = 1'b0;
initial begin
    reset();
    $display("TB: TESTING start i signal asserted while in run states");
    itf.start <= 0;</pre>
    itf.multiplicand <= 50;</pre>
    itf.multiplier <= 200;</pre>
    ##1;
    itf.start <= 1;</pre>
    ##1;
    itf.start <= 0;</pre>
    ##2;
        $display("TB: start asserted in ADD");
        itf.start <= 1;</pre>
        ##1;
        assert (itf.mult op == SHIFT)
             $error("TB: start affected the run");
             report error(BAD PRODUCT);
        ##1;
        itf.start <= 0;</pre>
    ##1;
    if (itf.mult op == SHIFT) begin
        $display("TB: start asserted in SHIFT");
        itf.start <= 1;</pre>
        ##1;
             $error("TB: start affected the run");
             report_error(BAD_PRODUCT);
        ##1;
        itf.start <= 0;</pre>
```

```
##10;
$display("TB: PASSED start asserted in run state");
reset();
$display("TB: Testing reset in run states");
itf.start <= 0;</pre>
itf.multiplicand <= 50;</pre>
itf.multiplier <= 200;</pre>
##1;
itf.start <= 1;</pre>
##1;
itf.start <= 0;</pre>
##2;
    $display("TB: reset asserted in ADD");
    itf.reset n <= 0;</pre>
    ##1;
         report_error(NOT_READY);
    itf.reset n <= 1;</pre>
itf.start <= 1;</pre>
##1;
itf.start <= 0;</pre>
##1;
if (itf.mult op == SHIFT) begin
    $display("TB: reset asserted in SHIFT");
    ##1;
    assert (itf.rdy == 1'b1)
         $error("TB: NOT READY after reset");
         report error(NOT READY);
```

```
itf.reset n <= 1;</pre>
    $display("TB: PASSED reset asserted in run state");
    reset();
    $display("TB: TESTING every possible comb of muliplicand and
multiplier");
    for (int i=0; i<=8'hff; i++) begin
        for (int j=0; j<=8'hff; j+=itf.rdy) begin
            itf.multiplicand <= i;</pre>
            itf.multiplier <= j;</pre>
            itf.start <= itf.rdy;</pre>
            ##1;
            if (itf.done == 1'b1) begin
                assert (itf.product == i * j)
                    $error ("TB: BAD PRODUCT error detected, muliplicand =
%d multiplier = %d, product = %d", itf.multiplicand, itf.multiplier,
itf.product);
                    report error(BAD PRODUCT);
                assert (itf.rdy == 1'b1)
                    report error(NOT READY);
    $display("TB: PASSED every possible comb");
    itf.finish(); // Use this finish task in order to let grading harness
    $error("Improper Simulation Exit");
end
endmodule : testbench
```

2. Verifying a FIFO

Error Reporting:

Asserting reset_n_i at @(tb_clk) should result in ready_o being high at @(posedge clk_i). If it is not, report the appropriate error.

```
assert (itf.data_o != 999)
        else begin
        $error ("----TB: SIMULTANEOUSLY----\n %0d: itf.yumi %0d
itf.data_0 ,error detected", itf.yumi, itf.data_o);
        report_error (RESET_DOES_NOT_CAUSE_READY_O);
```

• When asserting yumi_i at @(tb_clk) when data is ready, the value on data_o is the CORRECT value. If not, report the appropriate error.

FIFO Testbench Code:

```
.valid o (itf.valid o),
    .data_o ( itf.data_o ),
    .yumi i (itf.yumi )
);
default clocking tb clk @(negedge itf.clk); endclocking
task reset();
   itf.reset n <= 1'b0;</pre>
    ##(10);
    itf.reset n <= 1'b1;</pre>
    ##(1);
endtask : reset
function automatic void report error(error e err);
    itf.tb report dut error(err);
endfunction : report error
task enqueue();
    $display("Enqueueing");
    for (int i = 0; i < cap_p; i++) begin
        itf.data i <= i; // Incrementing by 1</pre>
        itf.valid i <= 1;</pre>
        @(posedge itf.clk);
    itf.valid i <= 0;</pre>
endtask : enqueue
task dequeue();
    $display("Dequeueing");
    for (int i = 0; i < cap p; i++) begin
        itf.yumi <= 1;</pre>
```

```
@(posedge itf.clk);
                $error ("----TB: BAD DEQUEUE----\n %0d: int i %0d:
itf.yumi %0d itf.data 0 ,error detected", i, itf.yumi, itf.data o);
                report_error (INCORRECT_DATA_O_ON_YUMI_I);
    itf.yumi <= 0;</pre>
endtask : dequeue
task simultaneously();
    $display("simultaneously");
    itf.data i <= 999;
    itf.valid i <= 1;</pre>
    itf.yumi <= 1;</pre>
    @(posedge itf.clk);
            $error ("----TB: SIMULTANEOUSLY----\n %0d: itf.yumi %0d
itf.data 0 ,error detected", itf.yumi, itf.data o);
            report error (RESET DOES NOT CAUSE READY O);
    itf.yumi <= 0;</pre>
endtask : simultaneously
initial begin
    reset();
    $display("Enqueueing");
    enqueue();
    $display("Dequeueing");
    dequeue();
    $display("Together");
    simultaneously();
```