

Figure 1: State machine(s) (a) at position 1, (b) at position 2, (c) at position 3.




Figure 2: State machine(s) (a) at position 4, (b) at position 6, (c) at position 7, (d) at position 8.

Initial State							
	00	01	10	11	00	01	10
00	11,W	11,W	11,W	01,∅	01,∅	01,∅	01,∅
01	10,W	10,W	10,W	10,W	10,W	10,W	00,∅
10	11,W	11,N	11,∅	01,∅	11,N	11,∅	01,∅
11	10,W	10,N	10,N	00,∅	10,N	10,N	10,∅

Memory Input							
	00	01	10	11	00	01	10
00	01,∅	01,∅	11,∅	11,∅	11,W	11,W	01,∅
01	00,∅	00,∅	00,∅	10,∅	10,W	10,W	00,∅
10	11,∅	11,N	11,∅	11,N	11,W	11,W	01,∅
11	10,N	10,N	10,N	10,N	10,W	10,W	00,∅

(a) Position 5

Figure 3: State machine(s) (a) at position 5.

<i>input memory</i>								
00	01, \emptyset	11, \emptyset	01, \emptyset	11, \emptyset	01,S	01,S	01,S	01,S
01	00, \emptyset							
10	11, \emptyset	11, \emptyset	01, \emptyset	11,N	01, \emptyset	11, \emptyset	01, \emptyset	11,N
11	10, \emptyset	10,N	00, \emptyset	10,N	00, \emptyset	10,N	00, \emptyset	10,N

<i>input memory</i>								
00	01,S	01,S						
01	00, \emptyset	00,S	00,S					
10	01, \emptyset	11, \emptyset	01, \emptyset	11,N	01, \emptyset	11, \emptyset	01, \emptyset	11,N
11	00, \emptyset	10,N	00, \emptyset	10,N	00, \emptyset	10,N	00, \emptyset	10,N

(a) Position 9

Figure 4: State machine(s) (a) at position 9.