

EE4012 VLSI System Design—Homework 2

- Fig. 1(a) shows the symbol of a $32\text{K} \times 8\text{-bit}$ SRAM. IOs of the SRAM include A[14:0] (Address), WE (Write Enable), CE (Chip Enable), D[7:0] (Data Input), and Q[7:0] (Data Output). Design a $256\text{K} \times 8\text{-bit}$ SRAM with multiple $32\text{K} \times 8\text{-bit}$ blocks using Verilog. The symbol of the $256\text{K} \times 8\text{-bit}$ SRAM is as shown in Fig. 1(b). (10 points)




Figure 1: (a) Symbol of a $32\text{K} \times 8\text{-bit}$ SRAM. (b) Symbol of a $256\text{K} \times 8\text{-bit}$ SRAM