

Topics on Electrical Engineering

D. T. McGuiness, Ph.D



M.Sc Non-Linear Electronics Lecture Book

2025.WS





2025.WS

Non-Linear Electronics

Lecture Book

D. T. McGuinness, Ph.D

MCI

(2025, D. T. McGuinness, Ph.D)

Current version is 2025.WS.

This document includes the contents of Non Linear Electronics, official name being *Nichtlineare Elektronik*, taught at MCI in the Mechatronik Smart Technologies. This document is the part of the module MECH-M-1-EDY-NLE-VO taught in the M.Sc degree.

All relevant code of the document is done using *SageMath* where stated and Python v3.13.7.

This document was compiled with Lua $\text{\TeX}$ v1.22.0, and all editing were done using GNU Emacs v30.1 using AU $\text{\TeX}$ and org-mode package.

This document is based on the following books and resources shown in no particular order:

Linear And Nonlinear Circuits by L. Chua , Mc Graw Hill India *Introduction to Electric Circuits (9th Edition)* by J. A. Svoboda, R. C. Dorf , Wiley *Microelectronic Circuits (7th Edition)* by K. Smith , Oxford *Electrical and Electronic Technology (10th Edition)* by E. Hughes , Pearson *Electronic Amplifier Circuits: Theory and Design* by J. M. Pettit, et. al , McGraw-Hill

The document is designed with no intention of publication and has only been designed for education purposes.

The current maintainer of this work along with the primary lecturer

is D. T. McGuinness, Ph.D. (dtm@mci4me.at).

Table of Contents

Part I Circuit Fundamentals

Chapter 1	Signals and Amplifiers	3
1.1	Introduction	3
1.2	Signals	5
	Proper Definition · Frequency Spectrum of Signals · Analog and Digital Signals	
1.3	Amplifiers	12
	Signal Amplification · Amplifier Circuit Symbol · Voltage Gain · Power Gain and Current Gain · Expressing Gain in Decibels · The Amplifier Power Supplies · Amplifier Saturation · Symbol Convention	
1.4	Circuit Models for Amplifiers	18
	Voltage Amplifiers · Cascaded Amplifiers · Other Amplifier Types · Relationships between the Four Amplifier Models · Determining Input and Output Resistance · Unilateral Models	
1.5	Frequency Response of Amplifiers	23
	Measuring the Amplifier Frequency Response · Amplifier Bandwidth · Evaluating the Frequency Response of Amplifiers · Single-Time-Constant Networks · Classification of Amplifiers Based on Frequency Response	
Chapter 2	Operational Amplifiers	29
2.1	Introduction	29
2.2	The Ideal Op Amp	31
	Terminals of the Element · Function and Characteristics · Differential and Common-Mode Signals	
2.3	The Inverting Amplifier	35
	The Closed-Loop Gain · Effect of Finite Open-Loop Gain · Input and Output Resistances	
2.4	Non-Inverting Amplifier	40
	The Closed-Loop Gain · Effect of Finite Open-Loop Gain · Input and Output Resistance · The Voltage Follower	

2.5	Difference Amplifiers	43
	A Single-Op-Amp Difference Amplifier · A Versatile Circuit: The Instrumentation Amplifier	
2.6	Integrators and Differentiators	50
	The Inverting Configuration with General Impedances · The Inverting Integrator · The Op-Amp Differentiator	
2.7	DC Imperfections	55
	Offset Voltage · Input Bias and Offset Currents · Effects of Offset of Inverting Integrator	
2.8	Finite Open-Loop Gain and Bandwidth	60
	Frequency Dependence of the Open-Loop Gain · Frequency Response of Closed-Loop Amplifiers	
2.9	Large-Signal Operation of Op Amps	63
	Output Voltage Saturation · Output Current Limits · Slew Rate · Full-Power Bandwidth	

Chapter 3 Semiconductors **67**

3.1	Introduction	67
3.2	Intrinsic Semiconductors	69
3.3	Doped Semiconductors	72
3.4	Current Flow in Semiconductors	74
	Drift Current · Diffusion Current	
3.5	The PN Junction	78
	Implementation · Open Circuit Operation	
3.6	PN Junction with Applied Voltage	83
	Qualitative Description of Junction Operation · Reverse Breakdown	
3.7	Capacitive Effects in the pn Junction	87
	Depletion or Junction Capacitance · Diffusion Capacitance	

Part II Semiconductor Devices

Chapter 4 Diodes **93**

4.1	Introduction	93
4.2	The Ideal Diode	95
	i-v Characteristics	

4.3	Terminal Characteristics of Junction Diodes	97
	The Forward-Bias Region · Reverse Bias Region · The Breakdown Region	
4.4	Modelling the Diode Forward Characteristic	101
	The Exponential Model · Graphical Analysis Using the Exponential Model · The Need for Rapid Analysis · The Constant-Voltage-Drop Model · The Ideal-Diode Model · The Small-Signal Model · Use of the Diode Forward Drop in Voltage Regulation	
4.5	Zener Diodes	106
	Operating in the Reverse Breakdown Region · Specifying and Modeling the Zener Diode · Temperature Effects	
4.6	Limiting and Clamping Circuits	108
	Limiter Circuits · The Clamped Capacitor or DC Restorer · The Voltage Doubler	
4.7	Special Diode Types	112
	The Schottky-Barrier Diode (SBD) · Varactors · Photodiodes · Light Emitting Diodes	

Chapter 5 **MOS Field Effect Transistors** **117**

5.1	Introduction	117
5.2	Device Structure and Physical Operation	119
	Device Structure · Operation with Zero Gate Voltage · Creating a Channel for Current Flow · Applying a Small Drain-to-Source Voltage · Operation as v_{DS} is Increased · Channel Pinch-Off and Current Saturation · The p-Channel Metal-Oxide Semiconductor Field-Effect Transistor (MOSFET) · Complementary MOS or CMOS · Operating the MOS Transistor in the Subthreshold Region	
5.3	Current-Voltage Characteristics	131
	Circuit Symbol · The $i_D - v_{DS}$ Characteristics · The $i_D - v_{GS}$ Characteristic · Finite Output Resistance in Saturation · Characteristics of the p-Channel MOSFET	
5.4	MOSFET Circuits at DC	137
5.5	Body Effect and Other Topics	138
	The Role of the Substrate · The Body Effect · Temperature Effects · Breakdown and Input Protection · Velocity Saturation · Depletion-Type MOSFET	

Chapter 6 **Bipolar Junction Transistors** **141**

6.1	Introduction	141
6.2	Physical Implementation	143
	Simplified Structure and Operation Modes · Operation of the npn Transistor in the Active Mode · Structure of Actual Transistor · Operation in the Saturation Mode · The pnp Transistor	
6.3	The i-v Characteristics	152
	Symbols and Conventions · Graphical Representation of Transistor Characteristics ·	

	Dependence of i_c on the Collector Voltage - The early Effect · An Alternative Form of the Common-Emitter Characteristics	
6.4	BJT Circuits at DC	158
6.5	Transistor Breakdown and Temperature Effects	159
	Transistor Breakdown	
	List of Symbols	163
	Acronyms	165

Supplemental List of Items

List of Figures

1.1	Jack Kilby's original hybrid integrated circuit from 1958. This was the first integrated circuit, and was made from germanium.	3
1.2	A microscope image of an integrated circuit die used to control LCDs. The pinouts are the dark circles surrounding the integrated circuit.	4
1.3	Two alternative representations of a signal source: (a) the Ththevenin form; (b) the Norton form.	5
1.4	A random signal. This kind of signal could be generated from a wide variety of sources	6
1.5	Sampling the continuous-time analog signal in (a) results in the discrete-time signal in (b).	9
1.6	Power amplifier by Skyworks Solutions in a Smartphone.	13
1.7	The four major amplifier types.	21
1.8	Measuring the frequency response of a linear amplifier: At the test frequency, the amplifier gain is characterized by its magnitude (V_o/V_i) and phase	23
1.9	Two examples of STC networks: (a) a low-pass network and (b) a high-pass network.	25
1.10		26
2.1	On of the first commercially available op-amps, the $\mu A709$	29
2.2	The traitorous eight. From left to right: Gordon Moore, C. Sheldon Roberts, Eugene Kleiner, Robert Noyce, Victor Grinich, Julius Blank, Jean Hoerni and Jay Last (1960).	30
2.3	Circuit symbol for the standard op-amp.	31
2.4	The op amp shown connected to dc power supplies.	31
2.5	Equivalent circuit of the ideal op amp.	32
2.6	Representation of the signal sources v_1 and v_2 in terms of their differential and common-mode components.	34
2.7	The inverting amplifier in closed-loop configuration.	35
2.8	Analysis of the inverting configuration taking into account the finite open-loop gain of the op amp.	37
2.9	The noninverting configuration.	40
2.10	(a) The unity-gain buffer or follower amplifier. (b) Its equivalent circuit model. . .	42
2.11	A difference amplifier.	44
2.12	Application of superposition to the analysis of the circuit	44
2.13	Finding the input resis-tance of the difference amplifier for thecase $R_3= R_1$ and $R_4= R_2$	46

2.14	A popular circuit for an instrumentation amplifier. (a) Initial approach to the circuit. (b) The circuit in (a) with the connection between node X and ground removed and the two resistors R1 and R1 lumped together. This simple wiring change dramatically improves performance.	47
2.15	The inverting configuration with general impedances in the feedback and the feed-in paths.	50
2.16	Frequency response of the integrator.	52
2.17	The Miller integrator with a large resistance R_F connected in parallel with C in order to provide negative feedback and hence finite gain at dc.	52
2.18	Circuit model for an op amp with input offset voltage V_{OS}	55
2.19	The output dc offset voltage of an op amp can be trimmed to zero by connecting a potentiometer to the two offset-nulling terminals. The wiper of the potentiometer is connected to the negative supply of the op amp.	56
2.20	(a) The op-amp input bias currents represented by two current sources IB1 and IB2 (b) Analysis of the closed-loop amplifier, taking into account the input bias currents.	57
2.21	(a) In an ac-coupled amplifier the dc resistance seen by the inverting terminal is R2 ; hence R3 is chosen equal to R2. (b) Illustrating the need for a continuous dc path for each of the op-amp input terminals. Specifically, note that the amplifier will not work without resistor R3.	58
3.1	The periodic table of elements.	69
3.2	A bar of silicon (a) into which holes are injected, thus creating the hole concentration profile along the x axis, shown in (b). The holes diffuse in the positive direction of x and give rise to a hole diffusion current in the same direction. Note that we are not showing the circuit to which the silicon bar is connected.	76
3.3	If the electron concentration profile shown is established in a bar of silicon, electrons diffuse in the x direction, giving rise to an electron diffusion current in the negative-x direction.	76
3.4	Simplified physical structure of the pn junction. As the pn junction implements the junction diode, its terminals are labeled anode and cathode.	78
3.5	(a) The pn junction with no applied voltage (open-circuited terminals). (b) The potential distribution along an axis perpendicular to the junction.	79
3.6	The electron density of a MESFET. Please observe the central point where the environment is void of electrons.	79
3.7		83
4.1	John Fleming's valve or diode (1904) allowed electrical current to flow in one direction only.	94
4.2	Diode logic gates: (a) OR gate; (b) AND gate (in a positive-logic system).	96
4.3	The $i - v$ characteristic of a silicon junction diode.	97

4.4	Temperature dependence of the diode forward characteristic. At a constant current, the voltage drop decreases by approximately 2 mV for every 1 °C increase in temperature.	99
4.5	A simple circuit used to illustrate the analysis of circuits in which the diode is forward conducting.	101
4.6	The voltage doubler.	111
4.7	Diagram used to describe the schottky barrier diode.	112
4.8	Diagram used to describe the varactor, or varicap.	113
4.9	Diagram used to describe the photodiode.	113
4.10	Diagram used to describe the laser diode.	114
5.1	The physical structure of the enhancement-type NMOS transistor in cross-sectional view with a depth of W . As an example the value are typically $L = 0,03 \mu \cdot m$ to $1 \mu \cdot m$, $W = 0,05 \mu \cdot m$ to $100 \mu \cdot m$, and the thickness of the oxide layer (t_{ox}) is in the range of 1 to 10 nm.	119
5.2	The enhancement-type NMOS transistor with a positive voltage applied to the gate. An n channel is induced at the top of the substrate beneath the gate.	121
5.3		124
5.4	Operation of the enhancement NMOS transistor as v_{DS} is increased. The induced channel acquires a tapered shape, and its resistance increases as v_{DS} is increased. Here, v_{GS} is kept constant at a value $> V_t$; $v_{GS} = V_t + V_{OV}$	128
5.5		130
5.6	(a) Circuit symbol for the n-channel enhancement-type MOSFET. (b) Modified circuit symbol with an arrowhead on the source terminal to distinguish it from the drain and to indicate device polarity (i.e., n channel). (c) Simplified circuit symbol to be used when the source is connected to the body or when the effect of the body on device operation is unimportant.	131
6.1	(a) A simplified structure of the <i>nnp</i> transistor. (b) A simplified structure of the <i>npn</i> transistor.	143
6.2	Current flow in an npn transistor biased to operate in the active mode. (Reverse current components due to drift of thermally generated minority carriers are not shown.)	144
6.3	A replica of the first transistor made from germanium [5].	151
6.4	X	152
6.5	Circuit diagram for the question "Determining Base Voltage".	156

List of Tables

6.1	The operation modes of a bipolar-junction transistor.	143
-----	---	-----

List of Examples

6.1 Determining Base Voltage	156
--	-----

List of Theorems



Part I

Circuit Fundamentals

Part Contents

Chapter 1	Signals and Amplifiers	3
Chapter 2	Operational Amplifiers	29
Chapter 3	Semiconductors	67

It has today occurred to me that an amplifier using semiconductors rather than vacuum is in principle possible.

(William Shockley, Laboratory notebook, 29 Dec 1939.)

Chapter 1

Signals and Amplifiers

Table of Contents

1.1	Introduction	3
1.2	Signals	5
1.3	Amplifiers	12
1.4	Circuit Models for Amplifiers	18
1.5	Frequency Response of Amplifiers	23

1.1 Introduction





Figure 1.1: Jack Kilby's original hybrid integrated circuit from 1958. This was the first integrated circuit, and was made from germanium.

The main idea of this lecture is **modern electronics**, a field that has come to be known as microelectronics.¹ Microelectronics refers to the Integrated Circuit (IC) technology, which is capable of producing circuits containing billions of components in a small piece of silicon whose area is on the order of 100 mm^2 .

The microelectronic circuits we will learn in this lecture are used in almost every device we encounter in our daily lives:

in appliances we use in our homes, in vehicles and transportation systems we use to travel, in cell phones we use to communicate, in medical equipment we need to care for our health, in the computers we use to do our work, and in audio and video systems, the radio and Television sets, and the multitude of other digital devices we use.



¹A sub-field of electronics, which relates to the study and manufacture of very small electronic designs and components. Usually, this means micrometre-scale or smaller. These devices are typically made from semiconductor materials. Many components of a normal electronic design are available in a microelectronic equivalent. These include transistors, capacitors, inductors, resistors, diodes and insulators and conductors can all be found in microelectronic devices.

It is difficult to conceive of modern life without microelectronic circuits.

In this lecture we will study electronic devices which can be used individually² or as components of an IC chip. We shall study the design and analysis of interconnections of these devices, which form discrete and integrated circuits of varying complexity and perform a wide variety of functions. We shall also learn about available IC chips and their application in the design of electronic systems.

²in the design of discrete circuits

In this introductory chapter, we will learn about signals and about one of the most important signal-processing functions electronic circuits are designed to perform, namely, signal amplification. We shall then look at circuit representations or models for linear amplifiers. These models will be employed in later chapters in the design and analysis of actual amplifier circuits.

Information: Integrated Circuit

An IC, also known as a **microchip** or **chip**, is a compact assembly of electronic circuits formed from various electronic components³ and their interconnections. These components are fabricated onto a thin, flat piece “chip” of semiconductor material, most commonly **silicon**. ICs are integral to a wide variety of electronic devices⁴ performing functions such as data processing, control, and storage. They have transformed the field of electronics by enabling device miniaturisation, improving performance, and reducing cost.

Compared to assemblies built from discrete components, ICs are orders of magnitude smaller, faster, more energy-efficient, and less expensive, allowing for a very high transistor count.

The IC’s capability for mass production, its high reliability, and the standardised, modular approach of integrated circuit design facilitated rapid replacement of designs using discrete transistors. Today, ICs are present in virtually all electronic devices and have revolutionised modern technology.

Products such as computer processors, microcontrollers, digital signal processors, and embedded chips in home appliances are foundational to contemporary society due to their small size, low cost, and versatility.




Figure 1.2: A microscope image of an integrated circuit die used to control LCDs. The pinouts are the dark circles surrounding the integrated circuit.

³such as transistors, resistors, and capacitors.

⁴including computers, smartphones, and televisions

1.2 Signals


1.2.1 Proper Definition

Signals contain information about a variety of things and activities in our physical world.


Information about the weather is contained in signals representing the air temperature, pressure, wind speed, etc.

The voice of a radio announcer reading the news into a microphone provides an acoustic signal that contains information about world affairs.

To monitor the status of a nuclear reactor, instruments are used to measure a multitude of relevant parameters, each instrument producing a signal.



(a)



(b)

Figure 1.3
Two alternative representations of a signal source: (a) the Thévenin form; (b) the Norton form.

To extract required information from a set of signals, the observer⁵ invariably needs to process these signals in some predetermined manner. This signal processing is usually most conveniently performed by electronic systems. For this to be possible, however, the signal must first be converted into an electrical signal, that is, either to voltage or a current.

⁵this can be a human or a machine.

This process is accomplished by devices known as **transducers**.⁶

⁶This conversion process has been covered extensively in **B.Sc Drive Technology**.

A variety of transducers exist, each suitable for one of the various forms of physical signals. For instance, the sound waves generated by a human can be converted into electrical signals by using a microphone, which is in effect a pressure transducer. However, it is **NOT** our purpose here to study transducers. For simplicity and keep things relevant to the lecture, we will assume the signals of interest already exist in the electrical domain and represent them by one of the two equivalent forms shown in **Fig. 1.3**.

In **Fig. 1.3a** the signal is represented by a voltage source ($v_s(t)$) having a source resistance R_s . In the alternate representation of **Fig. 1.3b** the signal is represented by a current source $i_s(t)$ having a source resistance R_s .

Although the two (2) representations are equivalent:

1. **Fig. 1.3a** (known as the Thévenin form) is preferred when R_i is low.
2. **Fig. 1.3b** (known as the Norton form) is preferred when R_s is high.

it is important to be familiar with Thévenin's and Norton's theorems and to note that for the two representations in **Fig. 1.3** to be equivalent, their parameters are related by the following relation:

$$v_s(t) = R_s i_s(t)$$

From the discussion above, it should be obvious to an engineer that a signal is a **time-varying quantity** that can be represented by a graph such as that shown in **Fig. 1.4**. In fact, the information content of the signal is represented by the **changes in its magnitude** as time progresses.

That is, the information is contained in the **wiggles** in the signal waveform.

In general, such waveforms are difficult to characterise mathematically. In other words, it is **NOT** easy to describe clearly an arbitrary-looking waveform such as that of **Fig. 1.4**. Of course, such a description is of great importance for the purpose of designing appropriate signal-processing circuits that perform desired functions on the given signal. Of course, this limitation can be overcome with proper numerical approximations.

1.2.2 Frequency Spectrum of Signals

An extremely useful characterisation of a signal, and for that matter of any arbitrary function of time, is in terms of its **frequency spectrum**. Such a description of signals is obtained through the mathematical tools of Fourier series and Fourier transform. We are not interested here in the details of these transformations.⁷ To give a brief explanation, they provide the means for representing a voltage signal ($v_s(t)$) or a current signal ($i_s(t)$) as the sum of sine-wave signals of different frequencies and amplitudes.

⁷The mathematical intricacies and details will be discussed in detail in **M.Sc Higher Mathematics II** which is also given by the author.

This makes the sine wave a very important signal in the analysis, design, and testing of electronic circuits.

Therefore, we shall briefly review the properties of the sinusoid.

Figure 1.4 shows a sine-wave voltage signal ($v_a(t)$),

$$v_a(t) = V_a \sin \omega t \quad (1.1)$$




Figure 1.4
A random signal. This kind of signal could be generated from a wide variety of sources

where:

■ V_a denotes the **peak value**⁸ in volts,

⁸or amplitude

■ ω denotes the angular frequency in radians per second; where $\omega = 2\pi f \text{ rad} \cdot \text{s}^{-1}$, f is frequency in hertz, $f = 1/T \text{ Hz}$, and T is the period in seconds.

The sine-wave signal, as we can observe, is characterised by its peak value V_a , its frequency ω , and its phase with respect to an arbitrary reference time. In the case depicted in Fig. 1.4, the time origin has been chosen so that the phase angle is 0.

It should be mentioned that it is common to express the amplitude of a sine-wave signal in terms of its root-mean-square (rms) value, which is equal to the peak value divided by $\sqrt{2}$.⁹ Therefore the rms value of the sinusoid $v_a(t)$ of Fig. 1.4 is $V_a/\sqrt{2}$.

For instance, when we speak of the wall power supply in our homes as being 120 V, we mean that it has a sine waveform of $120\sqrt{2}$ volts peak value.

Returning now to the representation of signals as the sum of sinusoids, we note that the Fourier series is utilized to accomplish this task for the special case of a signal that is a **periodic function** of time.¹⁰ The Fourier series allows us to express a given periodic function of time as the sum of an infinite number of sinusoids whose frequencies are harmonically related.

For instance, the symmetrical square-wave signal in Fig. 1.5 can be expressed as:

$$v(t) = \frac{4V}{\pi} \left(\sin \omega_0 t + \frac{1}{3} \sin 3\omega_0 t + \frac{1}{5} \sin 5\omega_0 t + \dots \right) \quad (1.2)$$

$$= \frac{4V}{\pi} \sum_{k=1}^n \frac{1}{2k-1} \sin((2k-1)\omega_0) \quad (1.3)$$

where V is the amplitude of the square wave and $\omega_0 = 2\pi/T$ is¹¹ called the **fundamental frequency**. Note that because the amplitudes of the harmonics progressively decrease, the infinite series can be truncated, with the truncated series providing an approximation to the square waveform.

⁹A simple look at the signal would show that the average value of AC would give zero. Therefore we use RMS to compare both alternating and direct currents (or voltage). In other words (as an example), the RMS value of AC (current) is the direct current which when passed through a resistor

¹⁰On a given period of time would produce the same heat as that produced by an alternating current when passed through the same resistor for the same time function of time.

¹¹ T is the period of the square wave.

The sinusoidal components in the series of Eq. (1.2) constitute the frequency spectrum of the square-wave signal. Such a spectrum can be graphically represented as in Fig. 1.6, where the horizontal axis represents the angular frequency ω in radians per second.

The Fourier transform can be applied to a non-periodic function of time, such as that depicted in Fig. 1.3, and provides its frequency spectrum as a continuous function of frequency, as indicated in Fig. 1.7. Unlike the case of periodic signals, where the spectrum consists of discrete frequencies,¹² the spectrum of a nonperiodic signal contains in general all possible frequencies. Nevertheless, the essential parts of the spectra of practical signals are usually confined to relatively short segments of the frequency (ω) axis—an observation that is very useful in the processing of such signals.

¹²at ω_0 and its harmonics.

For instance, the spectrum of audible sounds such as speech and music extends from

about 20 Hz to about 20 kHz—a frequency range known as the **audio band**.

Here we should note that although some musical tones have frequencies above 20 kHz, the human ear is incapable of hearing frequencies that are much above 20 kHz. As another example, analog video signals have their spectra in the range of 0 MHz to 4.5 MHz.

We conclude this section by noting that a signal can be represented either by the manner in which its waveform varies with time, as for the voltage signal $v_a(t)$ shown in Fig. 1.3, or in terms of its frequency spectrum, as in Fig. 1.7. The two alternative representations are known as the time-domain representation and the frequency-domain representation, respectively. The frequency-domain representation of $v_a(t)$ will be denoted by the symbol $V_a(\omega)$.

1.2.3 Analog and Digital Signals

To clarify, the voltage signal depicted in **Fig. 1.4** is called an **analog signal**. The name derives from the fact that such a signal is **analogous** to the physical signal that it represents.

The magnitude of an analog signal can take on any value. That is, the amplitude of an analogue signal exhibits a continuous variation over its range of activity.

The vast majority of signals in the world around us are analog. Electronic circuits that process such signals are known as **analog circuits**.

An alternative form of signal representation is that of a sequence of numbers, each number representing the signal magnitude at an instant of time. The resulting signal is called a **digital signal**. To see how a signal can be represented in this form—that is, how signals can be converted from analog to digital form—consider **Fig. 1.5a**. Here the curve represents a voltage signal. At equal intervals along the time axis, we have marked the time instants t_0 , t_1 , t_2 , and so on. At each of these time instants, the magnitude of the signal is measured, a process known as **sampling**. **Fig. 1.5b** shows a representation of the signal of **Fig. 1.5a** in terms of its samples. The signal of **Fig. 1.5b** is defined only at the sampling instants; it no longer is a continuous function of time; rather, it is a **discrete-time** signal. However, since the magnitude of each sample can take any value in a continuous range, the signal in **Fig. 1.5b** is still an analog signal.

Now if we represent the magnitude of each of the signal samples in **Fig. 1.5b** by a number having a finite number of digits, then the signal amplitude will no longer be continuous; rather, it is said to be quantized, discretized, or digitized. The resulting digital signal then is simply a sequence of numbers that represent the magnitudes of the successive signal samples.

The choice of number system to represent the signal samples affects the type of digital signal produced and has a profound effect on the complexity of the digital circuits required to process the signals. It turns out the **binary** number system results in the simplest possible digital signals and circuits.




Figure 1.5: Sampling the continuous-time analog signal in (a) results in the discrete-time signal in (b).

In a binary system, each digit in the number takes on one of only two (2) possible values:

denoted 0 and 1.

Correspondingly, the digital signals in binary systems need have only two voltage levels, which can be labeled **low** and **high**.

As an example, in some of the digital circuits we will study, the levels are 0 V and +5 V. Figure 1.9 shows the time variation of such a digital signal. Observe that:

- the waveform is a pulse train with 0 V representing a 0 signal, or logic 0, and
- +5 V representing logic 1.

If we use N binary digits (bits) to represent each sample of the analog signal, then the digitised sample value can be expressed as:

$$D = b_0 2^0 + b_1 2^1 + b_2 2^2 + \dots + b_{N-1} 2^{N-1} \quad (1.4)$$

where $b_0, b_1, \dots, b_{N-1}$, denote the N bits and have values of 0 or 1. Here bit b_0 is the **least** significant bit (LSB), and bit b_{N-1} is the most significant bit (MSB). Conventionally, this binary number is written as $b_{N-1}, b_{N-2}, \dots, b_0$. We observe that such a representation quantizes the analog sample into one of 2^N levels. Obviously the greater the number of bits,¹³ the closer the digital word D approximates the magnitude of the analog sample. That is, increasing the number of bits reduces the **quantization error** and increases the resolution of the analog-to-digital conversion.

¹³i.e., the larger the N .

This improvement is, however, usually obtained at the expense of more complex and hence more costly circuit implementations.

It is not our purpose here to delve into this topic any deeper; we merely want to appreciate the nature of analog and digital signals. Nevertheless, it is an opportune time to introduce a very important circuit building block of modern electronic systems: the analog-to-digital converter (A/D or ADC)

shown in block form in Fig. 1.10.

The ADC accepts at its input the samples of an analog signal and provides for each input sample the corresponding N -bit digital representation (according to Eq. 1.3) at its N output terminals. Therefore although the voltage at the input might be, say, 6.51 V, at each of the output terminals (say, at the i th terminal), the voltage will be either low (0 V) or high (5 V) if b_i is supposed to be 0 or 1, respectively. The dual circuit of the ADC is the digital-to-analog converter (D/A or DAC). It converts an N -bit digital input to an analog output voltage.

Once the signal is in digital form, it can be processed using **digital circuits**. Of course, it goes without saying, digital circuits can deal also with signals which has no analogue origin, such as the signals that represent the various instructions of a digital computer.

Given digital circuits deal exclusively with binary signals, their design is simpler than that of analog circuits. Furthermore, digital systems can be designed using a relatively few different kinds of digital circuit blocks. However, a large number¹⁴ of each of these blocks are usually needed. Therefore the design of digital circuits poses its own set of challenges to the designer but provides reliable and economic implementations of a great variety of signal-processing functions, many of which are not possible with analog circuits.

¹⁴e.g., hundreds of thousands or even millions

At the present time, more and more of the signal-processing functions are being performed digitally. Examples around us abound:

from the digital watch and the calculator to digital audio systems, digital cameras, and digital television.

Moreover, some long-standing analog systems such as the telephone communication system are now almost entirely digital. And we should not forget the most important of all digital systems, the digital computer.

Although the digital processing of signals is at present all-pervasive, there remain many signal-processing functions that are best performed by analog circuits.

Many electronic systems include both analog and digital parts. It follows that a good electronics engineer must be proficient in the design of both analog and digital circuits, or mixed-signal or mixed-mode design as it is currently known. Such is the aim of this book.

Information: Analog v. Digital Circuit Engineers

As digital became the preferred implementation of more and more signal-processing functions, the need arose for greater numbers of digital circuit design engineers. Yet despite predictions made periodically that the demand for analog circuit design engineers would lessen, this has not been the case. Rather, the demand for analog engineers has, if anything, increased. What is true, however, is that the skill level required of analog engineers has risen. Not only are they asked to design circuits of greater sophistication and tighter specifications, but they also have to do this using technologies that are optimized for digital (and not analog) circuits. This is dictated by economics, as digital

usually constitutes the larger part of most systems.

1.3 Amplifiers

In this section, we will look at the most fundamental signal-processing function, one that is implemented in some shape or form in almost every electronic system, namely, **signal amplification**. We will study the amplifier as a circuit building block. That is, we will consider its external characteristics for now.

1.3.1 Signal Amplification

From a conceptual point of view the simplest signal-processing task is **signal amplification**. The need for amplification is required as transducers provide signals that are said to be “weak”, that is, in the microvolt (μV) or millivolt (mV) range and possessing minuscule energy. Such signals are too small for reliable processing, and processing is much easier if the signal magnitude is made larger. The functional block that accomplishes this task is the signal amplifier.

It is useful at this point to discuss the need for **linearity** in amplifiers. Special care needs to be taken in the amplification of a signal, so the information contained in the signal is **not changed and no new information is introduced**. Therefore when we feed the signal shown in **Fig. 1.4** to an amplifier, we want to make sure the output signal of the amplifier to be an **exact replica of the input**, except of course for having larger magnitude.

In other words, the “wiggles” in the output waveform needs to be identical to those in the input waveform. Any change in waveform is considered to be distortion and is obviously undesirable.

An amplifier which preserves the details of the signal waveform is characterised by the relationship:

$$v_o(t) = Av_i(t) \quad (1.5)$$

where $v_i(t)$ and $v_o(t)$ are the input and output signals, respectively, and A is a constant representing the magnitude of amplification, known as **amplifier gain**.

As can be seen, Eq. (1.5) is of a **linear** relationship, therefore the amplifier it describes is a **linear amplifier**. It should be trivial to reason that if the relationship between v_o and v_i contains higher powers of v_i , then the waveform of v_o will no longer be identical to that of v_i .

The amplifier is then said to exhibit **non-linear** distortion.

The amplifiers we have discussed up to now are primarily intended to operate on very small input signals. Their primary purpose is to make the signal magnitude larger, and therefore they are thought of as **voltage amplifiers**.¹⁵



¹⁵The preamplifier in the home stereo system is an example of a voltage amplifier.

At this time we wish to mention another type of amplifier, namely, the **power amplifier**.

Such an amplifier may provide only a modest amount of voltage gain but substantial current gain. Therefore, while absorbing little power from the input signal source to which it is connected, often a pre-amplifier, it delivers large amounts of power to its load.

An example is found in the power amplifier of the home stereo system, whose purpose is to provide sufficient power to drive the loudspeaker, which is the amplifier load.

Here we should note that the loudspeaker is the output transducer of the stereo system; it converts the electric output signal of the system into an acoustic signal. A further appreciation of the need for linearity can be acquired by reflecting on the power amplifier. A linear power amplifier causes both soft and loud music passages to be reproduced without distortion.




Figure 1.6: Power amplifier by Skyworks Solutions in a Smartphone.

1.3.2 Amplifier Circuit Symbol

The signal amplifier is obviously a two-port circuit. Its function is conveniently represented by the circuit symbol of Fig. 1.11(a). This symbol clearly distinguishes the input and output ports and indicates the direction of signal flow.

Therefore, in subsequent diagrams it will **NOT** be necessary to label the two (2) ports as **input** and **output**. For generality we have shown the amplifier to have two input terminals that are distinct from the two output terminals. A more common situation is illustrated in Fig. 1.11(b), where a common terminal exists between the input and output ports of the amplifier. This common terminal is used as a reference point and is called the **circuit ground**.

1.3.3 Voltage Gain

A linear amplifier accepts an input signal $v_i(t)$ and provides at the output, across a load resistance R_t (see Fig. 1.12(a)), an output signal $v_o(t)$ that is a **magnified replica** of $v_i(t)$. The voltage gain of the amplifier is therefore defined by:

$$\text{Voltage gain } (A_v) = \frac{v_o}{v_i} \quad (1.6)$$

Fig. 1.12(b) shows the **transfer characteristic** of a linear amplifier. If we apply to the input of this amplifier a sinusoidal voltage of amplitude $\hat{V}$, we obtain at the output a sinusoid of amplitude $A_v \hat{V}$.

1.3.4 Power Gain and Current Gain

An amplifier increases the signal power. This is an important feature that distinguishes an amplifier from a transformer.

In the case of a transformer, while the voltage delivered to the load could be greater than the voltage feeding the input side, called the **primary**, the power delivered to the load¹⁶ is less than or at most equal to the power supplied by the signal source.

¹⁶from the secondary side of the transformer.

On the other hand, an amplifier provides the load with power greater than that obtained from the signal source. That is, amplifiers have **power gain**.

The **power gain** of the amplifier in Fig. 1.12(a) is defined as

$$\text{Power gain} = (A_p) \equiv \frac{\text{load power } (P_L)}{\text{input power } (P_I)} = \frac{v_o i_o}{v_i i_i} \quad (1.7)$$

where i_o is the current that the amplifier delivers to the load (R_L), $i_o = v_o/R_L$, and i_i is the current the amplifier draws from the signal source. The current gain of the amplifier is defined as

$$\text{Current gain } (A_i) \equiv \frac{i_o}{i_i} \quad (1.8)$$

From Eq. (1.6) to Eq. (1.8) we note that:

$$A_n = A_v A_i \quad (1.9)$$

1.3.5 Expressing Gain in Decibels

The amplifier gains defined previously are ratios of similarly dimensioned quantities. Therefore they will be expressed either as dimensionless numbers or, for emphasis,

- as V/V for the voltage gain,
- A/A for the current gain, and
- W/W for the power gain.

Alternatively, for a number of reasons, some of them historic, electronics engineers express amplifier gain with a **logarithmic** measure. Specifically the voltage gain A_n can be expressed as:

$$\text{Voltage gain in decibels} = 20 \log |A_n| \text{ dB}$$

and the current gain A_i can be expressed as:

$$\text{Current gain in decibels} = 20 \log |A_i| \text{ dB}$$

Since power is related to voltage (or current) squared, the power gain A_p can be expressed in decibels as:

$$\text{Power gain in decibels} = 10 \log A_p \text{ dB}$$

The absolute values of the voltage and current gains are used because in some cases A_v or A_i will be a negative number.

A negative gain A_v simply means that there is a 180° phase difference between input and output signals. It does **NOT** imply that the amplifier is **attenuating** the signal.

On the other hand, an amplifier whose voltage gain is, say, -20 dB is in fact attenuating the input signal by a factor of 10 (i.e., $A_v = 0.1 \text{ V/V}$).

1.3.6 The Amplifier Power Supplies

Given the power delivered to the load is greater than the power drawn from the signal source, and important question to ask here is:

where does the additional power come from?

The answer is found by observing that amplifiers need Direct Current (DC) power supplies for their operation. These DC sources supply the extra power delivered to the load as well as any power that might be dissipated in the internal circuit of the amplifier.¹⁷ In Fig. 1.12(a) we have not explicitly shown these DC sources.

¹⁷such power is converted to heat.

Figure 1.13(a) shows an amplifier which requires two (2) DC sources:

1. one positive of value V_{CC} , and
2. one negative of value V_{EE} .

The amplifier has two terminals, labeled V^+ and V^- , for connection to the DC supplies. For the amplifier to operate, the terminal labeled V^+ has to be connected to the positive side of a DC source whose voltage is V_{CC} and whose negative side is connected to the circuit ground. Also, the terminal labeled V^- has to be connected to the negative side of a DC source whose voltage is V_{EE} and whose positive side is connected to the circuit ground.

Now, if the current drawn from the positive supply is denoted I_{CC} and that from the negative supply is I_{EE} (see Fig. 1.13a), then the DC power delivered to the amplifier is

$$P_{dc} = V_{CC}I_{CC} + V_{EE}I_{EE}$$

If the power dissipated in the amplifier circuit is denoted as $P_{dissipated}$, the power-balance equation for the amplifier can be written as

$$P_{dc} + P_i = P_L + P_{dissipated}$$

where P_I is the power drawn from the signal source and P_L is the power delivered to the load. Given the power drawn from the signal source is usually small, the amplifier power efficiency is defined as

$$\eta \equiv \frac{P_L}{P_{dc}} \times 100 \quad (1.10)$$

The power efficiency is an important performance parameter for amplifiers that handle large amounts of power.

Such amplifiers, called power amplifiers, are used, for example, as output amplifiers of stereo systems.

to simplify circuit diagrams, we shall adopt the convention illustrated in Fig. 1.13(b). Here the V^+ terminal is shown connected to an arrowhead pointing upward and the V^- terminal to an arrowhead pointing downward. The corresponding voltage is indicated next to each arrowhead. Note that in many cases we will not explicitly show the connections of the amplifier to the DC power sources.

Finally, we note that some amplifiers require only one power supply.

From the above example we observe that the amplifier converts some of the DC power it draws from the power supplies to signal power that it delivers to the load.

1.3.7 Amplifier Saturation

From a practical point-of-view, the amplifier transfer characteristic remains linear over **only a limited range of input and output voltages**. For an amplifier operated from two power supplies the output voltage cannot exceed a specified positive limit and cannot decrease below a specified negative limit.

The resulting transfer characteristic is shown in Fig. 1.14, with the positive and negative saturation levels denoted L_+ and L_- , respectively. Each of the two saturation levels is usually within a fraction of a volt of the voltage of the corresponding power supply.

Obviously, to avoid distorting the output signal waveform, the input signal swing must be kept within the linear range of operation,

$$\frac{L_-}{A_n} \leq v_i \leq \frac{L_+}{A_n}$$

In Fig. 1.14, which shows two input waveforms and the corresponding output waveforms, the peaks of the larger waveform have been clipped off because of amplifier saturation.

1.3.8 Symbol Convention

At this point, it is important we set up some standard terminology we shall use throughout the lecture.

A current ($i_c(t)$) consists of a DC component I_c on which is superimposed a sinusoidal component (i.e., Alternating Current (AC)) $i_c(t)$ whose peak amplitude is I_c . Please observe that at a time t , the **total instantaneous** current $i_c(t)$ is the **sum** of the DC current I_c and the signal current $i_c(t)$:

$$i_c(t) = I_c + i_c(t), \quad (1.11)$$

where the signal current is given by

$$i_s(t) = I_s \sin \omega t$$

Therefore, we state some conventions:

- Total instantaneous quantities are denoted by a lowercase symbol with uppercase subscript(s), for example, $i_c(t)$, $v_{DS}(t)$.
- Direct-current (dc) quantities are denoted by an uppercase symbol with uppercase subscript(s), for example, I_c , V_{DS} .
- Incremental signal quantities are denoted by a lowercase symbol with lowercase subscript(s), for example, $i_c(t)$, $v_{gs}(t)$.
- If the signal is a sine wave, then its amplitude is denoted by an uppercase symbol with lowercase subscript(s), for example, I_c , V_{gs} .
- DC power supplies are denoted by an uppercase letter with a double-letter uppercase subscript, for example, V_{CC} , V_{DD} . A similar notation is used for the DC current drawn from the power supply, for example, I_{CC} , I_{DD} .



1.4 Circuit Models for Amplifiers

A substantial part of this lecture will focus on the design of amplifier circuits which use transistors of different types. Such circuits will vary in complexity from those using a single transistor to those with 20 or more devices. To apply the resulting amplifier circuit as a building block in a system, we need to be able to characterise¹⁸ its terminal behaviour.

¹⁸or model.

In this section, we will study simple but effective amplifier models. These models apply irrespective of the complexity of the internal circuit of the amplifier. The values of the model parameters can be found either by analyzing the amplifier circuit or by performing measurements at the amplifier terminals.

1.4.1 Voltage Amplifiers

Figure 1.16(a) shows a circuit model for the voltage amplifier. The model consists of a voltage-controlled voltage source having a gain factor A_{vo} , an input resistance R_i that accounts for the fact that the amplifier draws an input current from the signal source, and an output resistance R_o , that accounts for the change in output voltage as the amplifier is called upon to supply output current to a load. To be specific, we show in Fig. 1.16(b) the amplifier model fed with a signal voltage source v_s having a resistance R_s and connected at the output to a load resistance R_L . The nonzero output resistance R_o causes only a fraction of $A_{vo}v_i$ to appear across the output.

Using the voltage-divider rule we obtain

$$v_o = A_{vo}v_i \frac{R_L}{R_L + R_o} \quad \text{therefore Voltage Gain is} \quad A_v \equiv \frac{v_o}{v_i} = A_{vo} \frac{R_L}{R_L + R_o} \quad (1.12)$$

We can see that to **NOT** lose gain in coupling the amplifier output to a load, the output resistance (R_o) should be **much smaller** than the load resistance (R_L).

For a given R_L one must design the amplifier so R_o is much smaller than R_L .

Furthermore, there are applications in which R_L is known to vary over a certain range. To keep the output voltage v_o as constant as possible, the amplifier is designed with R_o much smaller than the lowest value of R_L . An ideal voltage amplifier is one with $R_o = 0$.

Eq. (1.12) indicates also that for $R_L = \infty$, $A_v = A_{vo}$. Therefore A_{vo} is the voltage gain of the **unloaded amplifier**, or the open-circuit voltage gain. It should also be clear in specifying the voltage gain of an amplifier, one must also specify the value of load resistance at which this gain is measured or calculated.

If a load resistance is not specified, it is normally assumed that the given voltage gain is the open-circuit gain A_{vo} .

The finite input resistance R_i introduces another voltage-divider action at the input, with the result that only a fraction of the source signal v_s actually reaches the input terminals of the amplifier:

$$v_i = v_s \frac{R_i}{R_i + R_s} \quad (1.13)$$

It follows that, to not lose a significant portion of the input signal in coupling the signal source to the amplifier input, the amplifier must be designed to have an input resistance R_i much greater than the resistance of the signal source, $R_i \gg R_s$.

Furthermore, there are applications in which the source resistance is known to vary over a certain range. To minimize the effect of this variation on the value of the signal that appears at the input of the amplifier, the design ensures that R_i is much greater than the largest value of R_s . An ideal voltage amplifier is one with $R_i = \infty$. In this ideal case both the current gain and power gain become infinite.

The overall voltage gain (v_o/v_s) can be found by combining Eqs. (1.12) and (1.13),

$$\frac{v_o}{v_s} = A_{vo} \frac{R_i}{R_i + R_s} \frac{R_L}{R_i + R_o}$$

There are situations in which one is interested not in voltage gain but only in a significant power gain. For instance, the source signal can have a respectable voltage but a source resistance that is much greater than the load resistance. Connecting the source directly to the load would result in significant signal attenuation. In such a case, one requires an amplifier with a high input resistance (much greater than the source resistance) and a low output resistance (much smaller than the load resistance) but with a modest voltage gain (or even unity gain).


Such an amplifier is referred to as a **buffer amplifier**.¹⁹

1.4.2 Cascaded Amplifiers

To meet given amplifier specifications, we often need to design the amplifier as a cascade of two or more stages. The stages are usually not identical; rather, each is designed to serve a specific purpose. For instance, to provide the overall amplifier with a large input resistance, the first stage is usually required to have a large input resistance. Also, in order to equip the overall amplifier with a low output resistance, the final stage in the cascade is usually designed to have a low output resistance. To illustrate the analysis and design of cascaded amplifiers, we consider a practical example.

A few comments need to be mentioned here.

To avoid losing signal strength at the amplifier input where the signal is usually very small, the first stage is designed to have a relatively large input resistance ($1M\Omega$), which is much larger than the



¹⁹a unity gain amplifier that copies a signal from one circuit to another while transforming its electrical impedance to provide a more ideal source (with a lower output impedance for a voltage buffer or a higher output impedance for a current buffer). This "buffers" the signal source in the first circuit against being affected by currents from the electrical load of the second circuit and may simply be called a buffer or follower when context is clear.



source resistance. The trade-off appears to be a moderate voltage gain (10 V/V). The second stage does not need to have such a high input resistance; rather, here we need to realize the bulk of the required voltage gain. The third and final, or output, stage is not asked to provide any voltage gain; rather, it functions as a buffer amplifier, providing a relatively large input resistance and a low output resistance, much lower than R_L . It is this stage that enables connecting the amplifier to the 100- Ω load. These points can be made more concrete by solving the following exercises. In so doing, observe that in finding the gain of an amplifier stage in a cascade amplifier, the loading effect of the succeeding amplifier stage must be taken into account as we have done in the above example.

1.4.3 Other Amplifier Types

In the design of an electronic system, the signal of interest²⁰ can be either a voltage or a current. For instance, some transducers have very high output resistances and can be more appropriately modeled as current sources. Similarly, there are applications in which the output current rather than the voltage is of interest. Therefore, although it is the most popular, the voltage amplifier considered above is just one of four possible amplifier types. The other three are the current amplifier, the transconductance amplifier, and the transresistance amplifier. Table 1.1 shows the four amplifier types, their circuit models, the definition of their gain parameters, and the ideal values of their input and output resistances.

²⁰whether at the system input, at an intermediate stage, or at the output

1.4.4 Relationships between the Four Amplifier Models

Although for a given amplifier a particular one of the four models in Table 1.1 is most preferable, any of the four can be used to model any amplifier. In fact, simple relationships can be derived to relate the parameters of the various models. For instance, the open-circuit

voltage gain A_{vo} can be related to the short-circuit current gain A_{is} as follows: The open-circuit output voltage given by the voltage amplifier model of Table 1.1 is $A_{vo}v_i$. The current amplifier model in the same table gives an open-circuit output voltage of $A_{is}R_i$. Equating these two values and noting that $i_i = v_i/R_i$ gives

$$A_{vo} = A_{is} \left(\frac{R_o}{R_i} \right) \quad (1.14)$$

Similarly, we can show that

$$A_{\mu\rho} = G_m R_\rho \quad (1.15)$$

and

$$A_{vo} = \frac{R_m}{R_i} \quad (1.16)$$

The expressions in Eqs. (1.14) to (1.16) can be used to relate any two of the gain parameters A_{vo} , A_{is} , G_m , and R_m .





Type	Circuit Model	Gain Parameter	Ideal Characteristics
Voltage Amplifier		Open-Circuit Voltage Gain $A_{vo} \equiv \frac{v_o}{v_i} \Big _{i_o=0} \quad V \cdot V^{-1}$	$R_i = \infty$ $R_o = 0$
Current Amplifier		Short-Circuit Voltage Gain $A_{is} \equiv \frac{i_o}{i_i} \Big _{v_o=0} \quad A \cdot A^{-1}$	$R_i = 0$ $R_o = \infty$
Transconductance Amplifier		Short-Circuit Transconductance $G_m \equiv \frac{i_o}{v_i} \Big _{v_o=0} \quad A \cdot V^{-1}$	$R_i = \infty$ $R_o = \infty$
Transresistance Amplifier		Open-Circuit Transresistance $R_m \equiv \frac{v_o}{i_i} \Big _{i_o=0} \quad V \cdot A^{-1}$	$R_i = 0$ $R_o = 0$

Figure 1.7
The four major amplifier types.

1.4.5 Determining Input and Output Resistance

From the amplifier circuit models given in Table 1.1, we observe that the input resistance R_i of the amplifier can be determined by applying an input voltage v_i and measuring (or calculating) the input current i_i ; that is, $R_i = v_i/i_i$. The output resistance is found as the ratio of the open-circuit output voltage to the short-circuit output current. Alternatively, the output resistance can be found by eliminating the input signal source (then i_i and v_i will both be zero) and applying a voltage signal v_x to the output of the amplifier, as shown in Fig. 1.18. If we denote the current drawn from v_x into the output terminals as i_x ,²¹ then $R_o = v_x/i_x$.

²¹note that i_x is opposite in direction to i_o .

Although these techniques are conceptually correct, in actual practice more refined methods are employed in measuring R_i , and R_o .

1.4.6 Unilateral Models

The amplifier models considered above are **unilateral**; that is, signal flow is unidirectional, from input to output. Most real amplifiers show some reverse transmission, which is usually undesirable but must nonetheless be modeled. We shall not pursue this point further at this time except to mention that more complete models for linear two-port networks are given in Appendix C. Also, in later chapters, we will find it necessary in certain cases to augment the models of Table 1.1 to take into account the nonunilateral nature of some transistor amplifiers. Figure 1.18 Determining the output resistance.



1.5 Frequency Response of Amplifiers

We now know the input signal to an amplifier can always be expressed as the **sum of sinusoidal signals**. From this reasoning, it follows that an important characterisation of an amplifier is in terms of its response to input sinusoids of different frequencies.

Such a characterization of amplifier performance is known as the **amplifier frequency response**.

1.5.1 Measuring the Amplifier Frequency Response

We shall introduce the subject of amplifier frequency response by showing how it can be measured. **Fig. 1.8** depicts a linear voltage amplifier fed at its input with a sine-wave signal of amplitude V_i , and frequency ω .

As the figure indicates, the signal measured at the amplifier output also is sinusoidal with exactly the same frequency ω . This is an important point to note: Whenever a sine-wave signal is applied to a linear circuit, the resulting output is sinusoidal with the same frequency as the input. In fact, the sine wave is the only signal that does not change shape as it passes through a linear circuit. Observe, however, that the output sinusoid will in general have a different amplitude and will be shifted in phase relative to the input. The ratio of the amplitude of the output sinusoid (V_o) to the amplitude of the input sinusoid (V_i) is the magnitude of the amplifier gain (or transmission) at the test frequency ω .

Also, the angle ϕ is the phase of the amplifier transmission at the test frequency ω . If we denote the **amplifier transmission**, or **transfer function** as it is more commonly known, by $T(\omega)$, then:

$$|T(\omega)| = \frac{V_o}{V_i} \quad \text{and} \quad \angle T(\omega) = \phi$$

The response of the amplifier to a sinusoid of frequency ω is completely described by $|T(\omega)|$ and $\angle T(\omega)$. Now, to obtain the complete frequency response of the amplifier we simply change the frequency of the input sinusoid and measure the new value for $|T|$ and $\angle T$. The end result will be a table and/or graph of gain magnitude $[|T(\omega)|]$ versus frequency and a table and/or graph of phase angle $[\angle T(\omega)]$ versus frequency. These two plots together constitute the frequency response of the amplifier; the first is known as the **magnitude** or **amplitude** response, and the second is the phase response.




Figure 1.8
Measuring the frequency response of a linear amplifier: At the test frequency, the amplifier gain is characterized by its magnitude (V_o/V_i) and phase .



Finally, we should mention that it is a common practice to express the magnitude of transmission in decibels and thus plot $20 \log |T(\omega)|$ versus frequency.

1.5.2 Amplifier Bandwidth

Figure 1.21 shows the magnitude response of an amplifier. It indicates that the gain is almost constant over a wide frequency range, roughly between ω_1 and ω_2 . Signals whose frequencies are below ω_1 or above ω_2 , will experience lower gain, with the gain decreasing as we move farther away from ω_1 and ω_2 . The band of frequencies over which the gain of the amplifier is almost constant, to within a certain number of decibels (usually 3 dB), is called the **amplifier bandwidth**. Normally the amplifier is designed so that its bandwidth coincides with the spectrum of the signals it is required to amplify. If this were not the case, the amplifier would distort the frequency spectrum of the input signal, with different components of the input signal being amplified by different amounts.

1.5.3 Evaluating the Frequency Response of Amplifiers

Above, we described the method used to measure the frequency response of an amplifier. We now briefly discuss the method for analytically obtaining an expression for the frequency response. What we are about to say is just a preview of this important subject, whose detailed study is in Chapter 10. To evaluate the frequency response of an amplifier, one has to analyze the amplifier equivalent circuit model, taking into account all reactive components.²² Circuit analysis proceeds in the usual fashion but with inductances and capacitances represented by their reactances. An inductance L has a reactance or impedance $j\omega L$, and a capacitance C has a reactance or impedance $1/j\omega C$ or, equivalently, a susceptance or admittance $j\omega C$. Therefore in a frequency-domain analysis we deal with impedances and/or admittances. The result of the analysis is the amplifier transfer function $T(\omega)$:

$$T(\omega) = \frac{V_o(\omega)}{V_i(\omega)}$$

where $V_i(\omega)$ and $V_o(\omega)$ denote the input and output signals, respectively. $T(\omega)$ is generally a complex function whose magnitude $|T(\omega)|$ gives the magnitude of transmission or the magnitude response of the amplifier. The phase of $T(\omega)$ gives the phase response of the amplifier.

In the analysis of a circuit to determine its frequency response, the algebraic manipulations can be considerably simplified by using the **complex frequency variable** s . In terms of s , the impedance of an inductance L is sL and that of a capacitance C is $1/sC$. Replacing the reactive elements with their impedances and performing standard circuit analysis, we obtain the transfer function $T(s)$ as

$$T(s) \equiv \frac{V_o(s)}{V_i(s)}$$

Subsequently, we replace s by $j\omega$ to determine the transfer function for **physical frequencies**, $T(j\omega)$. Note that $T(j\omega)$ is the same function we called $T(\omega)$ above;²³ the additional j is included to emphasize that $T(j\omega)$ is obtained from $T(s)$ by replacing s with $j\omega$.

²²Note that in the models considered in previous sections no reactive components were included. These were simplified models and cannot be used alone to predict the amplifier frequency response.

²³At this stage, we are using s simply as a shorthand for $j\omega$.




Figure 1.9
Two examples of STC networks: (a) a low-pass network and (b) a high-pass network.

1.5.4 Single-Time-Constant Networks

When analyzing amplifier circuits to determine their frequency response, the knowledge of the frequency-response characteristics of single-time-constant (STC) networks are always useful. An STC network is one that is composed of, or can be reduced to, one reactive component²⁴ and one resistance.

²⁴inductance or capacitance.

Examples are shown in Fig. 1.22.

An STC network formed of an inductance L and a resistance R has a time constant $\tau = L/R$. The time constant τ of an STC network composed of a capacitance C and a resistance R is given by $\tau = CR$.

At this point we need in particular the frequency-response results; we will, in fact, briefly discuss this important topic now.

Most STC networks can be classified into two (2) categories:²⁵

²⁵An important exception is the all-pass STC network

- low pass (LP), and
- High-pass.

with each of the two categories displaying distinctly different signal responses. As an example, the STC network shown in Fig. 1.22(a) is of the *low-pass* type and that in Fig. 1.22(b) is of the *high-pass* type. To see the reasoning behind this classification, observe that the transfer function of each of these two circuits can be expressed as a voltage-divider ratio, with the divider composed of a resistor and a capacitor. Now, recalling how the impedance of a capacitor varies with frequency ($Z = 1/j\omega C$), it is easy to see that the transmission of the circuit in Fig. 1.22(a) will decrease with frequency and approach zero as ω approaches ∞ .

Therefore the circuit of Fig. 1.22(a) acts as a *low-pass filter*;²⁶ it passes low-frequency, sine-wave inputs with little or no attenuation (at $\omega = 0$, the transmission is unity) and attenuates high-frequency input sinusoids. The circuit of Fig. 1.22(b) does the opposite; its transmission is unity at $\omega = \infty$ and decreases as ω is reduced, reaching 0 for $\omega = 0$. The latter circuit, therefore, performs as a

²⁶A filter is a circuit that passes signals in a specified frequency band (the filter passband) and stops or severely attenuates (filters out) signals in another frequency band (the filter stopband).

high-pass filter.

Table 1.2 provides a summary of the frequency-response results for STC networks of both types. Also, sketches of the magnitude and phase responses are given in Figs. 1.23 and 1.24. These frequency-response diagrams are known as **Bode plots**, and the 3-dB frequency (ω_0) is also known as the **corner frequency**, **break frequency**, or **pole frequency**. The reader is urged to become familiar with this information and to consult Appendix E if further clarifications are needed. In particular, it is important to develop a facility for the rapid




Figure 1.10

determination of the time constant τ of an STC circuit. The process is very simple: Set the independent voltage or current source to zero; "grab hold" of the two terminals of the reactive element (capacitor C or inductor L); and determine the equivalent resistance R that appears between these two terminals. The time constant is then CR or L/R .

Information: Bode Plots

In the 1930s, while working at Bell Labs, Hendrik Bode devised a simple but accurate method for using linearized asymptotic responses to graph gain and phase shift against frequency on a logarithmic scale. Such gain and phase presentations, together called Bode plots, have enormous importance in the design and analysis of the frequency-dependent behavior of systems large and small.

1.5.5 Classification of Amplifiers Based on Frequency Response

Amplifiers can be classified based on the **shape of their magnitude-response curve**. Figure 1.26 shows typical frequency-response curves for various amplifier types. In Fig. 1.26(a) the gain remains constant over a wide frequency range, but falls off at low and high frequencies.

This type of frequency response is common in audio amplifiers.

Internal capacitances in the device²⁷ cause the fall-off of gain at high frequencies, just as C_i did in the circuit of Example 1.5.

²⁷Such as that of a transistor

On the other hand, the falloff of gain at low frequencies is usually caused by coupling capacitors used to connect one amplifier stage to another, as indicated in Fig. 1.27. This practice is usually adopted



to simplify the design process of the different stages. The coupling capacitors are usually chosen quite large²⁸ so their reactance (impedance) is small at the frequencies of interest. Nevertheless, at sufficiently low frequencies the reactance of a coupling capacitor will become large enough to cause part of the signal being coupled to appear as a voltage drop across the coupling capacitor, therefore not reaching the subsequent stage. Coupling capacitors will thus cause loss of gain at low frequencies and cause the gain to be zero at dc. This is not at all surprising, since from Fig. 1.27 we observe that the coupling capacitor, acting together with the input resistance of the subsequent stage, forms a high-pass STC circuit. It is the frequency response of this high-pass circuit that accounts for the shape of the amplifier frequency response in Fig. 1.26(a) at the low-frequency end.

²⁸a fraction of a microfarad to a few tens of microfarads

There are many applications in which it is important that the amplifier maintain its gain at low frequencies down to dc. Furthermore, monolithic IC technology does not allow the fabrication of large coupling capacitors. Therefore IC amplifiers are usually designed as directly coupled or DC amplifiers.²⁹

²⁹as opposed to capacitively coupled, or ac amplifiers.

In a number of applications, such as in the design of radio and TV receivers, the need arises for an amplifier whose frequency response peaks around a certain frequency³⁰ and falls off on both sides of this frequency, as shown in Fig. 1.26(c). Amplifiers with such a response are called **tuned amplifiers**, **bandpass amplifiers**, or **bandpass filters**.

³⁰called the **center frequency**

A tuned amplifier forms the heart of the front-end or tuner of a communication receiver; by adjusting its center frequency to coincide with the frequency of a desired communications channel (e.g., a radio station), the signal of this particular channel can be received while those of other channels are attenuated or filtered out.

Chapter 2

Operational Amplifiers

Table of Contents

2.1	Introduction	29
2.2	The Ideal Op Amp	31
2.3	The Inverting Amplifier	35
2.4	Non-Inverting Amplifier	40
2.5	Difference Amplifiers	43
2.6	Integrators and Differentiators	50
2.7	DC Imperfections	55
2.8	Finite Open-Loop Gain and Bandwidth	60
2.9	Large-Signal Operation of Op Amps	63

2.1 Introduction

Having learned basic amplifier concepts and terminology in our previous chapter, we now have the necessary tools to study a circuit building block of **universal importance**:

The operational amplifier, or simply **op-amp**.

Op amps have been in use for a long time, with their initial applications being primarily in the areas of **analog computation** and **sophisticated instrumentation**. Early op-amps were constructed from discrete components¹, and their cost comparatively high. In the mid 1960s is the first IC op-amp was produced. This was made up of a relatively large number of transistors and resistors all on the same silicon chip. Although its characteristics were poor² and its price was still quite high, its



Figure 2.1
On of the first commercially available op-amps, the $\mu A709$.

¹vacuum tubes and then transistors, and resistors

²by today's standards.

appearance signaled a new era in electronic circuit design.

Engineers started using op amps in large quantities, which caused their price to significantly drop. They also demanded better-quality op amps. Semiconductor manufacturers responded quickly, and within the span of a few years, high-quality op amps became available at extremely low prices³ from a large number of suppliers.

³It is more than possible to buy a dozen of IC op-amps for less than a euro.

One of the reasons for the popularity of the op amp is its **versatility**. As we will shortly see in this chapter, we can do almost anything with op amps. Equally important is the fact that the IC op amp has characteristics that closely approach the assumed ideal. This implies that it is quite easy to design circuits using the IC op amp. Also, op-amp circuits work at performance levels that are quite close to those predicted theoretically. It is for this reason that we are studying op amps at this early stage.

As already implied, an IC op amp is made up of a large number⁴ of transistors together with resistors, and one capacitor connected in a rather complex circuit.⁵

⁴about 20

Given we have **NOT** yet studied transistor circuits, the circuit inside the op amp will not be discussed in this chapter.

Rather, we will treat the op amp as a circuit building block and study its terminal characteristics and its applications. This approach is quite satisfactory in many op-amp applications.



⁵An example of an IC op-amp, LM358 Dual Op-Amp IC.

Information: The Traitorous Eight

The *traitorous eight* was a group of eight (8) employees who left **Shockley Semiconductor Laboratory** in 1957 to found **Fairchild Semiconductor**. William Shockley had in 1956 recruited a group of young Ph.D. graduates with the goal to develop and produce new semiconductor devices. While Shockley had received a Nobel Prize in Physics and was an experienced researcher and teacher, his management of the group was authoritarian and unpopular. This was accentuated by Shockley's research focus not proving fruitful. After the demand for Shockley to be replaced was rebuffed, the eight left to form their own company.



Shockley described their leaving as a "betrayal". The eight who left Shockley Semiconductor were Julius Blank, Victor Grinich, Jean Hoerni, Eugene Kleiner, Jay Last, Gordon Moore, Robert Noyce, and Sheldon Roberts. In August 1957, they reached an agreement with Sherman Fairchild, and on September 18, 1957, they formed Fairchild Semiconductor. The newly founded Fairchild Semiconductor soon grew into a leader in the semiconductor industry.

In 1960, it became an incubator of Silicon Valley and was directly or indirectly involved in the creation of dozens of corporations, including **Intel** and **AMD**. These many spin-off companies came to be known as "Fairchildren".

Figure 2.2

The traitorous eight. From left to right: Gordon Moore, C. Sheldon Roberts, Eugene Kleiner, Robert Noyce, Victor Grinich, Julius Blank, Jean Hoerni and Jay Last (1960).

2.2 The Ideal Op Amp

2.2.1 Terminals of the Element

From a signal point of view the op-amp has three (3) terminal

two (2) input terminals and one (1) output terminal.

Fig. 2.3 shows the symbol we shall use to represent the op amp. Terminals 1 and 2 are input terminals, and terminal 3 is the output terminal. As explained in the previous Chapter, amplifiers require DC power to operate.⁶ Most IC op-amps require two (2) DC power supplies, as shown in **Fig. 2.4**. Two terminals, 4 and 5, are brought out of the op-amp package and connected to a positive voltage V_{CC} and a negative voltage $-V_{EE}$, respectively. In Fig. 2(b) we explicitly show the two dc power supplies as batteries with a common ground. It is interesting to note that the reference grounding point in op-amp circuits is just the common terminal of the two power supplies; that is, no terminal of the op-amp package is physically connected to ground. In what follows we will not, for simplicity, explicitly show the op-amp power supplies.




Figure 2.3
Circuit symbol for the standard op-amp.

⁶ The power to amplify a given signal must come from somewhere.

In addition to the three signal terminals and the two power-supply terminals, an op amp may have other terminals for specific purposes. These other terminals can include terminals for frequency compensation and terminals for offset pulling.




Figure 2.4
The op amp shown connected to dc power supplies.



2.2.2 Function and Characteristics

We now consider the circuit function of the op amp. The op amp is designed to **sense the difference** between the voltage signals applied at its two (2) input terminals;⁷ multiply this by a number A , and cause the resulting voltage $A(v_2 - v_1)$ to appear at output terminal 3. Thus $v_3 = A(v_2 - v_1)$. Here it should be emphasized that when we talk about the voltage at a terminal we mean the voltage between that terminal and ground; thus v_1 means the voltage applied between terminal 1 and ground.

⁷i.e., the quantity $v_2 - v_1$

The ideal op amp is **NOT** supposed to draw any input current.

that is, the signal current into terminal 1 and the signal current into terminal 2 are both zero. In other words, the input impedance of an ideal op amp is supposed to be infinite.

How about the output terminal 3?

This terminal is supposed to act as the output terminal of an ideal voltage source. That is, the voltage between terminal 3 and ground will always be equal to $A(v_2 - v_1)$, independent of the current that may be drawn from terminal 3 into a load impedance.

In other words, the output impedance of an ideal op amp is supposed to be zero.

Putting together all of the above, we arrive at the equivalent circuit model shown in **Fig. 2.5**. Note that the output is in phase with (as the same sign as) v_2 and is out of phase with (has the opposite sign of) v_1 .

For this reason:

- input terminal 1 is called the **inverting input terminal** and is distinguished by a "-" sign,
- while input terminal 2 is called the **non-inverting input terminal** and is distinguished by a "+" sign.




Figure 2.5
Equivalent circuit of the ideal op amp.

As can be seen from **Fig. 2.5**, the op amp responds only to the *difference* signal $v_2 - v_1$ and hence ignores any signal common to both inputs. That is, if $v_1 = v_2 = 1$ V, then the output will (ideally) be zero. We call this property **common-mode rejection**, and we conclude an ideal op amp has zero common-mode gain or, equivalently, infinite common-mode rejection. We will have more to say about this point later. For the time being note that the op amp is a **differential-input, single-ended-output** amplifier, with the latter term referring to the fact that the output appears between terminal 3 and ground.

Furthermore, gain A is called the **differential gain**, for obvious reasons. Perhaps **NOT** so obvious is another name that we will attach to A :

the **open-loop gain**.

The reason for this name will become obvious later on when we “close the loop” around the op amp and define another gain, the closed-loop gain.

An important characteristic of op amps is that they are direct-coupled or dc amplifiers, where dc stands for direct-coupled.⁸ The fact that op amps are direct-coupled devices will allow us to use them in many important applications.

⁸it could equally well stand for direct current, since a direct-coupled amplifier is one that amplifies signals whose frequency is as low as zero.

Unfortunately, though, the direct-coupling property can cause some serious practical problems, as will be discussed in a later section.

How about bandwidth? The ideal op amp has a gain A which remains constant down to zero frequency and up to infinite frequency. That is, ideal op amps will amplify signals of any frequency with equal gain, and are thus said to have **infinite bandwidth**.

We have discussed all of the properties of the ideal op amp except for one, which in fact is the most important. This has to do with the value of A . The ideal op amp should have a gain A whose value is very large and ideally infinite. One may justifiably ask:

If the gain A is infinite, how are we going to use the op amp?

The answer is very simple:

In almost all applications the op amp will **NOT** be used alone in a so-called open-loop configuration. Rather, we will use other components to apply feedback to close the loop around the op amp. For future reference, lists the characteristics of the ideal op amp.

- Infinite input impedance
- Zero output impedance
- Zero common-mode gain or, equivalently, infinite common-mode rejection
- Infinite open-loop gain A
- Infinite bandwidth

2.2.3 Differential and Common-Mode Signals

The differential input signal v_{1d} is simply the **difference** between the two (2) given input signals v_1 and v_2 , which we can write it as:

$$v_{1d} = v_2 - v_1 \quad (2.1)$$

The common-mode input signal v_{Icm} is the **average** of the two (2) input signals v_1 and v_2 ; namely,

$$v_{Icm} = \frac{1}{2}(v_1 + v_2) \quad (2.2)$$

Both Eq. (2.1) and Eq. (2.2) can be used to express the input signals v_1 and v_2 in terms of their differential and common-mode components as: follows:

$$v_1 = v_{Icm} - v_{Id}/2 \quad (2.3)$$

and

$$v_2 = v_{Icm} + v_{Id}/2 \quad (2.4)$$

These equations can in turn lead to the pictorial representation in **Fig. 2.6**.




Figure 2.6: Representation of the signal sources v_1 and v_2 in terms of their differential and common-mode components.

2.3 The Inverting Amplifier

As mentioned previously, op amps are not used alone; rather, the op amp is connected to **passive components** in a feedback circuit. There are two (2) such basic circuit configurations employing an op amp and two (2) resistors:

1. inverting configuration,
2. non-inverting configuration.




Figure 2.7
The inverting amplifier in closed-loop configuration.

Fig. 2.7 shows the inverting configuration. It consists of one op amp and two (2) resistors:

R_1 and R_2

Resistor R_2 is connected from the output terminal of the op amp (terminal 3) back to the **inverting** or **negative** input terminal (terminal 1). We speak of R_2 as applying **negative feedback**; if R_2 were connected between terminals 3 and 2 we would have called this **positive feedback**.

Please observe that R_2 also closes the loop around the op amp.

In addition to adding R_2 , we have grounded terminal 2 and connected a resistor R_1 between terminal 1 and an input signal source with a voltage v_i . The output of the overall circuit is taken at terminal 3.⁹ Terminal 3 is, of course, a convenient point from which to take the output, since the impedance level there is ideally zero. Therefore, the voltage v_o will not depend on the value of the current that might be supplied to a load impedance connected between terminal 3 and ground.

⁹i.e., between terminal 3 and ground.

2.3.1 The Closed-Loop Gain

We now wish to analyze the circuit in **Fig. 2.7** to determine the closed-loop gain (G), which we defined here as:

$$G \equiv \frac{v_o}{v_i}$$

We will do so assuming the op amp to be **ideal**. Figure 2.6(a) shows the equivalent circuit, and the analysis proceeds as follows:

The gain of the op-amp (A) is very large.¹⁰ If we assume the circuit is operating and producing a finite output voltage at terminal 3, then the voltage between the op-amp input terminals should be negligibly small and **ideally zero**. Specifically, if we call the output voltage v_o , then, by definition,

¹⁰ideally infinite.

$$v_2 - v_1 = \frac{v_0}{A} = 0 \quad (2.5)$$

Through this equivalence, it follows that the voltage at the inverting input terminal (v_1) is given by $v_1 = v_2$. That is, because the gain (A) approaches infinity, the voltage v_1 approaches and ideally equals v_2 .

We speak of this as the two (2) input terminals **tracking each other in potential**.

We also speak of a **virtual short circuit** that exists between the two (2) input terminals. Here the word **virtual** should be emphasized.¹¹ A virtual short circuit means that whatever voltage is at 2 will automatically appear at 1 because of the infinite gain (A). However, terminal 2 happens to be connected to ground. Therefore $v_2 = 0$ and $v_1 = 0$. We speak of terminal 1 as being a **virtual ground**.¹² Now that we have determined v_1 we are in a position to apply Ohm's law and find the current i_1 through R_1 (see Fig. 2.6) as follows:

$$i_1 = \frac{v_i - v_1}{R_1} = \frac{v_i - 0}{R_1} = \frac{v_i}{R_1}$$

Where will this current go?

It cannot go into the op amp, since the ideal op amp has an infinite input impedance and hence draws zero current. It follows that i_1 will have to flow through R_2 , to the low-impedance terminal 3. We can then apply Ohm's law to R_2 and determine v_0 .

That is,

$$\begin{aligned} v_o &= v_1 - i_1 R_2 \\ &= 0 - \frac{v_i}{R_1} R_2 \end{aligned} \quad \text{therefore} \quad \frac{v_o}{v_i} = -\frac{R_2}{R_1}$$

which is the required closed-loop gain. Figure 2.6(b) illustrates these steps and indicates by the circled numbers the order in which the analysis is performed. We therefore see the closed-loop gain is simply the ratio of the two (2) resistances R_2 and R_1 . The minus sign means that the closed-loop amplifier provides signal inversion. Thus if $R_2/R_1 = 10$ and we apply at the input (v_1) a sine-wave signal of 1 V peak-to-peak, then the output v_o will be a sine wave of 10 V peak-to-peak and phase-shifted 180° with respect to the input sine wave. Because of the minus sign associated with the closed-loop gain, this configuration is called the inverting configuration.

The fact that the closed-loop gain depends entirely on external passive components¹³ is very significant. It means that we can make the closed-loop gain as accurate as we want by selecting passive components of appropriate accuracy. It also means that the closed-loop gain is (ideally) independent of the op-amp gain. This is a dramatic illustration of negative feedback:

We started out with an amplifier having very large gain A , and through applying negative feedback we have obtained a closed-loop gain R_2/R_1 that is much smaller than A but is stable and predictable.

¹¹One should **NOT** make the mistake of physically shorting terminals 1 and 2 together while analyzing a circuit.

¹²that is, having zero voltage but not physically connected to ground

¹³Here, these are resistors R_1 and R_2




Figure 2.8
Analysis of the inverting configuration taking into account the finite open-loop gain of the op amp.

That is, we are trading gain for accuracy.

2.3.2 Effect of Finite Open-Loop Gain

The points just made are more clearly illustrated by deriving an expression for the closed-loop gain under the assumption that the op-amp open-loop gain A is finite. If we denote the output voltage v_o , then the voltage between the two input terminals of the op amp will be v_o/A . Since the positive input terminal is grounded, the voltage at the negative input terminal must be $-v_o/A$. The current i_1 through R_1 can now be found from

$$i_1 = \frac{v_i - (-v_o/A)}{R_1} = \frac{v_i + v_o/A}{R_1}$$

The infinite input impedance of the op amp forces the current i_1 to flow entirely through R_2 . The output voltage v_o can thus be determined from

$$v_o = -\frac{v_o}{A} - i_1 R_2 = -\frac{v_o}{A} - \left(\frac{v_i + v_o/A}{R_1} \right) R_2$$

Collecting terms, the closed-loop gain G is found as:

$$G \equiv \frac{v_o}{v_i} = \frac{-R_2/R_1}{1 + (1 + R_2/R_1)/A} \quad (2.6)$$



We note that as A approaches ∞ , G approaches the ideal value of $-R_2/R_1$. Also, from **Fig. ??** we see that as A approaches ∞ , the voltage at the inverting input terminal approaches zero. This is the virtual-ground assumption we used in our earlier analysis when the op amp was assumed to be ideal. Finally, note that Eq. (2.6) in fact indicates that to minimize the dependence of the closed-loop gain G on the value of the open-loop gain A , we should make:

$$1 + \frac{R_2}{R_1} \ll A$$

2.3.3 Input and Output Resistances

Assuming an ideal op amp with infinite open-loop gain, the input resistance of the closed-loop inverting amplifier of Fig. 2.5 is simply equal to R_1 . This can be seen from Fig. 2.6(b), where

$$R_i \equiv \frac{v_i}{i_1} = \frac{v_i}{v_i/R_1} = R_1$$

Now recall that in Section 1.5 we learned that the amplifier input resistance forms a voltage divider with the resistance of the source that feeds the amplifier. Thus, to avoid the loss of signal strength, voltage amplifiers are required to have high input resistance. In the case of the inverting op-amp configuration we are studying, to make R_i high we should select a high value for R_1 . However, if the required gain R_2/R_1 is also high, then R_2 could become impractically large.¹⁴ We may conclude that the inverting configuration suffers from a low input resistance.

¹⁴This is in the range of few M.

Since the output of the inverting configuration is taken at the terminals of the ideal voltage source $A(v_2 - v_1)$ (see Fig. 2.6a), it follows that the output resistance of the closed-loop amplifier is zero.

Information: Application: The Weighted Summer

An important application of the **inverting configuration** is the weighted-summer circuit shown in Fig. 2.10. Here we have a resistance R_f , in the negative-feedback path, similar to before. But we have a number of input signals ($1[1], \dots, 1[n]$) each applied to a corresponding resistor ($1[1], \dots, 1[n]$), which are connected to the **inverting terminal** of the op-amp.

From our previous discussion, the ideal op amp will have a virtual ground appearing at its negative input terminal.

Ohm's law then tells us that the currents ($1[1], \dots, 1[n]$) are given by:

$$i_1 = \frac{v_1}{R_1}, i_2 = \frac{v_2}{R_2}, \dots, i_n = \frac{v_n}{R_n}$$

All these currents sum together to produce the current i ,

$$i = i_1 + i_2 + \dots + i_n \quad (2.7)$$

which will be forced to flow through R_f .¹⁵ The output voltage (v_o) may now be determined by another application of Ohm's law,

$$v_o = 0 - iR_f = -iR_f$$

¹⁵since no current flows into the input terminals of an ideal op amp.

and therefore:

$$v_o = - \left(\frac{R_f}{R_1} v_1 + \frac{R_f}{R_2} v_2 + \cdots + \frac{R_f}{R_n} v_n \right) \quad (2.8)$$

That is, the output voltage is a weighted sum of the input signals $1[1], \dots, 1[n]$. This circuit is therefore called a **weighted summer**. Note that each summing coefficient may be independently adjusted by adjusting the corresponding "feed-in" resistor (R_1 to R_n). This nice property, which greatly simplifies circuit adjustment, is a direct consequence of the virtual ground that exists at the inverting op-amp terminal. In the weighted summer of Fig. 2.10 all the summing coefficients must be of the same sign. The need occasionally arises for summing signals with opposite signs. Such a function can be implemented, however, using two op amps as shown in Fig. 2.11. Assuming ideal op amps, it can be easily shown that the output voltage is given by

$$v_1 \left(\frac{R_a}{R_a} \right) \left(\frac{R_c}{R_a} \right) + v_2 \left(\frac{R_a}{R_a} \right) \left(\frac{R_c}{R_a} \right) - v_3 \left(\frac{R_c}{R_a} \right) - v_4 \left(\frac{R_c}{R_a} \right) \quad (2.9)$$

Weighted summers are utilized in a variety of applications including in the design of audio systems, where they can be used in mixing signals originating from different musical instruments.



2.4 Non-Inverting Amplifier

The second closed-loop configuration we shall study is shown in **Fig. 2.9**. Here the input signal v_i is **applied directly** to the positive input terminal of the op-amp while one terminal of R_1 is connected to **ground**.

2.4.1 The Closed-Loop Gain

Analysis of the non-inverting circuit to determine its closed-loop gain (v_o/v_i) is illustrated in **Fig. 2.9**. Again the order of the steps in the analysis is indicated by circled numbers. Assuming the op-amp is **ideal** with **infinite gain**, a virtual short circuit exists between its two (2) input terminals.

Therefore the difference input signal is:

$$v_{id} = \frac{v_o}{A} = 0 \quad \text{for} \quad A = \infty$$

Therefore the voltage at the inverting input terminal will be equal to that at the non-inverting input terminal, which is the applied voltage v_i . The current through R_1 can then be determined as v_i/R_1 . Because of the infinite input impedance of the op amp, this current will flow through R_2 , as shown in **Fig. ??**.

Now the output voltage can be determined from

$$v_o = v_i + \left(\frac{v_i}{R_1} \right) R_2 \quad \text{which gives} \quad \frac{v_o}{v_i} = 1 + \frac{R_2}{R_1} \quad (2.10)$$

Further insight into the operation of the non-inverting configuration can be obtained by considering the following:

Since the current into the op-amp inverting input is zero, the circuit composed of R_1 and R_2 acts in effect as a voltage divider feeding a fraction of the output voltage back to the inverting input terminal of the op amp;

that is,

$$v_1 = v_o \left(\frac{R_1}{R_1 + R_2} \right) \quad (2.11)$$

Then the infinite op-amp gain and the resulting virtual short circuit between the two input terminals of the op amp forces this voltage to be equal to that applied at the positive input terminal; thus,

$$v_o \left(\frac{R_1}{R_1 + R_2} \right) = v_i$$

which produces the gain expression given in Eq. (2.10).




Figure 2.9: The noninverting configuration.



This is an appropriate point to reflect further on the action of the negative feedback present in the noninverting circuit of Fig. 2.12. Let v_I increase. Such a change in v_I will cause v_{Id} to increase, and v_O will correspondingly increase as a result of the high¹⁶ gain of the op amp. However, a fraction of the increase in v_O will be fed back to the inverting input terminal of the op amp through the (R_1, R_2) voltage divider. The result of this feedback will be to counteract the increase in v_{Id} , driving v_{Id} back to zero, albeit at a higher value of v_O that corresponds to the increased value of v_I . This **degenerative** action of negative feedback gives it the alternative name **degenerative feedback**. Finally, note that the argument above applies equally well if v_I decreases.

¹⁶ideally infinite

2.4.2 Effect of Finite Open-Loop Gain

As we have done for the inverting configuration, we now consider the effect of the finite op-amp open-loop gain A on the gain of the noninverting configuration. Assuming the op amp to be ideal except for having a finite open-loop gain A , it can be shown that the closed-loop gain of the noninverting amplifier circuit of Fig. 2.12 is given by

$$G \equiv \frac{v_O}{v_I} = \frac{1 + (R_2/R_1)}{1 + \frac{1 + (R_2/R_1)}{A}} \quad (2.12)$$

Observe that the denominator is identical to that for the case of the inverting configuration (Eq. 2.5). This is no coincidence; it is a result of the fact that both the inverting and the noninverting configurations have the same feedback loop, which can be readily seen if the input signal source is eliminated.¹⁷ The numerators, however, are different, for the numerator gives the ideal or nominal closed-loop gain $(-R_2/R_1)$ for the inverting configuration, and $1 + R_2/R_1$ for the noninverting configuration). Finally, we note (with reassurance) that the gain expression in Eq. (2.11) reduces to the ideal value for $A = \infty$.

¹⁷i.e., short-circuited.

In fact, it approximates the ideal value for

$$A \gg 1 + \frac{R_2}{R_1}$$

This is the same condition as in the inverting configuration, except that here the quantity on the right-hand side is the nominal closed-loop gain. The expressions for the actual and ideal values of the closed-loop gain G in Eqs. (2.11) and (2.9), respectively, can be used to determine the percentage error in G resulting from the finite op-amp gain A as

$$\text{Percent gain error} = -\frac{1 + (R_2/R_1)}{A + 1 + (R_2/R_1)} \times 100 \quad (2.13)$$

Thus, as an example, if an op amp with an open-loop gain of 1000 is used to design a non-inverting amplifier with a nominal closed-loop gain of 10, we would expect the closed-loop gain to be about 1% below the nominal value.




Figure 2.10: (a) The unity-gain buffer or follower amplifier. (b) Its equivalent circuit model.

2.4.3 Input and Output Resistance

The gain of the non-inverting configuration is positive and hence the name **noninverting**. The input impedance of this closed-loop amplifier is ideally infinite, since no current flows into the positive input terminal of the op amp. The output of the noninverting amplifier is taken at the terminals of the ideal voltage source $A(v_2 - v_1)$,¹⁸ and thus the output resistance of the noninverting configuration is zero.

¹⁸see the op-amp equivalent circuit in Fig. 2.3

2.4.4 The Voltage Follower

The property of high input impedance is a very desirable feature of the non-inverting configuration. It enables using this circuit as a buffer amplifier to connect a source with a high impedance to a low-impedance load. We discussed the need for buffer amplifiers in Section 1.5. In many applications the buffer amplifier is not required to provide any voltage gain; rather, it is used mainly as an impedance transformer or a power amplifier. In such cases we may make $R_2 = 0$ and $R_1 = \infty$ to obtain the **unity-gain amplifier** shown in Fig. 2.14(a). This circuit is commonly referred to as a **voltage follower**, since the output “follows” the input. In the ideal case, $v_O = v_I$, $R_{in} = \infty$, $R_{out} = 0$, and the follower has the equivalent circuit shown in Fig. 2.14(b).

Since in the voltage follower circuit the entire output is fed back to the inverting input, the circuit is said to have 100% negative feedback. The infinite gain of the op amp then acts to make $v_{Id} = 0$ and hence $v_O = v_I$. Since the noninverting configuration has a gain greater than or equal to unity, depending on the choice of R_2/R_1 , some prefer to call it “a follower with gain.”

2.5 Difference Amplifiers

Having studied the two basic configurations of op-amp circuits together with some of their direct applications, we are now ready to consider a somewhat more involved but very important application. Specifically, we shall study the use of op amps to design difference.

A difference amplifier is one that responds to the **difference between the two signals** applied at its input and ideally rejects signals that are common to the two inputs. The representation of signals in terms of their differential and common-mode components was given in **Fig. 2.6**. Although ideally the difference amplifier will amplify only the differential input signal $v_{I,d}$ and reject completely the common-mode input signal $v_{I,cm}$, practical circuits will have an output voltage v_O given by

$$v_O = A_d v_{I,d} + A_{cm} v_{I,cm} \quad (2.14)$$

where A_d denotes the amplifier differential gain and A_{cm} denotes its common-mode gain (ideally zero). The efficacy of a differential amplifier is measured by the degree of its rejection of common-mode signals in preference to differential signals. This is usually quantified by a measure known as the **common-mode rejection ratio (CMRR)**, defined as

$$\text{CMRR} = 20 \log \frac{|A_d|}{|A_{cm}|} \quad (2.15)$$

The need for difference amplifiers arises frequently in the design of electronic systems, especially those employed in instrumentation. As a common example, consider a transducer providing a small (e.g., 1 mV) signal between its two output terminals while each of the two wires leading from the transducer terminals to the measuring instrument may have a large interference signal (e.g., 1 V) relative to the circuit ground. The instrument front end obviously needs a difference amplifier.

Information: The need for a Difference Configuration

Before we proceed any further we should address a question that the reader might have: The op amp is itself a difference amplifier; why not just use an op amp? The answer is that the very high, ideally infinite, gain of the op amp makes it impossible to use by itself. Rather, as we did before, we have to devise an appropriate feedback network to connect to the op amp to create a circuit whose closed-loop gain is finite, predictable, and stable.

2.5.1 A Single-Op-Amp Difference Amplifier

Our first attempt at designing a difference amplifier is motivated by the observation that the gain of the non-inverting amplifier configuration is positive, $(1 + R_2/R_1)$, while that of the inverting configuration is negative, $(-R_2/R_1)$. Combining the two configurations together is then a step in the right direction—namely, getting the difference between two input signals.

Of course, we have to make the two gain magnitudes equal in order to reject common-mode signals. This, however, can be easily achieved by attenuating the positive input signal to reduce the gain of the positive path from $(1+R_2/R_1)$ to (R_2/R_1) . The resulting circuit would then look like that shown in **Fig. 2.11**, where the attenuation in the positive input path is achieved by the voltage divider (R_3, R_4) . The proper ratio of this voltage divider can be determined from

$$\frac{R_4}{R_4 + R_3} \left(1 + \frac{R_2}{R_1} \right) = \frac{R_2}{R_1}$$

which can be put in the form

$$\frac{R_4}{R_4 + R_3} = \frac{R_2}{R_2 + R_1} \quad \text{satisfied by} \quad \frac{R_4}{R_2} = \frac{R_2}{R_1} \quad (2.16)$$

This completes our work. However, Let's step back and verify that the circuit in **Fig. 2.11** with R_3 and R_4 selected according to Eq. (2.16) does in fact function as a difference amplifier. Specifically, we wish to determine the output voltage v_o in terms of v_{I1} and v_{I2} . Toward that end, we observe that the circuit is linear, and thus we can use superposition.

To apply superposition, we first reduce v_{I2} to zero—that is, ground the terminal to which v_{I2} is applied—and then find the corresponding output voltage, which will be due entirely to v_{I1} . We denote this output voltage v_{O1} . Its value may be found from the circuit in **Fig. 2.17(a)**, which we recognize as that of the inverting configuration. The existence of R_3 and R_4 does not affect the gain expression, since no current flows through either of them. Thus,

$$v_{O1} = -\frac{R_2}{R_1} v_{I1} \quad (2.17)$$

Next, we reduce v_{I1} to zero and evaluate the corresponding output voltage v_{O2} . The circuit will now take the form shown in **Fig. 2.17(b)**, which we recognize as the noninverting configuration with an




Figure 2.11
A difference amplifier.




Figure 2.12: Application of superposition to the analysis of the circuit



additional voltage divider, made up of R_3 and R_4 , connected to the input v_{12} . The output voltage v_{02} is therefore given by

$$v_{02} = v_{12} \frac{R_4}{R_2 + R_4} \left(1 + \frac{R_2}{R_1} \right) = \frac{R_2}{R_1} v_{12} \quad (2.18)$$

where we have utilized Eq. (2.16). The superposition principle tells us that the output voltage v_0 is equal to the sum of v_{01} and v_{02} . Thus we have

$$v_O = \frac{R_2}{R} (v_{12} - v_{11}) = \frac{R_2}{R} v_{Id} \quad (2.19)$$

Thus, as expected, the circuit acts as a difference amplifier with a differential gain A_d of

$$A_d = \frac{R_2}{R_1} \quad (2.20)$$

Of course this is predicated on the op amp being ideal and furthermore on the selection of R_3 and R_4 so that their ratio matches that of R_1 and R_2 (Eq. 2.15). To make this matching requirement a little easier to satisfy, we usually select

$$R_3 = R_1 \quad \text{and} \quad R_4 = R_2$$

Let's next consider the circuit with only a common-mode signal applied at the input, as shown in Fig. 2.18. The figure also shows some of the analysis steps. Thus,

$$i_1 = \frac{1}{R_1} \left[v_{Icm} - \frac{R_4}{R_4 + R_3} v_{Icm} \right] \quad (2.21)$$

$$= v_{Icm} \frac{R_3}{R_4 + R_2} \frac{1}{R_1} \quad (2.22)$$

The output voltage can now be found from

$$v_O = \frac{R_4}{R_4 + R_3} v_{Icm} - i_2 R_2$$

Substituting $i_2 = i_1$ and for i_1 from Eq. (2.18),

$$\begin{aligned} v_O &= \frac{R_4}{R_4 + R_3} v_{Icm} - \frac{R_2}{R_1} \frac{R_3}{R_4 + R_3} v_{Icm} \\ &= \frac{R_4}{R_4 + R_2} \left(1 - \frac{R_2}{R_1} \frac{R_3}{R_4} \right) v_{Icm} \end{aligned}$$

Thus,

$$A_{cm} \equiv \frac{v_O}{v_{cm}} = \left(\frac{R_4}{R_4 + R_3} \right) \left(1 - \frac{R_2}{R_1} \frac{R_3}{R_4} \right) \quad (2.23)$$

For the design with the resistor ratios selected according to Eq. (2.15), we obtain

$$A_{cm} = 0$$

as expected. Note, however, that any mismatch in the resistance ratios can make A_{cm} nonzero, and hence CMRR finite.



In addition to rejecting common-mode signals, a difference amplifier is usually required to have a high input resistance. To find the input resistance between the two input terminals (i.e., the resistance seen by v_{Id}), called the **differential input resistance** R_{Id} , consider **Fig. 2.13**. Here we have assumed that the resistors are selected so that

$$R_3 = R_1 \quad \text{and} \quad R_4 = R_2$$

Now

$$R_{Id} \equiv \frac{v_{Id}}{i_I}$$

Since the two input terminals of the op amp track each other in potential, we may write a loop equation and obtain

$$v_{Id} = R_1 i_I + 0 + R_1 i_I$$

Thus,

$$R_{Id} = 2R_1 \quad (2.24)$$

Note that if the amplifier is required to have a large differential gain (R_2/R_1), then R_1 of necessity will be relatively small and the input resistance will be correspondingly low, a drawback of this circuit.

Another drawback of the circuit is that it is not easy to vary the differential gain of the amplifier. Both of these drawbacks are overcome in the instrumentation amplifier discussed next.




Figure 2.13

Finding the input resistance of the difference amplifier for the case $R_3 = R_1$ and $R_4 = R_2$.

2.5.2 A Versatile Circuit: The Instrumentation Amplifier

The low-input-resistance problem of the difference amplifier of Fig. 2.16 can be solved by using voltage followers to buffer the two input terminals; that is, a voltage follower of the type in Fig. 2.14 is connected between each input terminal and the corresponding input terminal of the difference amplifier. However, if we are going to use two additional op amps, we should ask the question: Can we get more from them than just impedance buffering? An obvious answer would be that we should try to get some voltage gain. It is especially interesting that we can achieve this without compromising the high input resistance simply by using followers with gain rather than unity-gain followers. Achieving some or indeed the bulk of the required gain in this new first stage of the differential amplifier eases the burden on the difference amplifier in the second stage, leaving it to its main task of implementing the differencing function and thus rejecting common-mode signals.

The resulting circuit is shown in Fig. 2.20(a). It consists of two stages in cascade. The first stage is formed by op amps A_1 and A_2 and their associated resistors, and the second stage is the by-now-familiar difference amplifier formed by op amp A_3 and its four associated resistors. Observe that as we set out to do, each of A_1 and A_2 is connected in the noninverting configuration and thus




Figure 2.14

A popular circuit for an instrumentation amplifier. (a) Initial approach to the circuit. (b) The circuit in (a) with the connection between node X and ground removed and the two resistors R_1 and R_1 lumped together. This simple wiring change dramatically improves performance.

realizes a gain of $(1 + R_2/R_1)$. It follows that each of v_{I1} and v_{I2} is amplified by this factor, and the resulting amplified signals appear at the outputs of A_1 and A_2 , respectively. The difference amplifier in the second stage operates on the difference signal $(1 + R_2/R_1)(v_{I2} - v_{I1}) = (1 + R_2/R_1)v_{Id}$ and provides at its output

$$v_O = \frac{R_4}{R_3} \left(1 + \frac{R_2}{R_1}\right) v_{Id}$$

Thus the differential gain realized is

$$A_d = \left(\frac{R_4}{R_3}\right) \left(1 + \frac{R_2}{R_1}\right) \quad (2.25)$$

The common-mode gain will be zero because of the differencing action of the second-stage amplifier

The circuit in Fig. 2.20(a) has the advantage of very high (ideally infinite) input resistance and high differential gain. Also, provided A_1 and A_2 and their corresponding resistors are matched, the two signal paths are symmetric—a definite advantage in the design of a differential amplifier. The circuit, however, has three major disadvantages:

1. The input common-mode signal v_{Im} is amplified in the first stage by a gain equal to that experienced by the differential signal v_{Id} . This is a very serious issue, for it could result in the signals at the outputs of A_1 and A_2 being of such large magnitudes that the op amps saturate (more on op-amp saturation in Section 2.8). But even if the op amps do not saturate, the difference amplifier of the second stage will now have to deal with much larger common-mode signals, with the result that the CMRR of the overall amplifier will inevitably be reduced.
2. The two amplifier channels in



the first stage have to be perfectly matched, otherwise a spurious signal may appear between their two outputs. Such a signal would get amplified by the difference amplifier in the second stage. 3. To vary the differential gain A_d , two resistors have to be varied simultaneously, say the two resistors labeled R_1 . At each gain setting the two resistors have to be perfectly matched: a difficult task.

All three problems can be solved with a very simple wiring change: Simply disconnect the node between the two resistors labeled R_1 , node X, from ground. The circuit with this small but functionally profound change is redrawn in Fig. 2.20(b), where we have lumped the two resistors (R_1 and R_1) together into a single resistor ($2R_1$).

Analysis of the circuit in Fig. 2.20(b), assuming ideal op amps, is straightforward, as is illustrated in Fig. 2.20(c). The key point is that the virtual short circuits at the inputs of op amps A_1 and A_2 cause the input voltages v_{I1} and v_{I2} to appear at the two terminals of resistor ($2R_1$). Thus the differential input voltage $v_{I2} - v_{I1} \equiv v_{Id}$ appears across $2R_1$ and causes a current $i = v_{Id}/2R_1$ to flow through $2R_1$ and the two resistors labeled R_2 . This current in turn produces a voltage difference between the output terminals of A_1 and A_2 given by

$$v_{O2} - v_{O1} = \left(1 + \frac{2R_2}{2R_1}\right) v_{Id}$$

The difference amplifier formed by op amp A_3 and its associated resistors senses the voltage difference ($v_{O2} - v_{O1}$) and provides a proportional output voltage v_O :

$$\begin{aligned} v_O &= \frac{R_4}{R_1}(v_{O2} - v_{O1}) \\ &= \frac{R_4}{R_2} \left(1 + \frac{R_2}{R_1}\right) v_{Id} \end{aligned}$$

Thus the overall differential voltage-gain is given by

$$A_d \equiv \frac{v_O}{v_H} = \frac{R_4}{R_2} \left(1 + \frac{R_2}{R_1}\right) \quad (2.26)$$

Observe that proper differential operation does not depend on the matching of the two resistors labeled R_2 . Indeed, if one of the two is of different value, say R'_2 , the expression for A_d becomes

$$A_d = \frac{R_4}{R_2} \left(1 + \frac{R_2 + R'_2}{2R_1}\right) \quad (2.27)$$

Consider next what happens when the two input terminals are connected together to a common-mode input voltage v_{Icm} . It is easy to see that an equal voltage appears at the negative input terminals of A_1 and A_2 , causing the current through $2R_1$ to be zero. Thus there will be no current flowing in the R_2 resistors, and the voltages at the output terminals of A_1 and A_2 will be equal to the input (i.e., v_{Icm}). Thus the first stage no longer amplifies v_{Icm} ; it simply propagates v_{Icm} to its two output terminals, where they are subtracted to produce a zero common-mode output by A_3 . The difference amplifier in the second stage, however, now has a much improved situation at its input: The difference signal has been amplified by $(1 + R_2/R_1)$ while the common-mode voltage remained unchanged.

Finally, we observe from the expression in Eq. (2.22) that the gain can be varied by changing only one resistor, $2R_1$. We conclude that this is an excellent differential amplifier circuit and is widely

employed as an instrumentation amplifier, that is, as the input amplifier used in a variety of electronic instruments.



2.6 Integrators and Differentiators

The applications we have studied up to now have **only** utilised resistors in the op-amp feedback path and in connecting the signal source to the circuit, that is, in the feed-in path. As a result, circuit operation has been¹⁹ **independent of frequency**. By allowing the use of both capacitors along with resistors in the feedback and feed-in paths of op-amp circuits, we can extend the use of op-amps and create wide range of useful and exciting applications.

¹⁹ideally

We begin our study of op-amp *RC* circuits by considering two (2) basic applications:

signal **integrators** and **differentiators**.

2.6.1 The Inverting Configuration with General Impedances

To start, let us consider the **inverting closed-loop configuration** with impedances as $Z_1(s)$ and $Z_2(s)$ replacing the previously used resistors R_1 and R_2 , respectively.

The resulting circuit is shown in **Fig. 2.15** and, for an ideal op amp, has the closed-loop gain or, more appropriately, the closed-loop transfer function

$$\frac{V_o(s)}{V_i(s)} = -\frac{Z_2(s)}{Z_1(s)} \quad (2.28)$$




Figure 2.15

The inverting configuration with general impedances in the feedback and the feed-in paths.

As explained in the previous chapter, replacing s by $j\omega$ provides the transfer function for physical frequencies ω :

the transmission magnitude and phase for a sinusoidal input signal of frequency (ω).

2.6.2 The Inverting Integrator

By placing a capacitor in the feedback path²⁰ and a resistor at the input, in place of Z_1 , we obtain the circuit as seen in Fig. 2.24(a). We will now see that this circuit realizes the mathematical operation of integration.

²⁰i.e., in place of Z_2 in Fig. 2.15

Let the input be a time-varying function of $v_1(t)$. The virtual ground at the inverting op-amp input causes $v_1(t)$ to appear in effect across R , and therefore the current $i_1(t)$ will be $v_1(t)/R$. This current flows through the capacitor C , causing **charge to accumulate** on C . If we assume that the circuit begins operation at time $t = 0$, then at an arbitrary time t , the current $i_1(t)$ will have deposited on C a charge equal to $\int_0^t i_1(t)dt$.

Therefore the capacitor voltage $v_c(t)$ will change by:

$$\frac{1}{C} \int_0^t i_1(t) dt.$$

If the initial voltage on C (at $t = 0$) is denoted V_C , then

$$v_c(t) = V_C + \frac{1}{C} \int_0^t i_1(t) dt$$

Now the output voltage $v_o(t) = -v_c(t)$; thus,

$$v_o(t) = -\frac{1}{CR} \int_0^t v_i(t) dt - V_C \quad (2.29)$$

Therefore the circuit provides an output voltage which is **proportional to the time integral of the input**, with V_C being the initial condition of integration and CR the integrator time constant.

As expected, there is a negative sign attached to the output voltage, and thus this integrator circuit is said to be an **inverting integrator**.

It is also known as a Miller integrator²¹ after an early worker in this field.

The operation of the integrator circuit can be described alternatively in the frequency domain by substituting $Z_1(s) = R$ and $Z_2(s) = 1/sC$ in Eq. (2.28) to obtain the transfer function:

$$\frac{V_o(s)}{V(s)} = -\frac{1}{sCR} \quad (2.30)$$

For physical frequencies, $s = j\omega$ and

$$\frac{V_o(j\omega)}{V_i(j\omega)} = -\frac{1}{j\omega CR} \quad (2.31)$$

Thus the integrator transfer function has magnitude

$$\left| \frac{V_o}{V} \right| = \frac{1}{\omega CR} \quad \text{and phase} \quad \phi = +90^\circ \quad (2.32)$$

The Bode plot for the integrator magnitude response can be obtained by noting from Eq. (2.32) that as ω doubles²² the magnitude is halved (decreased by 6 dB). Therefore the Bode plot is a straight line of slope -6 dB/octave (or, equivalently, -20 dB/decade). This line (shown in Fig. 2.16) intercepts the 0-dB line at the frequency that makes $|V_o/V_i| = 1$, which from Eq. (2.32) is:

$$\omega_{int} = \frac{1}{CR} \quad (2.33)$$

The frequency ω_{int} is known as the **integrator frequency** and is simply the inverse of the integrator time constant.

Comparison of the frequency response of the integrator to that of an STC low-pass network indicates that the integrator behaves as a low-pass filter with a corner frequency of zero. Observe also that



²¹Noted American electrical engineer, best known for discovering the Miller effect and inventing fundamental circuits for quartz crystal oscillators.

²²increases by an octave.




Figure 2.16: Frequency response of the integrator.

at $\omega = 0$, the magnitude of the integrator transfer function is infinite. This indicates that at dc the op amp is operating with an open loop. This should also be obvious from the integrator circuit itself. Reference to Fig. 2.24(a) shows that the feedback element is a capacitor, and thus at dc, where the capacitor behaves as an open circuit, there is no negative feedback! This is a very significant observation and one that indicates a source of problems with the integrator circuit: Any tiny dc component in the input signal will theoretically produce an infinite output. Of course, no infinite output voltage results in practice; rather, the output of the amplifier saturates at a voltage close to the op-amp positive or negative power supply (L_+ or L_-), depending on the polarity of the input dc signal.

The dc problem of the integrator circuit can be alleviated by connecting a resistor R_F across the integrator capacitor C , as shown in Fig. 2.17, and therefore the gain at dc will be $-R_F/R$ rather than infinite. Such a resistor provides a DC feedback path. Unfortunately, however, the integration is no longer ideal, and the lower the value of R_F , the less ideal the integrator circuit becomes.

This is because R_F causes the frequency of the integrator pole to move from its ideal location at $\omega = 0$ to one determined by the corner frequency of the STC network (R_F, C).




Figure 2.17

The Miller integrator with a large resistance R_F connected in parallel with C in order to provide negative feedback and hence finite gain at dc.

Specifically, the integrator transfer function becomes

$$\frac{V_o(s)}{V_i(s)} = -\frac{R_F/R}{1 + sCR_F} \quad (2.34)$$



as opposed to the ideal function of $-1/sCR$. The lower the value we select for R_F , the higher the corner frequency ($1/CRF$) will be and the more nonideal the integrator becomes. Therefore selecting a value for R_F presents the designer with a trade-off between dc performance and signal performance. The effect of R_F on integrator performance is investigated further in

The preceding example hints at an important application of integrators, namely, their use in providing triangular waveforms in response to square-wave inputs.

2.6.3 The Op-Amp Differentiator

Interchanging the location of the capacitor and the resistor of the integrator circuit results in the circuit in Fig. 2.27(a), which performs the mathematical function of differentiation. To see how this comes about, let the input be the time-varying function $v_i(t)$, and note that the virtual ground at the inverting input terminal of the op amp causes $v_i(t)$ to appear in effect across the capacitor C . Thus the current through C will be $C(dv_i/dt)$, and this current flows through the feedback resistor R providing at the op-amp output a voltage $v_o(t)$,

$$v_o(t) = -CR \frac{dv_i(t)}{dt} \quad (2.35)$$

The frequency-domain transfer function of the differentiator circuit can be found by substituting in Eq. (2.24), $Z_1(s) = 1/sC$ and $Z_2(s) = R$ to obtain

$$\frac{V_o(s)}{V_i(s)} = -sCR \quad (2.36)$$

which for physical frequencies $s = j\omega$ yields

$$\frac{V_o(j\omega)}{V_i(j\omega)} = -j\omega CR \quad (2.37)$$

Thus the transfer function has magnitude

$$\left| \frac{V_o}{V_i} \right| = \omega CR \quad (2.38)$$

and phase

$$\phi = -90^\circ \quad (2.39)$$

The Bode plot of the magnitude response can be found from Eq. (2.34) by noting that for an octave increase in ω , the magnitude doubles (increases by 6 dB). Thus the plot is simply a straight line of slope +6 dB/octave (or, equivalently, +20 dB/decade) intersecting the 0-dB line (where $|V_o/V_i| = 1$) at $\omega = 1/CR$, where CR is the **differentiator time constant** [see Fig. 2.27(b)].

The frequency response of the differentiator can be thought of as the response of an STC high-pass filter with a corner frequency at infinity (refer to Fig. 1.24). Finally, we should note that the very nature of a differentiator circuit causes it to be a "noise magnifier." This is due to the spike introduced at the output every time there is a sharp change in $v_i(t)$; such a change could be interference coupled electromagnetically ("picked up") from adjacent signal sources. For this reason

and because they suffer from stability problems (Chapter 11), differentiator circuits are generally avoided in practice. When the circuit of Fig. 2.27(a) is used, it is usually necessary to connect a small-valued resistor in series with the capacitor. This modification, unfortunately, turns the circuit into a nonideal differentiator.

2.7 DC Imperfections

Up to now we have considered the op-amp to be **ideal**.

The only exception has been a brief discussion of the effect of the op-amp finite gain (A) both the closed-loop gain of the **inverting** and **non-inverting** configurations.

While for many applications the assumption of an ideal op amp is **NOT** a bad practice on itself, a circuit designer needs to be thoroughly familiar with the characteristics of practical op-amps and the effects of such characteristics on the performance of op-amp circuits.²³

The non-ideal properties of op amps will, of course, limit the operation range of the circuits we have analysed previously. Now, we will consider some of the important non-ideal properties of the op amp. We do this by treating one non-ideal case at a time, beginning with the dc problems to which op-amps are susceptible.

²³Only then will the designer be able to use the op amp intelligently, especially if the application at hand is not a straightforward one.

2.7.1 Offset Voltage

As op-amps are direct-coupled devices with large gains at dc, they are prone to dc problems. The first such problem is the dc offset voltage.

To understand this problem consider the following **conceptual** experiment:

If the two (2) input terminals of the op amp are tied together and connected to ground (GND), we will see, despite the fact that $v_{id} = 0$, a finite dc voltage at the output.

In fact, if the op-amp has a high dc gain, the output will be at either the **positive** or **negative** saturation level. The op-amp output can be brought back to its ideal value of 0 V by connecting a DC voltage source of appropriate polarity and magnitude between the two (2) input terminals of the op amp. This external source **balances out** the input offset voltage of the op amp.

The input offset voltage (V_{OS}) must be of equal magnitude and of opposite polarity to the voltage we applied externally.

The input offset voltage arises as a result of the unavoidable mismatches present in the input differential stage inside the op-amp. Here, our concern is to investigate the effect of V_{OS} on the operation of closed-loop op-amp circuits.²⁴

The value of V_{OS} depends on temperature. The op-amp data sheets generally specify typical and




Figure 2.18
Circuit model for an op amp with input offset voltage V_{OS} .

²⁴From a practical perspective, general-purpose op amps exhibit V_{OS} in the range of 1 mV to 5 mV

maximum values for V_{OS} at room temperature as well as the temperature coefficient of V_{OS} , usually in $\mu\text{V} \cdot \text{V}^{-1} \cdot ^\circ\text{C}^{-1}$. They do not, however, specify the polarity of V_{OS} because the component mismatches that give rise to V_{OS} are obviously not known a priori; different units of the same op-amp type may exhibit either a positive or a negative V_{OS} .

To analyze the effect of V_{OS} on the operation of op-amp circuits, we need a circuit model for the op amp with input offset voltage. Such a model is shown in **Fig. 2.18**. It consists of a dc source of value V_{OS} placed in series with the positive input lead of an offset-free op amp. The justification for this model follows from the description above.

Analysis of op-amp circuits to determine the effect of the op-amp V_{OS} on their performance is straightforward: The input voltage signal source is short-circuited and the op amp is replaced with the model of **Fig. 2.18**.²⁵ Following this procedure, we find that both the inverting and the noninverting amplifier configurations result in the same circuit, that shown in Fig. 2.29, from which the output dc voltage due to V_{OS} is found to be

$$V_O = V_{OS} \left[1 + \frac{R_2}{R_1} \right] \quad (2.40)$$

This output dc voltage can have a large magnitude.

As an example, a non-inverting amplifier with a closed-loop gain of 1000, when constructed from an op-amp with a 5 mV input offset voltage, will have a DC output voltage of +5 V or -5 V²⁶ rather than the ideal value of 0 V.

Now, when an input signal is applied to the amplifier, the corresponding signal output will be superimposed on the 5 V DC. Obviously then, the allowable signal swing at the output will be reduced.

Even worse, if the signal to be amplified is DC, we would not know whether the output is due to V_{OS} or to the signal.

Some op amps are provided with two (2) additional terminals to which a specified circuit can be connected to trim to zero the output DC voltage due to V_{OS} . **Fig. 2.19** shows such an arrangement that is typically used with general-purpose op amps. A potentiometer is connected between the offset-nulling terminals with the wiper of the potentiometer connected to the op-amp negative supply. Moving the potentiometer wiper introduces an imbalance that counteracts the asymmetry present in the internal op-amp circuitry and that gives rise to V_{OS} . It should be noted, however, that even though the dc output offset can be trimmed to zero, the problem remains of the variation (or drift) of V_{OS} with temperature.

One way to overcome the dc offset problem is by **capacitively coupling** the amplifier. This, however,




Figure 2.19

The output dc offset voltage of an op amp can be trimmed to zero by connecting a potentiometer to the two offset-nulling terminals. The wiper of the potentiometer is connected to the negative supply of the op amp.

²⁵Eliminating the input signal, done to simplify matters, is based on the principle of superposition.

²⁶The output polarity of course depends on the polarity of V_{OS} .




Figure 2.20: (a) The op-amp input bias currents represented by two current sources I_{B1} and I_{B2} (b) Analysis of the closed-loop amplifier, taking into account the input bias currents.

will be possible only in applications where the closed-loop amplifier is not required to amplify dc or very-low-frequency signals. Figure 2.31(a) shows a capacitively coupled amplifier. Because of its infinite impedance at dc, the coupling capacitor will cause the gain to be zero at dc. As a result, the equivalent circuit for determining the dc output voltage resulting from the op-amp input offset voltage V_{OS} will be that shown in Fig. 2.31(b).

Therefore V_{OS} sees in effect a unity-gain voltage follower, and the dc output voltage V_O will be equal to V_{OS} rather than $V_{OS}(1 + R_2/R_1)$, which is the case without the coupling capacitor. As far as input signals are concerned, the coupling capacitor C forms together with R_1 an STC high-pass circuit with a corner frequency of $\omega_0 = 1/CR_1$. Thus the gain of the capacitively coupled amplifier will fall off at the low-frequency end [from a magnitude of $(1 + R_2/R_1)$ at high frequencies] and will be 3 dB down at ω_0 .

2.7.2 Input Bias and Offset Currents

The second DC problem encountered in op amps is illustrated in **Fig. 2.20a**. For the op amp to operate, its two input terminals have to be supplied with dc currents, termed the input bias currents.²⁷

In **Fig. 2.20a** these two currents are represented by two current sources, I_{B1} and I_{B2} , connected to the two input terminals. It should be emphasized that the input bias currents are **independent** of the fact that a real op amp has finite (though large) input resistance (not shown in **Fig. 2.20a**).

The op-amp manufacturer usually specifies the average value of I_{B1} and I_{B2} as well as their expected difference. The average value I_B is called the **input bias current**,

$$I_B = \frac{I_{B1} + I_{B2}}{2}$$

and the difference is called the **input offset current** and is given by

$$I_{OS} = |I_{B1} - I_{B2}|$$

²⁷This is the case for op amps constructed using bipolar junction transistors (BJTs). Those using MOSFETs in the first (input) stage do not draw an appreciable input bias current; nevertheless, the input terminals should have continuous dc paths to ground. More on this in later chapters.




Figure 2.21: (a) In an ac-coupled amplifier the dc resistance seen by the inverting terminal is R_2 ; hence R_3 is chosen equal to R_2 . (b) Illustrating the need for a continuous dc path for each of the op-amp input terminals. Specifically, note that the amplifier will not work without resistor R_3 .

Typical values for general-purpose op amps that use bipolar transistors are $I_B = 100 \text{ nA}$ and $I_{OS} = 10 \text{ nA}$.

We now wish to find the dc output voltage of the closed-loop amplifier due to the input bias currents. To do this we ground the signal source and obtain the circuit shown in **Fig. 2.20b** for both the inverting and noninverting configurations. As shown in **Fig. 2.20b**, the output dc voltage is given by

$$V_0 = I_{B1} R_2 \simeq I_B R_2 \quad (2.41)$$

This obviously places an upper limit on the value of R_2 . Fortunately, however, a technique exists for reducing the value of the output dc voltage due to the input bias currents. The method consists of introducing a resistance R_3 in series with the noninverting input lead. From a signal point of view, R_3 has a negligible effect.²⁸ The appropriate value for R_3 can be determined by analyzing the circuit in **Fig. 2.34**, where analysis details are shown, and the output voltage is given by

²⁸ideally no effect

$$V_o = -I_{\alpha} R_3 + R_2 (I_{\alpha 1} - I_{\alpha 2} R_3 / R_1) \quad (2.42)$$

Consider first the case $I_{B1} = I_{B2} = I_B$, which results in

$$V_o = I_B [R_2 - R_3 (1 + R_2 / R_1)]$$

Thus we can reduce V_0 to zero by selecting R_3 such that

$$R_3 = \frac{R_2}{1 + R_2 / R_1} = \frac{R_1 R_2}{R_1 + R_2} \quad (2.43)$$

That is, R_3 should be made equal to the parallel equivalent of R_1 and R_2 . Having selected R_3 as above, let us evaluate the effect of a finite offset current I_{OS} . Let $I_{B1} = I_B + I_{OS}/2$ and $I_{B2} = I_B - I_{OS}/2$, and substitute in Eq. (2.38). The result is

$$V_o = I_{OS} R_2 \quad (2.44)$$

which is usually about an order of magnitude smaller than the value obtained without R_3 (Eq. (2.41)). We can therefore conclude that to minimize the effect of the input bias currents, one should place in the positive lead a resistance equal to the equivalent dc resistance seen by the inverting terminal.

We emphasize the word *dc* in the last statement; note that if the amplifier is ac-coupled, we should select $R_3 = R_2$, as shown in Fig. 2.35.

While we are on the subject of ac-coupled amplifiers, we should note that one must always provide a continuous dc path between each of the input terminals of the op amp and ground. This is the case no matter how small I_B is. For this reason the ac-coupled noninverting amplifier of Fig. 2.36 will **not** work without the resistance R_3 to ground.

Unfortunately, including R_3 lowers considerably the input resistance of the closed-loop amplifier.

2.7.3 Effects of Offset of Inverting Integrator

Our discussion of the inverting integrator circuit mentioned the susceptibility of this circuit to saturation in the presence of small dc voltages or currents and therefore we have to consider the effect of the op-amp DC offsets on its operation. As will be seen, these effects can be quite dramatic.

To see the effect of the input dc offset voltage V_{OS} , consider the integrator circuit in Fig. 2.37, where for simplicity we have short-circuited the input signal source. Analysis of the circuit is straightforward and is shown in Fig. 2.37. Assuming for simplicity that at time $t = 0$ the voltage across the capacitor is zero, the output voltage as a function of time is given by

$$v_O = V_{OS} + \frac{V_{OS}}{CR} t \quad (2.45)$$

Therefore v_O increases linearly with time until the op amp **saturates**. As should be expected, the dc input offset current I_{OS} produces a similar problem. Figure 2.38 illustrates the situation. Observe that we have added a resistance R in the op-amp positive-input lead in order to keep the input bias current I_B from flowing through C . Nevertheless, the offset current I_{OS} will flow through C and cause v_O to ramp linearly with time until the op amp saturates.

As mentioned previously on the study of integrator, the dc problem of the integrator circuit can be alleviated by connecting a resistor R_F across the integrator capacitor C , as shown in Fig. 2.25. Such a resistor provides a dc path through which the dc currents (V_{OS}/R) and I_{OS} can flow,²⁹ with the result that v_O will now have a dc component $[V_{OS}(1 + R_F/R) + I_{OS}R_F]$ instead of rising linearly. To keep the dc offset at the output small, one would select a low value for R_F .

²⁹assuming a resistance equal to $R \parallel R_F$ is connected in the positive op-amp lead

Unfortunately, however, the lower the value of R_F , the less ideal the integrator circuit becomes.



2.8 Finite Open-Loop Gain and Bandwidth

2.8.1 Frequency Dependence of the Open-Loop Gain

The differential open-loop gain (A) of an op amp is **NOT infinite**. It is **finite** and decreases with frequency. Figure 2.39 shows a plot for $|A|$, with the numbers typical of some commercially available general-purpose op amps.

although the gain is quite high at dc and low frequencies, it starts to fall off at a rather low frequency (10 Hz in our example).

The uniform -20-dB/decade gain rolloff shown is typical of **internally compensated** op amps. These are units that have a network³⁰ included within the same IC chip whose function is to cause the op-amp gain to have the single-time-constant (STC) low-pass response shown. This process of modifying the open-loop gain is termed **frequency compensation**, and its purpose is to ensure that op-amp circuits will be stable (as opposed to oscillatory).

³⁰usually a single capacitor

By analogy to the response of low-pass STC circuits, the gain $A(s)$ of an internally compensated op amp may be expressed as

$$A(s) = \frac{A_0}{1 + s/\omega_b} \quad (2.46)$$

which for physical frequencies, $s = j\omega$, becomes the following:

$$A(j\omega) = \frac{A_0}{1 + j\omega/\omega_b} \quad (2.47)$$

where A_0 denotes the dc gain and ω_b is the 3-dB frequency.³¹ For the example shown in Fig. 2.39, $A_0 = 10^5$ and $\omega_b = 2\pi \times 10$ rad/s. For frequencies $\omega \gg \omega_b$ (about 10 times and higher) Eq. (2.43) may be approximated by

³¹corner frequency or "break" frequency

$$A(j\omega) \simeq \frac{A_0\omega_b}{j\omega} \quad \text{therefore} \quad |A(j\omega)| = \frac{A_0\omega_b}{\omega} \quad (2.48)$$

from which it can be seen that the gain $|A|$ reaches unity (0 dB) at a frequency denoted by ω and given by

$$\omega_t = A_0\omega_b \quad (2.49)$$

Substituting in Eq. (2.48) gives:

$$A(j\omega) \simeq \frac{\omega_t}{j\omega} \quad (2.50)$$

The frequency $f_t = \omega_t/2\pi$ is usually specified on the data sheets of commercially available op amps and is known as the **unity-gain bandwidth**. Also note that for $\omega \gg \omega_b$ the open-loop gain in Eq. (2.46) becomes:

$$A(s) \simeq \frac{\omega_t}{s} \quad (2.51)$$

The gain magnitude can be obtained from Eq. (2.50) as

$$|A(j\omega)| \simeq \frac{\omega_t}{\omega} = \frac{f_t}{f} \quad (2.52)$$



Therefore if f_t is known (10^6 Hz in our example), one can easily determine the magnitude of the op-amp gain at a given frequency f . Furthermore, observe that this relationship correlates with the Bode plot in Fig. 2.39. Specifically, for $f \gg f_b$, doubling f (an octave increase) results in halving the gain (a 6-dB reduction). Similarly, increasing f by a factor of 10 (a decade increase) results in reducing $|A|$ by a factor of 10 (20 dB).

As a matter of practical importance, we note that the production spread in the value of f_t between op-amp units of the same type is usually much smaller than that observed for A_0 and f_b . For this reason f_t is preferred as a specification parameter. Finally, it should be mentioned that an op amp having this uniform -6-dB/octave (or equivalently -20-dB/decade) gain rolloff is said to have a **single-pole model**. Also, since this single pole **dominates** the amplifier frequency response, it is called a **dominant pole**. For more on poles (and zeros), the reader may wish to consult Appendix F.

2.8.2 Frequency Response of Closed-Loop Amplifiers

We next consider the effect of limited op-amp gain and bandwidth on the closed-loop transfer functions of the two (2) basic configurations:

- the inverting circuit of Fig. 2.5, and the
- noninverting circuit of Fig. 2.12.

The closed-loop gain of the inverting amplifier, assuming a finite op-amp open-loop gain A , was derived in Eq. (2.6), which we repeat here as:

$$\frac{V_o}{V_i} = \frac{-R_2/R_1}{1 + (1 + R_2/R_1)/A} \quad (2.53)$$

Substituting for A from Eq. (2.46) and using Eq. (2.49) gives

$$\frac{V_o(s)}{V_i(s)} = \frac{-R_2/R_1}{1 + \frac{1}{A_0} \left(1 + \frac{R_2}{R_1} \right) + \frac{s}{\omega_t(1 + R_2/R_1)}} \quad (2.54)$$

For $A_0 \gg 1 + R_2/R_1$, which is usually the case,

$$\frac{V_o(s)}{V_i(s)} \simeq \frac{-R_2/R_1}{1 + \frac{s}{\omega_t(1 + R_2/R_1)}} \quad (2.55)$$

which is of the same form as that for a low-pass STC network (see Table 1.2, page 36). Thus the inverting amplifier has an STC low-pass response with a dc gain of magnitude equal to R_2/R_1 . The closed-loop gain rolls off at a uniform -20-dB/decade slope with a corner frequency (3-dB frequency) given by

$$\omega_{3dB} = \frac{\omega_t}{1 + R_2/R_1} \quad (2.56)$$

Similarly, analysis of the noninverting amplifier of Fig. 2.12, assuming a finite open-loop gain A , yields the closed-loop transfer function

$$\frac{V_o}{V_i} = \frac{1 + R_2/R_1}{1 + (1 + R_2/R_1)/A} \quad (2.57)$$

Substituting for A from Eq. (2.42) and making the approximation $A_0 \gg 1 + R_2/R_1$ results in

$$\frac{V_o(s)}{V_i(s)} \simeq \frac{1 + R_2/R_1}{1 + \frac{s}{\omega/(1+R_2/R_1)}} \quad (2.58)$$

Thus the noninverting amplifier has an STC low-pass response with a dc gain of $(1 + R_2/R_1)$ and a 3-dB frequency given also by Eq. (2.53).

The table in Example 2.6 above clearly illustrates the trade-off between gain and bandwidth: For a given op amp, the lower the closed-loop gain required, the wider the bandwidth achieved. Indeed, the noninverting configuration exhibits a constant **gain-bandwidth product** equal to f_t of the op amp. An interpretation of these results in terms of feedback theory will be given in Chapter 11.



2.9 Large-Signal Operation of Op Amps

In our final section for studying op-amps, we will look at the limitations on the performance of op-amp circuits when large output signals are present.

2.9.1 Output Voltage Saturation

Similar to all other amplifiers, op-amps **operate linearly** over a limited range of output voltages. Specifically, the op-amp output saturates in the manner shown discussed in the previous chapter with L_+ and L_- within 1 V or so of the positive and negative power supplies, respectively.

Therefore, an op-amp operating from $\pm 15\text{ V}$ supplies will saturate when the output voltage reaches about $+13\text{ V}$ in the positive direction and -13 V in the negative direction. For this particular op amp the **rated** output voltage is said to be $\pm 13\text{ V}$.

To avoid clipping off the peaks of the output waveform, and the resulting waveform distortion, the input signal must be kept correspondingly small.

2.9.2 Output Current Limits

Another limitation on the operation of op-amps is their output current is limited to a specified maximum.

For instance, the popular **741** op amp is specified to have a maximum output current³² of $\pm 20\text{ mA}$.

Therefore, in designing closed-loop circuits utilizing the 741, the designer³³ has to ensure that under no condition will the op-amp be required to supply an output current, in either direction, exceeding $\pm 20\text{ mA}$.

This, of course, has to include both the current in the feedback circuit as well as the current supplied to a load resistor. If the circuit requires a larger current, the op-amp output voltage will saturate at the level corresponding to the maximum allowed output current.

³²This is the maximum amount of current the op amp can source or sink without damage. Exceeding this limit can damage the device.

³³That is you.

2.9.3 Slew Rate

Another phenomenon which can cause non-linear distortion when large output signals are present is **slew-rate limiting**. The name refers to the fact that there is a specific **maximum rate of change** possible at the output of a real op-amp. This maximum is known as the **slew rate** (SR) of the

op-amp and is defined as:³⁴

$$SR = \left. \frac{dv_o}{dt} \right|_{\max} \quad (2.59)$$

and is usually specified on the op-amp data sheet in units of $V \cdot \mu s^{-1}$. It follows, if the input signal applied to an op-amp circuit is such that it demands an output response that is faster than the specified value of SR, the op-amp will not comply.

Rather, its output will change at the maximum possible rate, which is equal to its SR.

As an example, consider an op amp connected in the unity-gain voltage-follower configuration shown in Fig. 2.43(a), and let the input signal be the step voltage shown in Fig. 2.43(b). The output of the op amp will not be able to rise instantaneously to the ideal value V ; rather, the output will be the linear ramp of slope equal to SR, shown in Fig. 2.43(c). The amplifier is then said to be **slewing**, and its output is **slew-rate limited**.

To understand the origin of the slew-rate phenomenon, we need to know about the internal circuit of the op-amp. For the time being, however, it is sufficient to know about the phenomenon and to note that it is distinct from the finite op-amp bandwidth that limits the frequency response of the closed-loop amplifiers, studied previously.

The limited bandwidth is a linear phenomenon and does not result in a change in the shape of an input sinusoid; that is, it does not lead to nonlinear distortion. The slew-rate limitation, on the other hand, can cause nonlinear distortion to an input sinusoidal signal when its frequency and amplitude are such that the corresponding ideal output would require v_o to change at a rate greater than SR. This is the origin of another related op-amp specification, its full-power bandwidth, to be explained later.

Before leaving the example in Fig. 2.43, however, we should point out that if the step input voltage V is sufficiently small, the output can be the exponentially rising ramp shown in Fig. 2.43(d). Such an output would be expected from the follower if the only limitation on its dynamic performance were the finite op-amp bandwidth. Specifically, the transfer function of the follower can be found by substituting $R_1 = \infty$ and $R_2 = 0$ in Eq. (2.55) to obtain

$$\frac{V_o}{V_i} = \frac{1}{1 + s/\omega_t} \quad (2.60)$$

which is a low-pass STC response with a time constant $1/\omega_t$. Its step response would therefore be (see Appendix E)

$$v_o(t) = V(1 - e^{-\omega_t t}) \quad (2.61)$$

The initial slope of this exponentially rising function is $(\omega_t V)$. Thus, as long as V is sufficiently small so that $\omega_t V \leq SR$, the output will be as in Fig. 2.43(d).

³⁴Slew derives from a nautical term, and you can find many 1800s references to slewing a cannon on its trunnions (that would be a vertical movement). The earliest recorded usage (according to the OED) is from Falconer's Marine dictionary (1769):

2.9.4 Full-Power Bandwidth

Op-amp slew-rate limiting can cause non-linear distortion in sinusoidal waveforms. Consider once more the unity-gain follower with a sine-wave input given by:

$$v_i = \hat{V}_i \sin \omega t$$

The rate of change of this waveform is given as:

$$\frac{dv_i}{dt} = \omega \hat{V}_i \cos \omega t$$

with a maximum value of $\omega \hat{V}_i$. This maximum occurs at the zero crossings of the input sinusoid. Now if $\omega \hat{V}_i$ exceeds the slew rate of the op amp, the output waveform will be distorted in the manner shown in Fig. 2.44. Observe that the output cannot keep up with the large rate of change of the sinusoid at its zero crossings, and the op amp **slews**.

The op-amp data sheets usually specify a frequency f_M called the **full-power bandwidth**. It is the frequency at which an output sinusoid with amplitude equal to the rated output voltage of the op-amp begins to show distortion due to slew-rate limiting. If we denote the rated output voltage $V_{\max}$, then f_M is related to SR as follows:

$$\omega_M V_{o,\max} = \text{SR} \quad \text{and} \quad f_M = \frac{\text{SR}}{2\pi V_{o,\max}}$$

Based on the above given equation, it should be apparent the output sinusoids of amplitudes smaller than $V_{\max}$ will show slew-rate distortion at frequencies higher than ω_M .

In fact, at a frequency ω higher than ω_M , the maximum amplitude of the undistorted output sinusoid is given by

$$V_o = V_{o,\max} = \left(\frac{\omega_M}{\omega} \right) \quad (2.62)$$

Chapter 3

Semiconductors

Table of Contents


3.1	Introduction	67
3.2	Intrinsic Semiconductors	69
3.3	Doped Semiconductors	72
3.4	Current Flow in Semiconductors	74
3.5	The PN Junction	78
3.6	PN Junction with Applied Voltage	83
3.7	Capacitive Effects in the pn Junction	87

3.1 Introduction

In this chapter, we will have a gentle introduction the properties and physics of **semiconductors**. The objective is to provide a basis for understanding the physical operation of **diodes** and **transistors** to enable their effective use in the design of circuits. While many concepts studied in this chapter apply to semiconductor materials in general, our focus will be heavily biased towards **silicon**, as it is the **primary** material used in the vast majority of microelectronic circuits.¹ This chapter will begin with a study of the crystal structure of semiconductors and introduces the two (2) types of charge carriers available for current conduction:

electrons, and holes.

The most significant property of semiconductors is their conductivity can be varied over a very wide range through the introduction of controlled amounts of **impurity atoms** into the semiconductor crystal in a process called **doping**.



¹The atomic structure and the free electrons present in a neutral Silicon atom.

Now we shall start to look at the building blocks which make up a semiconductor.

3.2 Intrinsic Semiconductors

As their name gives it away, semiconductors are materials whose conductivity lies between a of conductors, such as copper, and insulators, such as glass.

There are two (2) kinds of semiconductors:

- single-element semiconductors, such as germanium and silicon,² which are in group IV in the periodic table; and
- compound semiconductors, such as gallium-arsenide, which are formed by combining elements from groups III and V or groups II and VI.

Periodic Table of Elements

The periodic table displays elements from Hydrogen (1) to Oganesson (118). It is organized into groups (IA to VIIIA) and periods (1 to 7). The legend indicates the following categories:

- Alkali Metal (Blue)
- Alkaline Earth Metal (Light Blue)
- Metal (Green)
- Non-metal (Yellow)
- Halogen (Orange)
- Noble Gas (Red)
- Lanthanide/Actinide (Purple)

Figure 3.1: The periodic table of elements.

Compound semiconductors are useful in special electronic circuit applications as well as in applications that involve light, such as Light-Emitting Diode (LED)s. Of the two (2) elemental semiconductors, germanium³ was used in the fabrication of very early transistors (late 1940s, early 1950s). It was quickly supplanted, however, with silicon, on which today's IC technology is almost entirely based.

For this reason, we will deal mostly with silicon devices throughout this lecture series.

A silicon atom has four (4) valence electrons, and requires another four (4) to complete its outermost shell. This is achieved by sharing one of its valence electrons with each of its four neighboring atoms. Each pair of shared electrons forms a **covalent bond**. The result is a crystal of pure or intrinsic silicon with a regular lattice structure, where the atoms are held in their position by the covalent bonds.



²Silicon is an element; it has symbol Si and atomic number 14. It is a hard, brittle crystalline solid with a blue-gray metallic lustre, and is a tetravalent metalloid (sometimes considered as a non-metal) and semiconductor. It is a member of group 14 in the periodic table: carbon is above it; and germanium, tin, lead, and flerovium are below it. It is relatively unreactive. Silicon is a significant element that is essential for several physiological and metabolic processes in plants. Silicon is widely regarded as the predominant semiconductor material due to its versatile applications in various electrical devices such as transistors, solar cells, IC, and others.



³Germanium is a chemical element; it has symbol Ge and atomic number 32. It is lustrous, hard-brittle, grayish-white and similar in appearance to silicon. It is a metalloid or a nonmetal in the alloid group that is chemically similar to silicon. Like silicon, germanium naturally reacts and forms complexes with oxygen in nature.

Elemental germanium is used as a semiconductor in transistors and various other electronic devices. Historically, the first decade of semiconductor electronics was based entirely on germanium.

At sufficiently low temperatures,⁴ all the covalent bonds are intact and no electrons are available to conduct electric current.

⁴close to, if not, absolute zero (0 K.)

At such low temperatures, the intrinsic silicon crystal behaves as an **insulator**. At room temperature, sufficient thermal energy exists to break some of the covalent bonds, a process known as thermal generation.

As shown in Fig. 3.2, when a covalent bond is broken, an electron is freed. The free electron can wander away from its parent atom, and it becomes available to conduct electric current if an electric field (E) is applied to the crystal. As the electron leaves its parent atom, it leaves behind a net **positive charge** which is equal to the magnitude of the electron charge.

Therefore, an electron from a neighbouring atom could be attracted to this positive charge, and leaves its parent atom. This action fills up the “hole” which existed in the ionized atom but creates a new hole in the other atom.

This process may repeat itself, with the result that we effectively have a positively charged carrier, or **hole**, moving through the silicon crystal structure and being available to conduct electric current. The charge of a hole is equal in magnitude to the charge of an electron. We can therefore see that, as temperature increases, more covalent bonds are broken and electron-hole pairs are generated.

The increase in the numbers of free electrons and holes results in an increase in the conductivity of silicon.

Thermal generation results in free electrons and holes in equal numbers and hence equal concentrations, where concentration refers to the number of charge carriers per unit volume (cm^3). The free electrons and holes move randomly through the silicon crystal structure, and in the process some electrons may fill some of the holes. This process, called **recombination**, results in the disappearance of free electrons and holes. The recombination rate is proportional to the number of free electrons and holes, which in turn is determined by the thermal generation rate. The latter is a strong function of temperature.

In thermal equilibrium, the recombination rate is equal to the generation rate, and we can conclude that the concentration of free electrons (n) is equal to the concentration of holes (p),

$$n = p = n_i \quad (3.1)$$

where n_i denotes the number of free electrons and holes in a unit volume (cm^3) of intrinsic silicon at a given temperature. Results from semiconductor physics gives n_i as

$$n_i = BT^{3/2} \exp -E_g/2kT \quad (3.2)$$

where B is a material-dependent parameter which is 7.3×10^{15} for silicon, T is the temperature in K; E_g , a parameter known as the **bandgap energy**, is 1.12 electron volt⁵ (eV) for silicon; and k is Boltzmann's constant (8.62×10^{-5} eV/K).

⁵also written electron-volt and electron volt, is the measure of an amount of kinetic energy gained by a single electron accelerating through an electric potential difference of one volt in vacuum. When used as a unit of energy, the numerical value of $1 \text{ e} \cdot \text{V}$ in joules (J) is equal to the numerical value of the charge of an electron in coulombs (C).

Under the 2019 revision of the SI, this sets $1 \text{ e} \cdot \text{V}$ equal to the exact value $1.602\,176\,634 \times 10^{-19}$

The bandgap energy (E_g) is the minimum energy required to break a covalent bond and generate an electron-hole pair and is defined as an energy range in a solid where no electronic states exist.

Finally, it is useful for future purposes to express the product of the hole and free-electron concentration as

$$pn = n_i^2 \quad (3.3)$$

where for silicon at room temperature, $n_i \approx 1.5 \times 10^{10} \text{ cm}^{-3}$. As will be seen shortly, this relationship extends to extrinsic or doped silicon as well.

proportional to the number of free electrons and holes, which in turn is determined by the thermal generation rate. The latter is a strong function of temperature. In thermal equilibrium, the recombination rate is equal to the generation rate, and one can conclude that the concentration of free electrons n is equal to the concentration of holes p ,

Information: Liquid Crystal Display

The existence of liquid crystals whose color could be changed by means of an external heat source was first reported in 1888 by an Austrian botanical physiologist. The LC idea lay dormant until the late 1940s, however. Subsequent developments in the field of solid-state electronics provided the technology to harness the technique in display media, with the first LCDs being demonstrated by RCA beginning in 1962. Today, LCDs are an essential component in every mobile device as the interface to the world of electronics within. At the other end of the scale, large LCDs are used in flat-panel TVs, and very large LCDs are appearing as “dynamic” wallpaper in museum display settings.

3.3 Doped Semiconductors

The intrinsic silicon crystal described previously has **equal concentrations of free electrons and holes**, generated by thermal generation. These concentrations are far too small for silicon to conduct measurable current at room temperature. In addition, the carrier concentrations and hence the conductivity are strong functions of temperature, which is **NOT** a desirable property in an electronic device. Fortunately, a method was developed to change the carrier concentration in a semiconductor crystal substantially and in a precisely controlled manner.

This process is known as **doping**, and the resulting silicon is referred to as doped silicon.

Doping requires introducing **impurity atoms** into the silicon crystal in sufficient numbers to significantly increase the concentration of either free electrons or holes but with little or no change in the crystal properties of silicon.

To increase the concentration of free electrons (n) silicon is doped with an element with a valence of 5, such as *phosphorus*. The resulting doped silicon is then said to be of n type.⁶ To increase the concentration of holes (p) silicon is doped with an element having a valence of 3, such as *boron*, and the resulting doped silicon is said to be of p type.

⁶This means, again, that the material has more free moving electrons than there are holes.

Figure 3.3 shows a silicon crystal doped with phosphorus impurity. The dopant (phosphorus) atoms replace some of the silicon atoms in the crystal structure. Since the phosphorus atom has five (5) electrons in its outer shell, four of these electrons form covalent bonds with the neighboring atoms, and the fifth electron becomes a free electron. Thus each phosphorus atom donates a free electron to the silicon crystal, and the phosphorus impurity is called a donor. It should be clear, though, that no holes are generated by this process. The net positive charge associated with the phosphorus atom is a bound charge that does not move through the crystal.

If the concentration of donor atoms is N_D , where N_D is usually much greater than n_i , the concentration of free electrons in the n -type silicon will be:

$$n_n \approx N_D \quad (3.4)$$

where the subscript n denotes n -type silicon. Therefore, n_n is determined by the doping concentration and not by temperature. This is not the case, however, for the hole concentration. All the holes in the n -type silicon are those generated by thermal ionization. Their concentration p_n can be found by noting that the relationship in Eq. (3.3) applies equally well for doped silicon, provided thermal equilibrium is achieved. Therefore for n -type silicon:

$$p_n n_n = n_i^2$$

Substituting for n_n from Eq. (3.4), we obtain for p_n :

$$p_n \simeq \frac{n_i^2}{N_n} \quad (3.5)$$

Therefore p_n will have the same dependence on temperature as that of n_i^2 . Finally, we note that in n -type silicon the concentration of free electrons n_n will be much larger than that of holes. Hence electrons are said to be the majority charge carriers and holes the minority charge carriers in n -type silicon.

To obtain p -type silicon in which holes are the majority charge carriers, a trivalent impurity such as boron is used. Figure 3.4 shows a silicon crystal doped with boron. Note that the boron atoms replace some of the silicon atoms in the silicon crystal structure. Since each boron atom has three electrons in its outer shell, it accepts an electron from a neighbouring atom, thus forming covalent bonds. The result is a hole in the neighboring atom and a bound negative charge at the **acceptor** (boron) atom. It follows that each acceptor atom provides a hole. If the acceptor doping concentration is N_A , where $N_A \gg n_i$, the hole concentration becomes

$$p_p \simeq N_A \quad (3.6)$$

where the subscript p denotes p -type silicon. Therefore, here the majority carriers are holes and their concentration is determined by N_A . The concentration of minority electrons can be found by using the relationship $p_p n_p = n_i^2$ and substituting for p_p from Eq. (3.6):

$$n_p \simeq \frac{n_i^2}{N_A} \quad (3.7)$$

Therefore, the concentration of the minority electrons will have the same temperature dependence as that of n_i^2 .

It should be emphasized that a piece of n -type or p -type silicon is **electrically neutral**; the charge of the majority free carriers⁷ are neutralized by the bound charges associated with the impurity atoms.

⁷electrons in the n -type and holes in the p -type silicon

3.4 Current Flow in Semiconductors

There are two (2) different mechanisms for the movement of charge carriers and therefore for current flow in semiconductors:

- drift, and
- diffusion.

Let's have a look at both these options in more detail and understand their effect on semiconductors.

3.4.1 Drift Current

When an electrical field (E) is established in a semiconductor crystal, holes are accelerated in the direction of E , and free electrons are accelerated in the direction **opposite** to that of E . This situation is illustrated in Fig. 3.5. The holes acquire a velocity $v_{p\text{-drift}}$ given by:

$$v_{p\text{-drift}} = \mu_p E \quad (3.8)$$

where μ_n is a constant called the **hole mobility** where it represents the degree of ease by which holes move through the silicon crystal in response to the electrical field E .

Given the velocity has the units of $\text{cm} \cdot \text{s}^{-1}$ and E has the units of $\text{V} \cdot \text{m}^{-1}$, we see from Eq. (3.8), the mobility (μ_p) needs to have the units of $\text{cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$.

For intrinsic⁸ silicon:

$$\mu_p = 480 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}.$$

⁸chemically pure silicon with no added impurities, meaning its electrical conductivity comes only from thermally generated electrons and holes

The free electrons acquire a drift velocity ($v_{n\text{-drift}}$) given by:

$$v_{n\text{-drift}} = -\mu_n E \quad (3.9)$$

where the result is negative because the electrons move in the direction **opposite** to E . Here μ_n is the **electron mobility**.⁹ Note that μ_n is about 2.5 times μ_p , signifying that electrons move with much greater ease through the silicon crystal than do holes.

⁹for intrinsic silicon is about $1,350 \times 10^3 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$

Let's now return to the single-crystal silicon bar shown in Fig. 3.5. Let the concentration of holes be p and that of free electrons n . We wish to calculate the current component due to the flow of holes. Consider a plane perpendicular to the x direction. In one second, the hole charge that crosses that plane will be ($Aqp v_{p\text{-drift}}$) coulombs, where A is the cross-sectional area of the silicon bar and q is the magnitude of electron charge. This then must be the hole component of the drift current flowing through the bar,

$$I_p = Aqp v_{p\text{-drift}} \quad (3.10)$$



Substituting for $v_{p\text{-drift}}$ from Eq. (3.8), we obtain $I_p = Aqp\mu_p E$. We are usually interested in the current density (J_p), which is the current per unit cross-sectional area ($A \cdot m^{-2}$),

$$J_p = \frac{I_p}{A} = qp\mu_p E \quad [A \cdot m^{-2}] \quad (3.11)$$

The current component due to the drift of free electrons can be found in a similar manner. Note, however, that electrons drifting from right to left result in a current component from left to right.

This is because of the convention of taking the direction of current flow as the direction of flow of positive charge and opposite to the direction of flow of negative charge.

Thus, $I_n = -Aqn v_{n\text{-drift}}$. Substituting for $v_{n\text{-drift}}$ from Eq. (3.9), we obtain the current density $J_n = I_n/A$ as

$$J_n = qn\mu_n E \quad [A \cdot m^{-2}] \quad (3.12)$$

The total drift current density can now be found by summing J_p and J_n from Eqs. (3.11) and (3.12),

$$J = J_p + J_n = q(p\mu_p + n\mu_n)E \quad [A \cdot m^{-2}] \quad (3.13)$$

This relationship can be written as

$$J = \sigma E \quad \text{or} \quad J = E/\rho \quad [A \cdot m^{-2}] \quad (3.14)$$

where the conductivity (σ) is given as:

$$\sigma = q(p\mu_p + n\mu_n) \quad [^{-1}] \quad (3.15)$$

and the resistivity (ρ) is given by:

$$\rho \equiv \frac{1}{\sigma} = \frac{1}{q(p\mu_p + n\mu_n)} \quad \Omega$$

Please observe Eq. (3.14) is a form of Ohm's law and can be written alternately as

$$\rho = \frac{E}{J} \quad [A/m^2] \quad (3.16)$$

Therefore the units of ρ are obtained from:

$$\frac{V \cdot cm^{-1}}{A \cdot cm^{-2}} = \Omega \cdot cm$$

3.4.2 Diffusion Current

Carrier diffusion occurs when the density of charge carriers in a piece of semiconductor is **NOT** uniform.

For example, if by some mechanism the concentration of, say, holes, is made higher in one part of a piece of silicon than in another, then holes will diffuse from the region of high concentration to the region of low concentration.¹⁰

The diffusion of charge carriers gives rise to a net flow of charge, or diffusion current.

¹⁰Such a diffusion process is like that observed if one drops a few ink drops in a water-filled tank.

As an example, consider the bar of silicon shown in **Fig. 3.2a**: By some unspecified process, we have arranged to inject holes into its left side. This continuous hole injection gives rise to and maintains a hole **concentration profile** such as that shown in **Fig. 3.2b**. This profile in turn causes holes to diffuse from left to right along the silicon bar, resulting in a hole current in the x direction. The magnitude of the current at any point is proportional to the slope of the concentration profile, or the **concentration gradient**, at that point,

$$J_p = -qD_p \frac{dp(x)}{dx} \quad (3.17)$$

where J_p is the hole-current density ($A \cdot cm^{-2}$), q is the magnitude of electron charge, D_p is a constant called the **diffusion constant** or diffusivity of holes; and $p(x)$ is the hole concentration at point x .

The gradient dp/dx is negative, resulting in a positive current in the x direction, as should be expected.





Figure 3.2

A bar of silicon (a) into which holes are injected, thus creating the hole concentration profile along the x axis, shown in (b). The holes diffuse in the positive direction of x and give rise to a hole diffusion current in the same direction. Note that we are not showing the circuit to which the silicon bar is connected.



In the case of electron diffusion resulting from an electron concentration gradient, as shown in **Fig. 3.3**, a similar relationship applies, giving the electron-current density,

$$J_n = qD_n \frac{dn(x)}{dx} \quad (3.18)$$

where D_n is the diffusion constant or diffusivity of electrons. Observe that a negative (dn/dx) gives rise to a negative current, a result of the convention that the

positive direction of current is taken to be that of the flow of positive charge.¹¹

For holes and electrons diffusing in intrinsic silicon, typical values for the diffusion constants are $D_p = 12 \text{ cm}^2 \cdot \text{s}^{-1}$ and $D_n = 35 \text{ cm}^2 \cdot \text{s}^{-1}$.

At this point the reader is probably wondering where the diffusion current in the silicon bar in **Fig. 3.6(a)** goes. A good question, as we are not showing how the right-side end of the bar is connected to the rest of the circuit. We will address this and related questions in detail in our discussion of the pn junction in later sections.

Relationship between D and μ

Figure 3.3

If the electron concentration profile shown is established in a bar of silicon, electrons diffuse in the x direction, giving rise to an electron diffusion current in the negative- x direction.

¹¹and opposite to that of the flow of negative charge

A simple yet powerful relationship ties the diffusion constant with the mobility:

$$\frac{D_n}{\mu_n} = \frac{D_p}{\mu_p} = V_T \quad \text{where} \quad V_T = \frac{kT}{q} \quad (3.19)$$

The parameter V_T is known as the **thermal voltage**. At room temperature, $T \simeq 300 \text{ K}$ and $V_T = 25.9 \text{ mV}$.

This relationship is known as the **Einstein relationship**.¹²

¹²In physics (specifically, the kinetic theory of gases), the Einstein relation is a previously unexpected[clarification needed] connection revealed independently by William Sutherland in 1904,[1][2][3] Albert Einstein in 1905,[4] and by Marian Smoluchowski in 1906[5] in their works on Brownian motion. The more general form of the equation in the classical case is[6]

3.5 The PN Junction

Having learned important semiconductor concepts, we are now ready to consider our first practical semiconductor structure:

the pn junction.

As previously mentioned, the pn junction implements the diode and plays the dominant role in the structure and operation of the Bipolar Junction Transistor (BJT).

Understanding pn junctions is very important to the study of the MOSFET operation.

3.5.1 Implementation

Fig. 3.4 shows a simplified physical structure of the pn junction. It consists of a p -type semiconductor¹³ brought into close contact with an n -type semiconductor material, which is also silicon.




Figure 3.4

Simplified physical structure of the pn junction. As the pn junction implements the junction diode, its terminals are labeled anode and cathode.

¹³ e.g., silicon

In actual practice, both p and n regions are part of the same silicon crystal. That is, the pn junction is formed within a single silicon crystal by creating regions of different dopings (p and n regions).

As indicated in **Fig. 3.4**, external wire connections are made to the p and n regions through metal (aluminum) contacts. If the pn junction is used as a diode, these constitute the diode terminals and are therefore labeled **anode** and **cathode** in keeping with diode terminology.¹⁴

3.5.2 Open Circuit Operation

Fig. 3.5 shows a pn junction under open-circuit conditions—that is, the external terminals are left open. The “+” signs in the p -type material denote the **majority holes**. The charge of these holes is neutralized by an equal amount of bound negative charge associated with the acceptor atoms.

For simplicity, these bound charges are not shown in the diagram. Also not shown are the minority electrons generated in the p -type material by thermal ionization. In the n -type material the majority electrons are indicated by “-” signs. Here also, the bound positive charge, which neutralizes the charge of the majority electrons, is not shown in order to keep the diagram simple. The n -type material also contains minority holes generated by thermal ionization but not shown in the diagram.

¹⁴This terminology in fact is a carryover from that used with vacuum-tube technology, which was the technology for making diodes and other electronic devices until the invention of the transistor in 1947. This event ushered in the era of solid-state electronics, which changed not only electronics, communications, and computers but indeed the world!

Diffusion Current

Because the concentration of holes is high in the p region and low in the n region, holes diffuse across the junction from the p side to the n side. Similarly, electrons diffuse across the junction from the n side to the p side.

These two current components add together to form the diffusion current I_D , whose direction is from the p side to the n side, as indicated in **Fig. 3.5**.

Depletion Region

The holes that diffuse across the junction into the n region quickly recombine with some of the majority electrons present there and therefore disappear from the scene.

This recombination process results also in the disappearance of some free electrons from the n -type material. Therefore some of the bound positive charge will no longer be neutralized by free electrons, and this charge is said to have been **uncovered**. Given the recombination takes place close to the junction, there will be a region close to the junction that is **depleted of free electrons** and contains uncovered bound positive charge, as indicated in Fig. 3.9.

The electrons that diffuse across the junction into the p region quickly recombine with some of the majority holes there, and thus disappear from the scene. This results also in the disappearance of some majority holes, causing




Figure 3.5
(a) The pn junction with no applied voltage (open-circuited terminals).
(b) The potential distribution along an axis perpendicular to the junction.




Figure 3.6
The electron density of a MESFET. Please observe the central point where the environment is void of electrons.

some of the bound negative charge to be uncovered (i.e., no longer neutralized by holes). Thus, in the p material close to the junction, there will be a region **depleted of holes** and containing uncovered bound negative charge, as indicated in **Fig. 3.5**.

From the above it follows that a **carrier-depletion region** will exist on both sides of the junction, with the n side of this region positively charged and the p side negatively charged. This carrier-depletion region-or, simply, depletion region-is also called the space-charge **region**. The charges on both sides of the depletion region cause an electric field E to be established across the region in the direction indicated in **Fig. 3.5**. Hence a potential difference results across the depletion region, with the n side at a positive voltage relative to the p side, as shown in **Fig. 3.5b**. Thus the resulting electric field opposes the diffusion of holes into the n region and electrons into the p region. In fact, the voltage drop across the depletion region acts as a **barrier** that has to be overcome for holes to diffuse into the n region and electrons to diffuse into the p region. The larger the barrier voltage, the smaller the number of carriers that will be able to overcome the barrier, and hence the lower the magnitude of diffusion current. Thus it is the appearance of the barrier voltage V_0 that limits the carrier diffusion process. It follows that the diffusion current I_D depends strongly on the voltage drop V_0 across the depletion region.

Drift Current and Equilibrium

In addition to the current component I_p due to majority-carrier diffusion, a component due to minority-carrier drift exists across the junction. Specifically, some of the thermally generated holes in the n material move toward the junction and reach the edge of the depletion region. There, they experience the electric field in the depletion region, which sweeps them across that region into the p side. Similarly, some of the minority thermally generated electrons in the p material move to the edge of the depletion region and get swept by the electric field in the depletion region across that region into the n side. These two current components-electrons moved by drift from p to n and holes moved by drift from n to p -add together to form the drift current I_s , whose direction is from the n side to the p side of the junction, as indicated in **Fig. 3.9**. Since the current I_s is carried by thermally generated minority carriers, its value is strongly dependent on temperature; however, it is independent of the value of the depletion-layer voltage V_0 . This is due to the fact that the drift current is determined by the number of minority carriers that make it to the edge of the depletion region; any minority carriers that manage to get to the edge of the depletion region will be swept across by E irrespective of the value of E or, correspondingly, of V_0 .

Under open-circuit conditions (**Fig. 3.5**) no external current exists; thus the two opposite currents across the junction must be equal in magnitude:

$$I_D = I_s$$

This equilibrium condition¹⁵ is maintained by the barrier voltage (V_0). Therefore, if for some reason I_D exceeds I_s , then more bound charge will be uncovered on both sides of the junction, the depletion

¹⁵In fact, in equilibrium the equality of drift and diffusion currents applies not just to the total currents but also to their individual components. That is, the hole drift current must equal the hole diffusion current and, similarly, the electron drift current must equal the electron diffusion current.

layer will widen, and the voltage across it (V_0) will increase. This in turn causes I_D to decrease until equilibrium is achieved with $I_D = I_S$.

On the other hand, if I_S exceeds I_D , then the amount of uncovered charge will decrease, the depletion layer will narrow, and the voltage across it (V_0) will decrease. This causes I_D to increase until equilibrium is achieved with $I_D = I_S$.

The Junction Built-in Voltage

With no external voltage applied, the barrier voltage (V_0) across the pn junction can be shown to be given by:

$$V_0 = V_T \ln \left(\frac{N_A N_D}{n_i^2} \right) \quad (3.20)$$

where N_A and N_D are the doping concentrations of the p -side and n -side of the junction, respectively. Therefore V_0 depends both on doping concentrations and on temperature. It is known as the **junction built-in voltage**.

Typically, for silicon at room temperature, V_0 is in the range of 0,6 V to 0,9 V.

When the pn junction terminals are left open-circuited, the voltage measured between them will be zero. That is, the voltage V_0 across the depletion region does **NOT** appear between the junction terminals. This is because of the contact voltages existing at the metal-semiconductor junctions at the terminals, which counter and exactly balance the barrier voltage. If this were not the case, we would have been able to draw energy from the isolated pn junction, which would clearly violate the principle of conservation of energy.

Width of and Charge Stored in the Depletion Region

Figure 3.10 provides further illustration of the situation occurring in the pn junction when the junction is in equilibrium. In Fig. 3.10(a) we see a junction in which $N_A > N_D$, a typical situation in practice. This is borne out by the carrier concentration on both sides of the junction, as shown in Fig. 3.10(b).

We have denoted the minority-carrier concentrations in both sides by n_{p0} and p_{n0} , with the additional subscript "0" signifying equilibrium.¹⁶

¹⁶i.e., before external voltages are applied, as will be seen in the next section.

Observe that the depletion region extends in both the p and n materials and **equal amounts of charge exist** on both sides.¹⁷ However, since usually unequal dopings N_A and N_D are used, as in the case illustrated in Fig. 3.10, the width of the depletion layer will **NOT** be the same on the two (2) sides. Rather, to uncover the same amount of charge, the depletion layer will extend deeper into the more lightly doped material. Specifically, if we denote the width of the depletion region in the p

¹⁷(Q_+ and Q_- in Fig. 3.10c)



side by x_n and in the n side by x_n , we can express the magnitude of the charge of the junction as

$$\text{on the } n \text{ side} \quad |Q_+| = qAx_nN_D \quad \text{and on the } p \text{ side} \quad |Q_-| = qAx_pN_A \quad (3.21)$$

where A is the cross-sectional area of the junction in the plane perpendicular to the page. The charge equality condition can now be written as $qAx_nN_D = qAx_pN_A$ which can be rearranged to give us:

$$\frac{x_n}{r} = \frac{N_A}{N_D} \quad (3.22)$$

In actual practice, it is usual for one side of the junction to be much more heavily doped than the other, with the result that the depletion region exists almost entirely on one side (the lightly doped side).

The width W of the depletion layer can be shown to be given by

$$W = x_n + x_p = \sqrt{\frac{2\epsilon_s}{q} \left(\frac{1}{N_A} + \frac{1}{N_D} \right) V_0} \quad (3.23)$$

where ϵ_s is the electrical permittivity of silicon $= 11.7\epsilon_0 = 11.7 \times 8.85 \times 10^{-14} \text{ F/cm} = 1.04 \times 10^{-12} \text{ F/cm}$. Typically W is in the range $0.1 \mu\text{m}$ to $1 \mu\text{m}$. Eqs. (3.25) and (3.26) can be used to obtain x_n and x_p in terms of W as:

$$x_n = W \frac{N_A}{N_A + N_D} \quad \text{and} \quad x_p = W \frac{N_D}{N_A + N_D} \quad (3.24)$$

The charge stored on either side of the depletion region can be expressed in terms of W by utilizing Eqs. (3.23) and Eq. (3.24) to obtain:

$$Q_I = |Q_+| = |Q_-| \quad (3.25)$$

$$Q_J = Aq \left(\frac{N_A N_D}{N_A + N_D} \right) W \quad (3.26)$$

Finally, we can substitute for W from Eq. (3.26) to obtain

$$Q_J = A \sqrt{2\epsilon_s q \left(\frac{N_A N_D}{N_A + N_D} \right) V_0} \quad (3.27)$$

These expressions for Q_J will prove useful in subsequent sections.




Figure 3.7

3.6 PN Junction with Applied Voltage

Now that we had a look at the open-circuited *pn* junction in detail, we are now ready to apply a DC voltage between its two (2) terminals to find its electrical conduction properties. If the voltage is applied so that the *p* side is made more positive than the *n* side, it is referred to as a **forward-bias** voltage.¹⁸ Conversely, if our applied dc voltage is such that it makes the *n* side more positive than the *p* side, it is said to be a reverse-bias voltage. As will be seen, the *pn* junction exhibits vastly different conduction properties in its forward and reverse directions. Our plan is as follows. We begin by a simple qualitative description in Section 3.5.1 and then consider an analytical description of the $i - v$ characteristic of the junction in Section 3.5.2.

¹⁸we take the term **bias** to refer simply to the application of a dc voltage.

3.6.1 Qualitative Description of Junction Operation

Fig. 3.7 shows the *pn* junction under three different conditions: (a) the open-circuit or equilibrium condition studied in the previous section; (b) the reverse-bias condition, where a DC voltage V_R is applied; and (c) the forward-bias condition, where a DC voltage V_F is applied.

Observe that in the open-circuit case, a barrier voltage V_0 develops, making *n* more positive than *p*, and limiting the diffusion current I_D to a value exactly equal to the drift current I_S , thus resulting in a zero current at the junction terminals, as should be the case, since the terminals are open-circuited. Also, as mentioned previously, the barrier voltage V_0 , though it establishes the current equilibrium across the junction, does **not** in fact appear between the junction terminals.

Consider now the reverse-bias case in (b). The externally applied reverse-bias voltage V_R is in the direction to add to the barrier voltage, and it does, thus increasing the effective barrier voltage to $(V_0 + V_R)$ as shown. This reduces the number of holes that diffuse into the *n* region and the number of electrons that diffuse into the *p* region. The end result is that the diffusion current I_D is dramatically reduced. As will be seen shortly, a reverse-bias voltage of a volt or so is sufficient to

cause $I_p \simeq 0$, and the current across the junction and through the external circuit will be equal to I_s . Recalling that I_s is the current due to the drift across the depletion region of the thermally generated minority carriers, we expect I_s to be very small and to be strongly dependent on temperature. We will show this to be the case very shortly. We thus conclude that in the reverse direction, the *pn* junction conducts a very small and almost-constant current equal to I_s .

Before leaving the reverse-bias case, observe that the increase in barrier voltage will be accompanied by a corresponding increase in the stored uncovered charge on both sides of the depletion region. This in turn means a wider depletion region, needed to uncover the additional charge required to support the larger barrier voltage ($V_0 + V_R$). Analytically, these results can be obtained easily by a simple extension of the results of the equilibrium case. Thus the width of the depletion region can be obtained by replacing V_0 in Eq. (3.26) by $(V_0 + V_R)$,

$$W = x_n + x_p = \sqrt{\frac{2\epsilon_s}{q} \left(\frac{1}{N_A} + \frac{1}{N_D} \right) (V_0 + V_R)} \quad (3.28)$$

and the magnitude of the charge stored on either side of the depletion region can be determined by replacing V_0 in Eq. (3.30) by $(V_0 + V_R)$,

$$Q_J = A \sqrt{2\epsilon_s q \left(\frac{N_A N_D}{N_A + N_D} \right) (V_0 + V_R)} \quad (3.29)$$

We next consider the forward-bias case shown in Fig. 3.11(c). Here the applied voltage V_F is in the direction that subtracts from the built-in voltage V_0 , resulting in a reduced barrier voltage ($V_0 - V_F$) across the depletion region. This reduced barrier voltage will be accompanied by reduced depletion-region charge and correspondingly narrower depletion-region width W . Most importantly, the lowering of the barrier voltage will enable more holes to diffuse from *p* to *n* and more electrons to diffuse from *n* to *p*. Thus the diffusion current I_p increases substantially and, as will be seen shortly, can become many orders of magnitude larger than the drift current I_s . The current I in the external circuit is of course the difference between I_p and I_s , $I = I_p - I_s$ and it flows in the forward direction of the junction, from *p* to *n*. We thus conclude that the *pn* junction can conduct a substantial current in the forward-bias region and that current is mostly a diffusion current whose value is determined by the forward-bias voltage V_F .

Substituting for $p_n(x)$ from Eq. (3.35) gives

$$J_p(x) = q \left(\frac{D_p}{L_p} \right) p_{n0} \left(e^{V/V_T} - 1 \right) e^{-(x-x_n)/L_p} \quad (3.30)$$

As expected, $J_p(x)$ is highest at $x = x_n$,

$$J_p(x_n) = q \left(\frac{D_p}{L_p} \right) p_{n0} \left(e^{V/V_T} - 1 \right) \quad (3.31)$$

and decays exponentially for $x > x_n$, as the minority holes recombine with the majority electrons. This recombination, however, means that the majority electrons will have to be replenished by a current that injects electrons from the external circuit into the *n* region of the junction. This latter current component has the same direction as the hole current (because electrons moving from right

to left give rise to current in the direction from left to right). It follows that as $J_p(x)$ decreases, the electron current component increases by exactly the same amount, making the total current in the n material constant at the value given by Eq. (3.37).

An exactly parallel development can be applied to the electrons that are injected from the n to the p region, resulting in an electron diffusion current given by a simple adaptation of Eq. (3.37),

$$J_n(-x_p) = q \left(\frac{D_n}{L_n} \right) n_{p0} \left(e^{V/V_T} - 1 \right) \quad (3.32)$$

Now, although the currents in Eqs. (3.37) and (3.38) are found at the two edges of the depletion region, their values do not change in the depletion region. Thus we can drop the location descriptors (x_n), ($-x_p$), add the two current densities, and multiply by the junction area A to obtain the total current I as $I = A(J_p + J_n)$ $I = Aq \left(\frac{D_p}{L_p} p_{n0} + \frac{D_n}{L_n} n_{p0} \right) \left(e^{V/V_T} - 1 \right)$ Substituting for $p_{n0} = n_i^2/N_D$ and for $n_{p0} = n_i^2/N_A$ gives

$$I = Aqn_i^2 \left(\frac{D_p}{L_p N_D} + \frac{D_n}{L_n N_A} \right) \left(e^{V/V_T} - 1 \right) \quad (3.33)$$

From this equation we note that for a negative V (reverse bias) with a magnitude of a few times V_T (25.9 mV), the exponential term becomes essentially zero, and the current across the junction becomes negative and constant. From our qualitative description in Section 3.5.1, we know that this current must be I_s . Thus,

$$I = I_s(e^{V/V_T} - 1) \quad (3.34)$$

where

$$I_s = Aqn_i^2 \left(\frac{D_p}{L_p N_D} + \frac{D_n}{L_n N_A} \right) \quad (3.35)$$

Figure 3.13 shows the $I - V$ characteristic of the pn junction (Eq. 3.40). Observe that in the reverse direction the current saturates at a value equal to $-I_s$. For this reason, I_s is given the name **saturation current**. From Eq. (3.41) we see that I_s is directly proportional to the cross-sectional area A of the junction. Thus, another name for I_s , one we prefer to use in this book, is the junction scale current. Typical values for I_s , for junctions of various areas, range from 10^{-18} A to 10^{-12} A.

Besides being proportional to the junction area A , the expression for I_s in Eq. (3.41) indicates that I_s is proportional to n_i^2 , which is a very strong function of temperature (see Eq. 3.2).

3.6.2 Reverse Breakdown

The description of the operation of the pn junction in the reverse direction, and the $I - V$ relationship of the junction in Eq. (3.34), indicate that at a reverse-bias voltage ($-V$), with the condition of $V \gg V_T$, when applied will result in reverse current that flows across the junction is **approximately equal** to I_s and therefore is very small. However, as the magnitude of the reverse-bias voltage V is increased, a value is reached at which a very large reverse current flows as shown in Fig. 3.14.

Observe that as V reaches the value $V[Z]$, the dramatic increase in reverse current is accompanied by a very small increase in the reverse voltage; that is, the reverse voltage across the junction

remains very close to the value V_Z . The phenomenon that occurs at $V = V_Z$ is known as **junction breakdown**.

It is **NOT** a destructive phenomenon. That is, the *pn* junction can be repeatedly operated in the breakdown region without a permanent effect on its characteristics.

This, however, is predicated on the assumption that the magnitude of the reverse-breakdown current is limited by the external circuit to a **safe** value. The “safe” value is one that results in the limitation of the power dissipated in the junction to a safe, allowable level.

There are two (2) possible mechanisms for *pn* junction breakdown:

- the zener effect,¹⁹ and
- avalanche effect.

If a *pn* junction breaks down with a breakdown voltage $V_Z < 5$ V, the breakdown mechanism is usually the zener effect. Avalanche breakdown occurs when V_Z is greater than approximately 7 V. For junctions that break down between 5 V and 7 V, the breakdown mechanism can be either the zener or the avalanche effect or a combination of the two.

Zener breakdown occurs when the electric field in the depletion layer increases to the point of breaking covalent bonds and generating electron-hole pairs. The electrons generated in this way will be swept by the electric field into the *n* side and the holes into the *p* side. Therefore these electrons and holes constitute a reverse current across the junction. Once the zener effect starts, a large number of carriers can be generated, with a negligible increase in the junction voltage. Therefore the reverse current in the breakdown region will be large and its value must be determined by the external circuit, while the reverse voltage appearing between the diode terminals will remain close to the specified breakdown voltage V_Z .

The other breakdown mechanism, **avalanche breakdown**, occurs when the minority carriers that cross the depletion region under the influence of the electric field gain sufficient kinetic energy to be able to break covalent bonds in atoms with which they collide. The carriers liberated by this process may have sufficiently high energy to be able to cause other carriers to be liberated in another ionizing collision. This process keeps repeating in the fashion of an avalanche, with the result that many carriers are created that are able to support any value of reverse current, as determined by the external circuit, with a negligible change in the voltage drop across the junction.

As will be seen when we study Diodes in the next chapter, some *pn* junction diodes are fabricated to operate specifically in the breakdown region, where use is made of the nearly constant voltage V_Z .

¹⁹Named after an early worker in the area. Note that the subscript Z in V_Z denotes zener. We will use V_Z to denote the breakdown voltage whether the breakdown mechanism is the zener effect or the avalanche effect.

3.7 Capacitive Effects in the pn Junction

There are two (2) charge-storage mechanisms in a given *pn* junction.

One is associated with the charge stored in the depletion region, and the other is associated with the minority-carrier charge stored in the *n* and *p* materials as a result of the concentration profiles established by carrier injection.

While the first is easier to see when the *pn* junction is reverse biased, the second is in effect only when the junction is forward biased.

3.7.1 Depletion or Junction Capacitance

When a *pn* junction is reverse biased with a voltage V_R , the charge stored on either side of the depletion region is given by Eq. (3.29),

$$Q_J = A \sqrt{2\epsilon_s q \frac{N_A N_D}{N_A + N_D}} (V_0 + V_R)$$

Thus, for a given *pn* junction,

$$Q_i = \alpha \sqrt{V_0 + V_R} \quad \text{where} \quad \alpha = A \sqrt{2\epsilon_s q \frac{N_A N_D}{N_A + N_D}} \quad (3.36)$$

Thus Q_J is nonlinearly related to V_R , as shown in Fig. 3.15. This non-linear relationship makes it difficult to define a capacitance which accounts for the need to change Q_J whenever V_R is changed. We can, however, assume the junction is operating at a point such as Q , as indicated in Fig. 3.15, and define a capacitance C_i which relates the change in the charge Q_i to a change in the voltage V_R ,

$$C_j = \left. \frac{dQ_i}{dV_R} \right|_{V_R=V_Q} \quad (3.37)$$

This incremental-capacitance approach turns out to be quite useful in electronic circuit design, as we shall see throughout this book. Using Eq. (3.37) together with Eq. (3.36) gives us:

$$C_j = \frac{\alpha}{2\sqrt{V_0 + V_R}} \quad (3.38)$$

The value of C_j at zero reverse bias can be obtained from Eq. (3.38) as

$$C_{j0} = \frac{\alpha}{2\sqrt{V_0}} \quad (3.39)$$

which enables us to express C_j as:

$$C_j = \frac{C_{j0}}{\sqrt{1 + \frac{V_R}{V_0}}} \quad (3.40)$$

where C_{j0} is given by Eq. (3.39) or alternatively if we substitute for α from Eq. (3.36) by

$$C_{j0} = A \sqrt{\left(\frac{\epsilon_s q}{2}\right) \left(\frac{N_A N_D}{N_A + N_D}\right) \left(\frac{1}{V_0}\right)} \quad (3.41)$$

Before leaving the subject of depletion-region or junction capacitance we point out that in the *pn* junction we have been studying, the doping concentration is made to change abruptly at the junction boundary. Such a junction is known as an **abrupt junction**. There is another type of *pn* junction in which the carrier concentration is made to change gradually from one side of the junction to the other. To allow for such a graded junction, the formula for the junction capacitance (Eq. (3.40)) can be written in the more general form

$$C_j = \frac{C_{j0}}{\left(1 + \frac{V_R}{V}\right)^m} \quad (3.42)$$

where m is a constant called the **grading coefficient**, whose value ranges from 1/3 to 1/2 depending on the manner in which the concentration changes from the *p* to the *n* side.

3.7.2 Diffusion Capacitance

Consider a forward-biased *pn* junction. In steady state, minority-carrier distributions in the *p* and *n* materials are established, as shown in Fig. 3.12. Thus a certain amount of excess minority-carrier charge is stored in each of the *p* and *n* bulk regions.²⁰ If the terminal voltage V changes, this charge will have to change before a new steady state is achieved. This charge-storage phenomenon gives rise to another capacitive effect, distinctly different from that due to charge storage in the depletion region.

²⁰outside the depletion region.

To calculate the excess minority-carrier charge, refer to Fig. 3.12. The excess hole charge stored in the *n* region can be found from the shaded area under the exponential as follows:²¹

$$\begin{aligned} Q_n &= Aq \times \text{shaded area under the } p_n(x) \text{ curve} \\ &= Aq[p_n(x_n) - p_{n0}]L_n \end{aligned}$$

²¹Recall that the area under an exponential curve $Ae^{-x/B}$ is equal to AB .

Substituting for $p_n(x_n)$ from Eq. (3.33) and using Eq. (3.31) enables us to express Q_p as

$$Q_p = \frac{L_p^2}{D_p} I_p \quad (3.43)$$

The factor (L_p^2/D_p) that relates Q_p to I_p is a useful device parameter that has the dimension of time (s) and is denoted τ_p

$$\tau_p = \frac{L_p^2}{D_p} \quad \text{therefore} \quad Q_p = \tau_p I_p \quad (3.44)$$

The time constant τ_p is known as the excess **minority-carrier** (hole) lifetime. It is the average time it takes for a hole injected into the *n* region to recombine with a majority electron. This definition of τ_p implies that the entire charge Q_p disappears and has to be replenished every τ_p seconds.

The current that accomplishes the replenishing is $I_p = Q_p/\tau_p$. This is an alternate derivation for Eq. (3.44).

A relationship similar to that in Eq. (3.44) can be developed for the electron charge stored in the p region,

$$Q_n = \tau_n I_n \quad (3.45)$$

where τ_n is the electron lifetime in the p region. The total excess minority-carrier charge can be obtained by adding together Q_p and Q_n ,

$$Q = \tau_p I_p + \tau_n I_n \quad (3.46)$$

This charge can be expressed in terms of the diode current $I = I_p + I_n$ as

$$Q = \tau_T I \quad (3.47)$$

where τ_T is called the **mean transit time** of the junction. Obviously, τ_T is related to τ_p and τ_n . Furthermore, for most practical devices, one side of the junction is much more heavily doped than the other. For instance, if $N_A \gg N_D$, one can show that $I_p \gg I_n$, $I \simeq I_p$, $Q_p \gg Q_n$, $Q \simeq Q_p$, and thus $\tau_T \simeq \tau_p$.

For small changes around a bias point, we can define an incremental diffusion capacitance C_d as

$$C_d = \frac{dQ}{dV} \quad (3.48)$$

and can show that

$$C_d = \left(\frac{\tau_T}{V_t} \right) I \quad (3.49)$$

where I is the forward-bias current.

As can be seen C_d is directly proportional to the forward current (I) and therefore is negligibly small when the diode is reverse biased. In addition, to keep C_d small, the transit time τ_T **must** be made small, an important requirement for a pn junction intended for high-speed or high-frequency operation.



Part II

Semiconductor Devices

Part Contents

Chapter 4	Diodes	93
Chapter 5	MOS Field Effect Transistors	117
Chapter 6	Bipolar Junction Transistors	141
	List of Symbols	163
	Acronyms	165

The number of transistors on an integrated circuit will double in about 18 months.

(Gordon Moore, co-founder of Fairchild Semiconductor and Intel)

Chapter 4

Chapter

Diodes

Table of Contents

4.1	Introduction	93
4.2	The Ideal Diode	95
4.3	Terminal Characteristics of Junction Diodes	97
4.4	Modelling the Diode Forward Characteristic	101
4.5	Zener Diodes	106
4.6	Limiting and Clamping Circuits	108
4.7	Special Diode Types	112

4.1 Introduction

Previously, we dealt almost entirely with **linear circuits**;

Any non-linear behaviour, such as amplifier output saturation, was treated as a problem to be solved by the circuit designer.

However, there are many signal-processing functions which can be implemented only by non-linear circuits.

Examples include the generation of DC voltages from the AC power supply, and the generation of signals of various waveforms.¹

¹e.g., sinusoids, square waves, pulses.

Also, digital logic and memory circuits constitute a special class of non-linear circuits. The simplest and most fundamental nonlinear circuit element is the **diode**. Similar to a resistor, the diode has two (2) terminals. However unlike the resistor, which has a linear relationship² between the current flowing through it and the voltage appearing across it, the diode has a non-linear $i - v$ characteristic.

²i.e., the relation between voltage and current is proportional.

This chapter is concerned with the study of diodes. To understand the key idea of the diode function, we begin with a fictitious element, the ideal diode.³

³Similar to what we did with the op-amp.

We then introduce the silicon junction diode, explain its terminal characteristics, and provide techniques for the analysis of diode circuits. The latter task involves the important subject of device modeling. Our study of modeling the diode characteristics will lay the foundation for our study of modeling transistor operation in the next three chapters. Of the many applications of diodes, their use in the design of rectifiers⁴ is the most common. Therefore we shall study rectifier circuits in some detail and briefly look at a number of other diode applications.

⁴which convert ac to dc.

The junction diode is nothing more than the *pn* junction we studied in Chapter 3, and most of this chapter is concerned with the study of silicon *pn*-junction diodes.

In the last section, however, we briefly consider some specialized diode types, including the **photodiode** and the LED.

Information: A History of the Diode

The diode is one of the oldest and most important electronic devices, although it is not as famous as the transistor. Used in all sorts of electronic systems, the diode functions as a one-way valve for electric current—it only allows current to flow in one direction. There are two basic types of diodes. One is an electron tube similar to the triode. The other type uses semiconductors, like the transistor. Both were invented early in the 20th century.

The first diode was a modified light bulb. Thomas Edison discovered that including an extra electrode in a light bulb and connecting it to the positive side of a battery resulted in a current flowing from the filament through the empty space. He was not sure what to do with this discovery, and moved on to other projects. Joseph J. Thomson announced the discovery of the electron in April 1897 and explained the Edison effect where current travels just one way through a vacuum tube.

Others found another use for this device. In the early 1900s, for example, English engineer John Ambrose Fleming used this one-way electrical “valve”, to convert radio waves into a flow of current that could be measured by a galvanometer. The Fleming valve is remembered as the first true electronic device. It came into use for radio transmission and soon became the basis of Lee De Forest’s Audion electron tube, which he invented in 1906.

Also around 1906, American engineer Greenleaf W. Pickard invented a new type of diode. Pickard based his design on the earlier discovery that electricity can flow in only one direction through certain types of mineral crystals, such as silicon. By placing a silicon crystal between a metal base and a carefully placed fine wire, Pickard created a valve that could also be used to detect radio waves. This type of “cat’s whisker” diode⁵ became more popular after American H. C. Dunwoody patented a version of it that used a material called carborundum.



Figure 4.1
John Fleming's valve or diode (1904) allowed electrical current to flow in one direction only.

⁵so-named because of the fine wire used in it.

4.2 The Ideal Diode

4.2.1 i - v Characteristics

The ideal diode may be considered to be the most important non-linear circuit element. It is a two-terminal device having the circuit symbol of Fig. 4.1(a) and the $i - v$ characteristic shown in Fig. 4.1(b). The terminal characteristic of the ideal diode can be interpreted as follows:

If a negative voltage⁶ is applied to the diode, no current flows and the diode behaves as an open circuit (Fig. 4.1c).

⁶relative to the reference direction indicated in Fig. 4.1a

Diodes operated in this mode are said to be **reverse biased**, or operated in the reverse direction.

An ideal diode has zero current when operated in the reverse direction and is said to be cut off, or simply off.

On the other hand, if a positive current⁷ is applied to the ideal diode, zero voltage drop appears across the diode. In other words, the ideal diode behaves as a short circuit in the forward direction (Fig. 4.1d); it passes any current with zero voltage drop.

⁷relative to the reference direction indicated in Fig. 4.1(a).

A forward-biased diode is said to be turned on, or simply on.

From the above description it should be noted that the external circuit must be designed to limit the forward current through a conducting diode, and the reverse voltage across a cutoff diode, to predetermined values. Figure 4.2 shows two diode circuits that illustrate this point. In the circuit of Fig. 4.2(a) the diode is obviously conducting. Therefore its voltage drop will be zero, and the current through it will be determined by the +10 V supply and the 1 k resistor as 10 mA. The diode in the circuit of Fig. 4.2(b) is obviously cut off, and thus its current will be zero, which in turn means that the entire 10 V supply will appear as reverse bias across the diode.

The positive terminal of the diode is called the **anode** and the negative terminal the **cathode**.⁸ The $i - v$ characteristic of the ideal diode, conducting in one direction and not in the other, should explain the choice of its arrow-like circuit symbol.

⁸This terminology is a carryover from the days of vacuum-tube diodes

As should be evident from the preceding description, the $i - v$ characteristic of the ideal diode is **highly non-linear**; although it consists of two straight-line segments, they are at 90° to one another.

A nonlinear curve that consists of straight-line segments is said to be **piecewise linear**.

If a device having a piecewise-linear characteristic is used in a particular application in such a way that the signal across its terminals swings along only one of the linear segments, then the device can be considered a linear circuit element as far as that particular circuit application is concerned.

On the other hand, if signals swing past one or more of the break points in the characteristic, linear analysis is no longer possible.

Information: Application: The Rectifier

A simple application of the diode, one that makes use of its severely non-linear $i - v$ curve, is the **rectifier circuit** shown in Fig. 4.3(a). The circuit consists of the series connection of a diode (D) and a resistor (R).

Let the input voltage v_i be the sinusoid shown in Fig. 4.3(b), and assume the diode to be ideal.

During the positive half-cycles of the input sinusoid, the positive v_i will cause current to flow through the diode in its forward direction. It follows that the diode voltage v_D will be very small—ideally zero. Thus the circuit will have the equivalent shown in Fig. 4.3(c), and the output voltage v_O will be equal to the input voltage v_i . On the other hand, during the negative half-cycles of v_i , the diode will not conduct. Thus the circuit will have the equivalent shown in Fig. 4.3(d), and v_O will be zero. Thus the output voltage will have the waveform shown in Fig. 4.3(e). Note that while v_i alternates in polarity and has a zero average value, v_O is unidirectional and has a finite average value or a dc component. Thus the circuit of Fig. 4.3(a) rectifies the signal and hence is called a rectifier. It can be used to generate dc from ac. We will study rectifier circuits in Section 4.5.

Information: Application: Logic Gates




Figure 4.2: Diode logic gates: (a) OR gate; (b) AND gate (in a positive-logic system).

The circuit in **Fig. 4.2a** has three (3) inputs: v_A , v_B , and v_C . It is easy to see that diodes connected to +5 V inputs will conduct, therefore clamping the output v_Y to a value equal to +5 V. This positive voltage at the output will keep the diodes whose inputs are low (around 0 V) cut off. Therefore the output will be high if one or more of the inputs are high. The circuit therefore implements the logic **OR** function, which in Boolean notation is expressed as:

$$Y = A + B + C$$

Similarly, the circuit of **Fig. 4.2b** implements the logic **AND** function,

$$Y = A \cdot B \cdot C$$

Diodes together with resistors can be used to implement **digital logic** functions.⁹ **Fig. 4.2** shows two (2) diode logic gates.

To see how these circuits function, consider a positive-logic system in which voltage values close to 0 V correspond to logic 0, or **low**, and voltage values close to +5 V correspond to logic 1, or **high**.

The circuit in **Fig. 4.2a** has three (3) inputs: v_A , v_B , and v_C . It is easy to see that diodes connected to +5 V inputs will conduct, there-



⁹An example of a diode based logic gate in IC form



4.3 Terminal Characteristics of Junction Diodes

The most common implementation of the diode utilizes a pn junction. We have studied the physics of the pn junction and derived its $i - v$ characteristic in sufficient detail in **Chapter 3**. That the pn junction is used to implement the diode function should come as no surprise:

the pn junction can conduct substantial current in the forward direction and almost no current in the reverse direction.




Figure 4.3

The $i - v$ characteristic of a silicon junction diode.

In this section we study the $i - v$ characteristic of the pn junction diode in detail in order to prepare ourselves for diode circuit applications.

Fig. 4.3 shows the $i - v$ characteristic of a silicon junction diode. The same characteristic is shown in Fig. 4.8 with some scales expanded and others compressed to reveal details. Note that the scale changes have resulted in the apparent discontinuity at the origin. As indicated, the characteristic curve consists of three distinct regions:

- The forward-bias region, determined by $v > 0$
- The reverse-bias region, determined by $v < 0$
- The breakdown region, determined by determined by $v < V_{zk}$

¹¹Known as saturation current, or scale current, more accurately the reverse saturation current, is the part of the reverse current in a semiconductor diode caused by diffusion of minority carriers from the neutral regions to the depletion region. This current is almost independent of the reverse voltage [1].

We will have a more closer look at the three (3) regions of operation in the following sections.

4.3.1 The Forward-Bias Region

The forward-bias region¹⁰ of operation is entered when the terminal voltage (v) is **positive**. In the forward region the $i - v$ relationship is closely approximated by

$$i = I_s \left(\exp \left(\frac{v}{V_T} \right) - 1 \right) \quad [A]$$

In this above given equation I_s is a constant¹¹ for a given diode at a given temperature.

A formula for I_s in terms of the diode's physical parameters and temperature was given in ??.

For anyone who doesn't read the margin comments, the current I_s is usually called the **saturation current**.¹² Another name for I_s , and one that we will occasionally use, is the **scale current**. This

¹²For reasons that will become apparent shortly.



name arises from the fact that I_S is directly proportional to the cross-sectional area of the diode.

Therefore doubling of the junction area results in a diode with double the value of I_S and, as the diode equation indicates, double the value of current i for a given forward voltage v . For “small-signal” diodes, which are small-size diodes intended for low-power applications, I_S is on the order of 10 A to 15 A.

The value of I_S is, however, a very strong function of temperature. As a rule of thumb, I_S doubles in value for every 5 °C rise in temperature.

The voltage V_T in Eq. ([A]) is a constant called the **thermal voltage** and is given by

$$V_T = \frac{k_B T}{q} \quad [M] \quad (4.1)$$

where

- k_B is the *Boltzmann's* constant ($1,38 \times 10^{-23} \text{ J} \cdot \text{K}^{-1}$),
- T the absolute temperature in kelvin (K),
- q is the magnitude of electronic charge ($q = 1,6 \times 10^{-19} \text{ C}$),

If we were to substitute k_B , with proper units, to Eq. (4.1), we can derive the following:

$$V_T = 0.0862 T \text{ mV} \quad [M] \quad (4.2)$$

The at room temperature (20 °C) the value of V_T is 25,3 mV.

For quick circuit analysis we shall use $V_T = 25 \text{ mV}$ at room temperature.¹³

For appreciable current i in the forward direction, more specifically for $i > I_S$, Eq. ([A]) can be approximated by the exponential relationship

$$i \approx I_S \exp(v/V_T) \quad [A] \quad (4.3)$$

This relationship can be expressed alternatively in the **logarithmic** form

$$v = V_T \ln \left(\frac{i}{I_S} \right) \quad [A] \quad (4.4)$$

where, of course, $\ln$ denotes the natural (base e) logarithm. The exponential relationship of the current (i) to the voltage (v) holds over many decades of current.¹⁴ This is quite a remarkable property of junction diodes, one that is also found in BJT and that has been exploited in many interesting applications.

Let us consider the forward $i - v$ relationship in Eq. (4.3) and evaluate the current I_1 corresponding to a diode voltage (V_1):

$$I_1 = I_S \exp(V_1/V_T) \quad \text{and for } V_2 \text{ and } I_2 \quad I_2 = I_S \exp(V_2/V_T)$$

¹³A slightly higher ambient temperature (25 °C or so) is usually assumed for electronic equipment operating inside a cabinet. At this temperature, $V_T \approx 25,8 \text{ mV}$

¹⁴a span of as many as seven decades, i.e., a factor of $1,0 \times 10^8$, can be found



These two (2) equations can be combined to produce

$$\frac{I_2}{I_1} = \exp\left((V_2 - V_1) / V_T\right) \quad \text{or} \quad V_2 - V_1 = V_T \ln \frac{I_2}{I_1} \quad \text{or in base-10} \quad V_2 - V_1 = 2.3V_T \log \frac{I_2}{I_1}$$

This equation simply states that for a decade¹⁵ change in current, the diode voltage drop changes by $2.3V_T$, which is approximately 60 mV. This also suggests that the diode i - v relationship is most conveniently plotted on semi-log paper.¹⁶

A glance at the i - v characteristic in the forward region (Fig. 4.8) reveals that the current is negligibly small for v smaller than about 0.5 V. This value is usually referred to as the **cut-in voltage**. It should be emphasized, however, that this apparent threshold in the characteristic is simply a consequence of the exponential relationship.

Another consequence of this relationship is the rapid increase of i . Therefore, for a **fully conducting** diode, the voltage drop lies in a narrow range, approximately 0.6 V to 0.8 V. This gives rise to a simple model for the diode where it is assumed that a conducting diode has approximately a 0.7 V drop across it.

Diodes with different current ratings¹⁷ will exhibit the 0.7 V drop at different currents.

For instance, a small-signal diode may be considered to have a 0.7 V drop at $i = 1$ mA, while a higher-power diode may have a 0.7 V drop at $i = 1$ A.

Given both I_S and V_T are functions of temperature, the forward i - v characteristic varies with temperature, as illustrated in **Fig. 4.4**. At a given constant diode current, the voltage drop across the diode decreases by approximately 2 mV for every 1 °C increase in temperature.




Figure 4.4

Temperature dependence of the diode forward characteristic. At a constant current, the voltage drop decreases by approximately 2 mV for every 1 °C increase in temperature.

¹⁷different areas and correspondingly different I_S .

Information: Thermometers

The change in diode voltage with temperature has been exploited in the design of electronic thermometers

4.3.2 Reverse Bias Region

The reverse-bias region of operation is entered when the diode voltage v is made **negative**. Eq. ([A]) predicts that if v is negative and a few times larger than V_T (25 mV) in magnitude, the exponential term becomes **negligibly small compared to unity**, and the diode current becomes:

$$i \approx -I_S$$

That is, the current in the reverse direction is constant and equal to I_S .

This constancy is the reason behind the term saturation current.

Real diodes exhibit reverse currents that, though quite small, are much larger than I_S .

For instance, a small-signal diode whose I_S is on the order of 10^{-14} A to 10^{-15} A could show a reverse current on the order of 1 nA.

The reverse current also increases somewhat with the increase in magnitude of the reverse voltage. Note that because of the very small magnitude of the current, these details are not clearly evident on the diode $i - v$ characteristic of Fig. 4.8.

A large part of the reverse current is due to **leakage effects**. These leakage currents are proportional to the junction area, just as I_S is. Their dependence on temperature, however, is different from that of I_S . Therefore, whereas I_S doubles for every 5°C rise in temperature, the corresponding rule of thumb for the temperature dependence of the reverse current is that it doubles for every 10°C rise in temperature.

4.3.3 The Breakdown Region

The third distinct region of diode operation is the breakdown region, which can be easily identified on the diode $i - v$ characteristic in Fig. 4.8. The breakdown region is entered when the magnitude of the reverse voltage exceeds a threshold value that is specific to the particular diode, called the **breakdown voltage**. This is the voltage at the “knee” of the $i - v$ curve in Fig. 4.8 and is denoted V_{ZK} , where the subscript Z stands for zener (see Section 3.5.3) and K denotes knee.

As can be seen from Fig. 4.8, in the breakdown region the reverse current increases rapidly, with the associated increase in voltage drop being very small. Diode breakdown is normally **NOT** destructive, provided the power dissipated in the diode is limited by external circuitry to a “safe” level.

This safe value is normally specified on the device data sheets.

It therefore is necessary to limit the reverse current in the breakdown region to a value consistent with the permissible power dissipation.

The diode $i - v$ characteristic in breakdown being almost a vertical line enables it to be used in voltage regulation applications



4.4 Modelling the Diode Forward Characteristic

Having studied the diode terminal characteristics we are now ready to consider the analysis of circuits using forward-conducting diodes. Figure 4.10 shows such a circuit. It consists of a dc source V_{DD} , a resistor R , and a diode. We wish to analyze this circuit to determine the diode voltage V_D and current I_D . To aid in our analysis, we need to represent the diode with a model.

There are a variety of diode models, of which we now know two: the ideal-diode model and the exponential model. In the following discussion we shall assess the suitability of these two models in various analysis situations. Also, we shall develop and comment on other models. This material, besides being useful in the analysis and design of diode circuits, establishes a foundation for the modeling of transistor operation that we will study in the next three chapters.

4.4.1 The Exponential Model

The most accurate description of the diode operation in the forward region is provided by the exponential model. Unfortunately, however, its **severely non-linear** nature makes this model highly difficult to use. To illustrate, let's analyze the circuit in **Fig. 4.5** using the exponential diode model.

Assuming that V_{DD} is greater than 0.5 V or so, the diode current will be much greater than I_S , and we can represent the diode $i-v$ characteristic by the exponential relationship, resulting in:

$$I_D = I_S e^{V_D/V_T} \quad (4.5)$$

The other equation that governs circuit operation is obtained by writing a Kirchhoff loop equation, resulting in

$$I_D = \frac{V_{DD} - V_D}{R} \quad (4.6)$$

Assuming that the diode parameter I_S is known, Eqs. (4.6) and (4.7) are two equations in the two unknown quantities I_D and V_D . Two alternative ways for obtaining the solution are graphical analysis and iterative analysis.

4.4.2 Graphical Analysis Using the Exponential Model

Graphical analysis is performed by plotting the relationships of Eqs. (4.6) and (4.7) on the $i-v$ plane. The solution can then be obtained as the coordinates of the point of intersection of the two graphs. A sketch of the graphical construction is shown in Fig. 4.11. The curve represents the




Figure 4.5

A simple circuit used to illustrate the analysis of circuits in which the diode is forward conducting.

exponential diode equation (Eq. 4.6), and the straight line represents Eq. (4.7). Such a straight line is known as the load line, a name that will become more meaningful in later chapters. The load line intersects the diode curve at point Q , which represents the operating point of the circuit. Its coordinates give the values of I_p and V_p .

Graphical analysis aids in the visualization of circuit operation. However, the effort involved in performing such an analysis, particularly for complex circuits, is too great to be justified in practice.

4.4.3 The Need for Rapid Analysis

The iterative analysis procedure utilized in the example above is simple and yields accurate results after two or three iterations. Nevertheless, there are situations in which the effort and time required are still greater than can be justified. Specifically, if one is doing a pencil-and-paper design of a relatively complex circuit, rapid circuit analysis is a necessity.

Through quick analysis, the designer is able to evaluate various possibilities before deciding on a suitable circuit design. To speed up the analysis process, one must be content with less precise results. This, however, is seldom a problem, because the more accurate analysis can be postponed until a final or almost-final design is obtained. Accurate analysis of the almost-final design can be performed with the aid of a computer circuit-analysis program such as SPICE (see Appendix B and the website). The results of such an analysis can then be used to further refine or "fine-tune" the design.

To speed up the analysis process, we must find a simpler model for the diode forward characteristic.

4.4.4 The Constant-Voltage-Drop Model

The simplest and most widely used diode model is the constant-voltage-drop model. This model is based on the observation that a forward-conducting diode has a voltage drop that varies in a relatively narrow range, say, 0.6 to 0.8 V. The model assumes this voltage to be constant at a value, say, 0.7 V. This development is illustrated in Fig. 4.12.

The constant-voltage-drop model is the one most frequently employed in the initial phases of analysis and design. This is especially true if at these stages one does not have detailed information about the diode characteristics, which is often the case.

Finally, note that if we employ the constant-voltage-drop model to solve the problem in Example 4.4, we obtain $V_p = 0.7V$ and $I_D = \frac{V_{DD} - 0.7}{R} = \frac{5 - 0.7}{1} = 4.3 \text{ mA}$ which are not very different from the values obtained before with the more elaborate exponential model.



4.4.5 The Ideal-Diode Model

In applications which involve voltages much greater than the diode voltage drop,¹⁸ we may neglect the diode voltage drop altogether while calculating the diode current. The result is the ideal-diode model, which we studied in Section 4.1.

¹⁸In this case these values range between 0,6 V and 0,8 V.

We note, however, that the greatest utility of the ideal-diode model is in determining which diodes are on and which are off in a multidiode circuit, such as those considered in Section 4.1.

4.4.6 The Small-Signal Model

Consider the situation in Fig. 4.13(a), where a DC voltage (V_{DD}) establishes a DC current (I_D) through the series combination of a resistance R and a diode D . The resulting diode voltage is denoted V_D . As mentioned previously, values of I_D and V_D can both be obtained by solving the circuit using the diode exponential characteristic or, much more quickly, approximate values can be found using the diode constant-voltage-drop model.

Next, consider the situation of V_{DD} undergoing a small change (ΔV_{DD}), as shown in Fig. 4.13(b). As indicated, the current I_D changes by an increment ΔI_D , and the diode voltage V_D changes by an increment ΔV_D .

We wish to find a quick way to determine the values of these incremental changes. Toward that end, we develop a “small-signal” model for the diode.

Here the word **signal** emphasizes that in general, ΔV_{DD} can be a time-varying quantity. The qualifier “small” indicates that this diode model applies only when ΔV_D is kept sufficiently small, with **sufficiently** to be quantified shortly.

To develop the diode small-signal model, have a look at Fig. 4.14. We express the voltage across the diode as the sum of the DC voltage V_D and the time-varying signal $v_d(t)$,

$$v_D(t) = V_D + v_d(t) \quad (4.7)$$

Correspondingly, the total instantaneous diode current ($i_D(t)$) will then be;

$$i_D(t) = I_S e^{v_D / V_T} \quad (4.8)$$

Substituting for v_D from Eq. (4.7) gives:

$$i_D(t) = I_S e^{(V_D + v_d)/V_T} \quad \text{rewritten as} \quad i_D(t) = I_S e^{V_D/V_T} e^{v_d/V_T} \quad (4.9)$$

In the absence of the signal $v_d(t)$, the diode voltage is equal to V_D , and the diode current is I_D , given by

$$I_D = I_S e^{V_D/V_T} \quad (4.10)$$

Thus, $i_D(t)$ in Eq. (4.9) can be expressed as

$$i_p(t) = I_p e^{v_d/V_T} \quad (4.11)$$

Now if the amplitude of the signal $v_d(t)$ is kept sufficiently small such that

$$\frac{v_d}{V_T} \ll 1 \quad (4.12)$$

then we may expand the exponential of Eq. (4.11) in a series and truncate the series after the first two (2) terms to obtain the approximate expression:

$$i_D(t) \simeq I_D \left(1 + \frac{v_d}{V_T} \right) \quad (4.13)$$

This is the **small-signal approximation**. It is valid for signals whose amplitudes are smaller than about 5 mV.¹⁹ From Eq. (4.13) we have:

$$i_D(t) = I_D + \frac{I_D}{V_T} v_d \quad (4.14)$$

¹⁹Have a look at Eq. (4.12), and recall that $V_T = 25 \text{ mV}$.

Thus, superimposed on the DC current I_D , we have a signal current component directly proportional to the signal voltage v_d . That is,

$$i_p = I_p + i_d \quad \text{where} \quad i_d = \frac{I_D}{V_T} v_d \quad (4.15)$$

The quantity relating the signal current i_d to the signal voltage v_d has the dimensions of conductance ($\mathcal{U}$) and is called the **diode small-signal conductance**. The inverse of this parameter is the **diode small-signal resistance**, or **incremental resistance**, r_d ,

$$r_d = \frac{V_T}{I_D} \quad (4.16)$$

Note that the value of r_d is inversely proportional to the bias current I_p .

Additional insight into the small-signal approximation and the small-signal diode model can be obtained by considering again the graphical construction in Fig. 4.14. Here the diode is seen to be operating at a dc bias point Q characterized by the dc voltage V_p and the corresponding dc current I_p . Superimposed on V_p we have a signal $v_d(t)$, assumed (arbitrarily) to have a triangular waveform.

It is easy to see that using the small-signal approximation is equivalent to assuming that the signal amplitude is sufficiently small such that the excursion along the $i-v$ curve is limited to a short almost-linear segment. The slope of this segment, which is equal to the slope of the tangent to the $i-v$ curve at the operating point Q, is equal to the small-signal conductance. The reader is encouraged to prove that the slope of the $i-v$ curve at $i = I_D$ is equal to I_D/V_T , which is $1/r_d$; that is,

$$r_d = 1 / \left[\frac{\partial i_D}{\partial v_p} \right]_{i=1} \quad (4.17)$$

From the preceding we conclude that superimposed on the quantities V_D and I_D that define the dc bias point, or **quiescent point**, of the diode will be the small-signal quantities $v_d(t)$ and $i_d(t)$, which

are related by the diode small-signal resistance r_d evaluated at the bias point (Eq. 4.18). Thus the small-signal analysis can be performed separately from the dc bias analysis, a great convenience that results from the linearization of the diode characteristics inherent in the small-signal approximation. Specifically, after the dc analysis is performed, the small-signal equivalent circuit is obtained by eliminating all dc sources (i.e., short-circuiting dc voltage sources and open-circuiting dc current sources) and replacing the diode by its small-signal resistance. Thus, for the circuit in Fig. 4.13(b), the dc analysis is obtained by using the circuit in Fig. 4.13(a), while the incremental quantities ΔI_p and ΔV_p can be determined by using the small-signal equivalent circuit shown in Fig. 4.15. The following example should further illustrate the application of the small-signal model.

From the above we see that for a diode circuit that involves both dc and signal quantities, a small-signal equivalent circuit can be obtained by eliminating the dc sources and replacing each diode with its small-signal resistance r_d . Such a circuit is linear and can be solved using linear circuit analysis. Finally, we note that while r_d models the small-signal operation of the diode at low frequencies, its dynamic operation is modeled by the capacitances C_j and C_d , which we

studied in Section 3.6 and which also are small-signal parameters. A complete model of the diode includes C_j and C_d in parallel with r_d .

4.4.7 Use of the Diode Forward Drop in Voltage Regulation

A further application of the diode small-signal model is found in a popular diode application, namely, the use of diodes to create a regulated voltage. A voltage regulator is a circuit whose purpose is to provide a constant dc voltage between its output terminals. The output voltage is required to remain as constant as possible in spite of (a) changes in the load current drawn from the regulator output terminal and (b) changes in the dc power-supply voltage that feeds the regulator circuit. Since the forward-voltage drop of the diode remains almost constant at approximately 0.7 V while the current through it varies by relatively large amounts, a forward-biased diode can make a simple voltage regulator. For instance, we have seen in Example 4.5 that while the 10-V dc supply voltage had a ripple of 2 V peak-to-peak (a $\pm 10\%$ variation), the corresponding ripple in the diode voltage was only about ± 2.7 mV (a $\pm 0.4\%$ variation). Regulated voltages greater than 0.7 V can be obtained by connecting a number of diodes in series. For example, the use of three forward-biased diodes in series provides a voltage of about 2 V. One such circuit is investigated in the following example, which utilizes the diode small-signal model to quantify the efficacy of the voltage regulator that is realized.

4.5 Zener Diodes

4.5.1 Operating in the Reverse Breakdown Region

The very steep i - v curve which the diode exhibits in the breakdown region (Fig. 4.8) and the almost-constant voltage drop that this indicates suggest diodes operating in the breakdown region can be used in the design of voltage regulators.

From previous experience, we know voltage regulators are circuits which provide a constant DC output voltage in the face of changes in their load current and in the system power-supply voltage. This in fact turns out to be an important application of diodes operating in the reverse breakdown region, and special diodes are manufactured to operate specifically in the breakdown region.

Such diodes are called breakdown diodes or, more commonly, **zener diodes**.

Figure 4.18 shows the circuit symbol of the zener diode. In normal applications of zener diodes, current flows into the cathode, and the cathode is positive with respect to the anode. Thus I_z and V_z in Fig. 4.18 have positive values.

4.5.2 Specifying and Modeling the Zener Diode

Figure 4.19 shows details of the diode i - v characteristic in the breakdown region. We observe that for currents greater than the knee current I_{ZK} ,²⁰ the i - v characteristic is almost a straight line. The manufacturer usually specifies the voltage across the zener diode V_z at a specified test current, I_{ZT} . We have indicated these parameters in Fig. 4.19 as the coordinates of the point labeled Q . Therefore a 6.8V zener diode will exhibit a 6.8V drop at a specified test current of, say, 10 mA. As the current through the zener deviates from I_{ZT} , the voltage across it will change, though only slightly. Figure 4.19 shows that corresponding to current change ΔI the zener voltage changes by ΔV , which is related to ΔI by:

$$\Delta V = r_z \Delta I$$

where r_z is the inverse of the slope of the **almost-linear** i - v curve at point Q . Resistance r_z is the **incremental resistance** of the zener diode at operating point Q . It is also known as the **dynamic resistance** of the zener, and its value is specified on the device data sheet.

Typically, r_z is in the range of a few ohms to a few tens of ohms. Obviously, the lower the value of r_z is, the more constant the zener voltage remains as its current varies, and therefore the more ideal its performance becomes in the design of voltage regulators. In this regard, we observe from Fig. 4.19 that while r_z remains low and almost constant over a wide range of current, its value increases considerably in the vicinity of the knee.

²⁰specified on the data sheet of the zener diode.

Therefore, as a general design guideline, one should avoid operating the zener in this low-current region.

Zener diodes are fabricated with voltages V_Z in the range of a few volts to a few hundred volts. In addition to specifying V_Z (at a particular current I_{ZT}), r_z , and I_{ZK} , the manufacturer also specifies the maximum power that the device can safely dissipate. Thus a 0.5-W, 6.8-V zener diode can operate safely at currents up to a maximum of about 70 mA.

The almost-linear i - v characteristic of the zener diode suggests the device can be modeled as indicated in Fig. 4.20. Here V_{Z0} denotes the point at which the straight line of slope $1/r_z$ intersects the voltage axis (refer to Fig. 4.19). Although V_{Z0} is shown in Fig. 4.19 to be slightly different from the knee voltage V_{ZK} , in practice their values are almost equal.

The equivalent circuit model of Fig. 4.20 can be analytically described by

$$V_Z = V_{Z0} + r_z I_Z \quad (4.18)$$

and it applies for $I_Z > I_{ZK}$ and, obviously, $V_Z > V_{Z0}$.

4.5.3 Temperature Effects

The dependence of the zener voltage (V_Z) on temperature is specified in terms of its **temperature coefficient** TC , or **temco** as it is commonly known, which is usually expressed in $\text{mV} \cdot ^\circ\text{C}^{-1}$.

The value of TC depends on the zener voltage, and for a given diode the TC varies with the operating current. Zener diodes whose V_Z are lower than about 5 V exhibit a **negative** TC , whereas zeners with higher voltages exhibit a **positive** TC .

The TC of a zener diode with a V_Z of about 5 V can be made zero by operating the diode at a specified current. Another commonly used technique for obtaining a reference voltage with low temperature coefficient is to connect a zener diode with a positive temperature coefficient of about $2 \text{ mV} \cdot ^\circ\text{C}^{-1}$ in series with a forward-conducting diode. Since the forward-conducting diode has a voltage drop of $\approx 0.7 \text{ V}$ and a TC of about $-2 \text{ mV} \cdot ^\circ\text{C}^{-1}$, the series combination will provide a voltage of $(V_Z + 0.7)$ with a TC of about zero.

Information: The Current Status of Zener Diodes

Though simple and useful, zener diodes have lost a great deal of their popularity in recent years. They have been virtually replaced in voltage-regulator design by specially designed ICs which perform the voltage-regulation function much more effectively and with greater flexibility than zener diodes.

4.6 Limiting and Clamping Circuits

In this section, we will look at the additional non-linear circuit applications of diodes.

4.6.1 Limiter Circuits

Figure 4.30 shows the general transfer characteristic of a limiter circuit. As indicated, for inputs in a certain range, $L_N \leq v_1 \leq L_+/K$, the limiter acts as a linear circuit, providing an output proportional to the input, $v_0 = Kv_t$.

Although in general K can be greater than 1, the circuits discussed in this section have $K \leq 1$ and are known as **passive limiters**.

If v_1 exceeds the upper threshold (L_+ / K) , the output voltage is **limited** or clamped to the upper limiting level L_+ . On the other hand, if v_1 is reduced below the lower limiting threshold (L_- / K) , the output voltage v_0 is limited to the lower limiting level L_- .

The general transfer characteristic of Fig. 4.30 describes a **double limiter**—that is, a limiter that works on both the positive and negative peaks of an input waveform. Single limiters, of course, exist. Finally, note that if an input waveform such as that shown in Fig. 4.31 is fed to a double limiter, its two peaks will be **clipped off**. Limiters therefore are sometimes referred to as **clippers**. The limiter whose characteristics are depicted in Fig. 4.30 is described as a **hard limiter**. **Soft limiting** is characterized by smoother transitions between the linear region and the saturation regions and a slope greater than zero in the saturation regions, as illustrated in Fig. 4.32. Depending on the application, either hard or soft limiting may be preferred. Limiters find application in a variety of signal-processing systems. One of their simplest applications is in limiting the voltage between the two input terminals of an op amp to a value lower than the breakdown voltage of the transistors that make up the input stage of the op-amp circuit.

Diodes can be combined with resistors to provide simple realizations of the limiter function. A number of examples are depicted in Fig. 4.33. In each part of the figure both the circuit and its transfer characteristic are given. The transfer characteristics are obtained using the constant-voltage-drop ($V_p = 0.7$ V) diode model but assuming a smooth transition between the linear and saturation regions of the transfer characteristic. The circuit in Fig. 4.33(a) is that of the half-wave rectifier except that here the output is taken across the diode. For $v_t < 0.5$ V, the diode is cut off, no current flows, and the voltage drop across R is zero; thus $v_0 = v_t$. As v_t exceeds 0.5 V, the diode turns on, eventually limiting v_0 to one diode drop (0.7 V). The circuit of Fig. 4.33(b) is similar to that in Fig. 4.33(a) except that the diode is reversed. Double limiting can be implemented by placing two diodes of opposite polarity in parallel, as shown in Fig. 4.33(c). Here the linear region of the characteristic is obtained for $-0.5\text{ V} \leq v_1 \leq 0.5$ V. For this range of v_1 , both diodes are off and $v_0 = v_1$. As v_1 exceeds 0.5 V, D_1 turns on and eventually limits v_0 to +0.7 V. Similarly, as v_t goes more negative than -0.5 V, D_2 turns on and eventually limits v_0 to -0.7 V. The thresholds and

saturation levels of diode limiters can be controlled by using strings of diodes and/or by connecting a dc voltage in series with the diode(s). The latter idea is illustrated in Fig. 4.33(d). Finally, rather than strings of diodes, we may use two zener diodes in series, as shown in Fig. 4.33(e). In this circuit, limiting occurs in the positive direction at a voltage of $V_{Z2} + 0.7$, where 0.7 V represents the voltage drop across zener diode Z_1 when conducting in the **forward** direction. For negative inputs, Z_1 acts as a zener, while Z_2 conducts in the forward direction. It should be mentioned that pairs of zener diodes connected in series are available commercially for applications of this type under the name **double-anode** zener. More flexible limiter circuits are possible if op amps are combined with diodes and resistors. Examples of such circuits are discussed in Chapter 18.

4.6.2 The Clamped Capacitor or DC Restorer

If in the basic peak-rectifier circuit, the output is taken across the diode rather than across the capacitor, an interesting circuit with important applications results.

The circuit, called a **DC restorer**, is shown in Fig. 4.34 fed with a square wave where the SPICE simulation code is presented below.

```

1 VIN 0 1 0 AC 0 PULSE -6 10 0 1.e-8 1.e-8 1e-3 2e-3
2 C1 2 1 1e-6
3 D1 0 2 DCLAMP
4
5
6 .MODEL DCLAMP D (IS = 1e-14)
7
8 .TRAN 1e-4 8e-3 0 1e-5
9

```

C.R. 4.1
spice

Because of the polarity in which the diode is connected, the capacitor will charge to a voltage v_c with the polarity indicated in Fig. 4.34 and equal to the magnitude of the most negative peak of the input signal. Subsequently, the diode turns off and the capacitor retains its voltage indefinitely. If, for instance, the input square wave has the arbitrary levels -6 V and +4 V, then v_c will be equal to 6 V. Now, since the output voltage v_o is given by $v_o = v_i + v_c$ it follows that the output waveform will be identical to that of the input, except that it is shifted upward by v_c volts. In our example the output will thus be a square wave with levels of 0 V and +10 V. Another way of visualizing the operation of the circuit in Fig. 4.34 is to note that because the diode is connected across the output with the polarity shown, it prevents the output voltage from going below 0 V (by conducting and charging up the capacitor, thus causing the output to rise to 0 V), but this connection will not constrain the positive excursion of v_o . The output waveform will therefore have its lowest peak **clamped** to 0 V, which is why the circuit is called a clamped capacitor. It should be obvious that reversing the diode polarity will provide an output waveform whose highest peak is clamped to 0 V. In either case, the output waveform will have a finite average value or dc component. This dc component is entirely unrelated to the average value of the input waveform. As an application, consider a pulse signal being transmitted through a capacitively coupled or ac-coupled system. The capacitive coupling will cause the pulse train to lose whatever dc component it originally had. Feeding the

resulting pulse waveform to a clamping circuit provides it with a well-determined dc component, a process known as **dc** restoration. This is why the circuit is also called a **dc** restorer. Restoring dc is useful because the dc component or average value of a pulse waveform is an effective measure of its **duty cycle**. The duty cycle of a pulse waveform can be modulated (in a process called **pulsewidth modulation**) and made to carry information. In such a system, detection or demodulation could be achieved simply by feeding the received pulse waveform to a dc restorer and then using a simple RC low-pass filter to separate the average of the output waveform from the superimposed pulses. When a load resistance R is connected across the diode in a clamping circuit, as shown in Fig. 4.35, the situation changes significantly. While the output is above ground, a current must flow in R . Since at this time the diode is off, this current obviously comes from the capacitor, thus causing the capacitor to discharge and the output voltage to fall. This is shown in Fig. 4.35 for a square-wave input. During the interval t_0 to t_1 , the output voltage falls exponentially with time constant CR . At t_1 the input decreases by V_a volts, and the output attempts to follow. This causes the diode to conduct heavily and to quickly charge the capacitor. At the end of the interval t_1 to t_2 , the output voltage would normally be a few tenths of a volt negative (e.g., -0.5 V). Then, as the input rises by V_a volts (at t_2), the output follows, and the cycle repeats itself. In the steady state the charge lost by the capacitor during the interval t_0 to t_1 is recovered during the interval t_1 to t_2 . This charge equilibrium enables us to calculate the average diode current as well as the details of the output waveform.

4.6.3 The Voltage Doubler

Fig. 4.6 shows a circuit composed of two (2) sections in cascade:

a clamped capacitor formed by C_1 and D_1 , and a peak rectifier formed by D_2 and C_2 .

When excited by a sinusoid of amplitude V_p , the clamping section provides the voltage waveform v_{D1} shown, **assuming ideal diodes**, in Fig. 4.36(b).

While the positive peaks are clamped to 0 V, the negative peak reaches $-2V_p$.

In response to this waveform, the peak-detector section provides across capacitor C_2 a DC voltage equal to the negative peak of v_{D1} , that is, $-2V_p$. Because the output voltage is double the input peak, the circuit is known as a **voltage doubler**.

The technique can be extended to provide output dc voltages that are higher multiples of V_p .




Figure 4.6: The voltage doubler.

4.7 Special Diode Types

In this section, we discuss briefly some important special types of diodes which are relevant in industry and in research.

4.7.1 The Schottky-Barrier Diode (SBD)

The Schottky-barrier diode (SBD) is formed by bringing metal into contact with a moderately doped n -type semiconductor material. The resulting metal-semiconductor junction behaves like a diode, conducting current in one direction²¹ and acting as an open circuit in the other, and is known as the **Schottky-barrier diode** or simply the **Schottky diode**.



Figure 4.7
Diagram used to describe the schottky barrier diode.

In fact, the i - v characteristic of the SBD is remarkably similar to that of a pn -junction diode, with two (2) important exceptions:

1. In the SBD, current is conducted by majority carriers (electrons). Thus the SBD does not exhibit the minority-carrier charge-storage effects found in forward-biased pn junctions. As a result, Schottky diodes can be switched from on to off, and vice versa, much faster than is possible with pn -junction diodes.
2. The forward voltage drop of a conducting SBD is lower than that of a pn -junction diode. For example, an SBD made of silicon exhibits a forward voltage drop of 0.3 V to 0.5 V, compared to the 0.6 V to 0.8 V found in silicon pn -junction diodes. SBDs can also be made of gallium arsenide (GaAs) and, in fact, play an important role in the design of GaAs circuits. Gallium-arsenide SBDs exhibit forward voltage drops of about 0.7 V.

Apart from GaAs circuits, Schottky diodes find application in the design of a special form of bipolar-transistor logic circuits, known as Schottky-TTL, where TTL stands for transistor-transistor logic.

Information: Use of Metal Contacts

Before leaving the subject of Schottky-barrier diodes, it is important to note that not every metal-semiconductor contact is a diode. In fact, metal is commonly deposited on the semiconductor surface in order to make terminals for the semiconductor devices and to connect different devices in an integrated-circuit chip. Such metal-semiconductor contacts are known as **ohmic contacts** to distinguish them from the rectifying contacts that result in SBDs. Ohmic contacts are usually made by depositing metal on very heavily doped (and thus low-resistivity) semiconductor regions. (Recall that SBDs use moderately doped material.)

²¹from the metal anode to the semiconductor cathode

4.7.2 Varactors

In the **Semiconductor** chapter, we have learned that reverse-biased pn -junctions exhibit a charge-storage effect which is modeled with the depletion-layer or junction capacitance C_j . As Eq. (3.33) indicates, C_j is a function of the reverse-bias voltage V_R . This dependence turns out to be useful in a number of applications, such as the automatic tuning of radio receivers. Special diodes are therefore fabricated to be used as voltage-variable capacitors known as **varactors**.²²


These devices are optimized to make the capacitance a strong function of voltage by arranging that the grading coefficient m is 3 or 4.



Figure 4.8
Diagram used to describe the varactor, or varicap.

²²This is also known as **varicap** in some markets.

4.7.3 Photodiodes



If a reverse-biased pn -junction is illuminated—that is, exposed to incident light—the photons impacting the junction cause covalent bonds to break, and thus electron-hole pairs are generated in the depletion layer. The electric field in the depletion region then sweeps the liberated electrons to the n side and the holes to the p side, giving rise to a reverse current across the junction. This current, known as photocurrent, is proportional to the intensity of the incident light. Such a diode, called a photodiode, can be used to convert light signals into electrical signals.

Photodiodes are usually fabricated using a compound semiconductor²³ such as gallium arsenide (GaAs). The photodiode is an important component of a growing family of circuits known as **optoelectronics** or **photonics**. As the name implies, such circuits utilise an optimum combination of electronics and optics for signal processing, storage, and transmission. Usually, electronics is the preferred means for signal processing, whereas optics is most suited for transmission and storage.

Examples include fiber-optic transmission of telephone and television signals and the use of optical storage in CD-ROM computer discs [2].

Optical transmission provides very wide bandwidths and low signal attenuation. Optical storage allows vast amounts of data to be stored reliably in a small space.

Without reverse bias, the illuminated photodiode functions as a solar cell. Usually fabricated from low-cost silicon, a solar cell converts light to electrical energy.

Figure 4.9
Diagram used to describe the photodiode.

²³An elemental semiconductor, such as silicon, uses an element from column IV of the periodic table, whereas a compound semiconductor uses a combination of elements from columns III and V or II and VI.

For example, GaAs is formed of gallium (column III) and arsenic (column V) and is thus known as a III-V compound.

4.7.4 Light Emitting Diodes

The light-emitting diode (LED) performs the inverse of the function of the photodiode;

it converts a forward current into light.

If we were to remember, in a forward-biased pn -junction, minority carriers are injected across the junction and diffuse into the p and n regions. The diffusing minority carriers then recombine with the majority carriers. Such recombination can be made to give rise to light emission. This can be done by fabricating the pn -junction using a semiconductor of the type known as **direct-bandgap** materials. GaAs belongs to this group and can thus be used to fabricate light-emitting diodes.

Information: Direct and Indirect Band Gap Semiconductors

The band gap represents the **minimum energy difference** between the top of the valence band and the bottom of the conduction band. However, the top of the valence band and the bottom of the conduction band are **NOT** generally at the same value of the electron momentum.

1. In a direct band gap semiconductor, the top of the valence band and the bottom of the conduction band occur at the same value of momentum, as in the schematic below.
2. In an indirect band gap semiconductor, the maximum energy of the valence band occurs at a different value of momentum to the minimum in the conduction band energy.

The difference between the two is most important in optical devices [3].

The light emitted by an LED is proportional to the number of recombination which take place, which in turn is proportional to the forward current in the diode.

LEDs are very popular devices. They find application in the design of numerous types of displays, including the displays of laboratory instruments such as digital voltmeters. They can be made to produce light in a variety of colors. Furthermore, LEDs can be designed so as to produce coherent light with a very narrow bandwidth. The resulting device is a **laser diode**. Laser diodes find application in optical communication systems and in DVD players, among other things.

Combining an LED with a photodiode in the same package results in a device known as an **optoisolator**. The LED converts an electrical signal applied to the optoisolator into light, which the photodiode detects and converts back to an electrical signal at the output of the optoisolator. Use of the optoisolator provides complete electrical isolation between the electrical circuit that is connected to the isolator's input and the circuit that is connected to its output.




Figure 4.10
Diagram used to describe
the laser diode.

Such isolation can be useful in reducing the effect of electrical interference on signal transmission within a system, and thus optoisolators are frequently employed in the design of digital systems. They can also be used in the design of medical instruments to reduce the risk of electrical shock to patients.

the optical coupling between an LED and a photodiode need **NOT** be accomplished inside a small package. Indeed, it can be implemented over a long distance using an optical fiber, as is done in fiber-optic communication links.

Information: From Indication to Illumination

Light-emitting diodes (LEDs), which once served only as low-powered status indicators, are now lighting our way! Increasingly, automotive lighting uses LEDs; increasingly, too, LED bulbs of higher and higher power are replacing both incandescent and fluorescent lighting in homes and offices. Incandescent bulbs are only 5% efficient in the conversion of electricity into light-the other 95% is dissipated as heat. The light conversion efficiency of LEDs, however, is 60%. Moreover, LEDs last 25 times longer (25,000 hours) than incandescent bulbs and 3 times longer than fluorescents.

Chapter Bibliography

1. Dorf, R. C. *The electrical engineering handbook* (CRC press, 1997).
2. Kieschnick, K, Zimmermann, H, Seegebrecht, P & Pleß, H. *Integrated photodiodes for DVD and CD-ROM applications* in *30th European Solid-State Device Research Conference* (2000), 252–255.
3. DoITPoMS. *Direct and Indirect Band Gap Semiconductors* 2026.

Chapter 5

MOS Field Effect Transistors

Table of Contents

5.1	Introduction	117
5.2	Device Structure and Physical Operation	119
5.3	Current-Voltage Characteristics	131
5.4	MOSFET Circuits at DC	137
5.5	Body Effect and Other Topics	138

5.1 Introduction

Having studied the simple pn -junction diode, which is simplest two-terminal semiconductor device, we now turn our attention to three-terminal semiconductor devices.

Three-terminal devices are far more useful compared to two-terminal ones as they can be used in a multitude of applications, ranging from **signal amplification** to **digital logic and memory**. The basic principle involved is the use of the voltage between two (2) terminals to control the current flowing in the third terminal. In this way a three-terminal device can be used to realise a controlled source.¹ Also, in the extreme, the control signal can be used to cause the current in the third terminal to change from zero to a large value, thus allowing the device to act as a switch.²

There are two (2) major types of three-terminal semiconductor devices:

MOSFET, and the BJT.

While each of the two (2) transistor types offers unique features and areas of application, the MOSFET has become by far the most widely used electronic device, especially in the design

¹which as we have is the basis for amplifier design

²the switch is the basis for the realization of the logic inverter, the basic element of digital circuits.

of IC.

Compared to BJTs, MOSFETs can be made quite small,³ and their manufacturing process is relatively simple. In addition, their operation requires comparatively little power. Furthermore, circuit designers have found clever ways to implement digital and analog functions utilizing MOSFETs almost exclusively.⁴ All of these properties have made it possible to pack large numbers of MOSFETs, as many as 4 billion, on a single IC chip to implement very sophisticated, Very Large System Integration (VLSI) digital circuits such as those for memory and microprocessors. Analog circuits such as amplifiers and filters can also be implemented in MOS technology, albeit in smaller, less-dense chips. Also, both analog and digital functions are increasingly being implemented on the same IC chip, in what is known as **mixed-signal design**.⁵

The objective of studying MOSFETs is to develop a good understanding of the circuit element: its physical structure and operation, terminal characteristics, and dc circuit applications.

Although discrete MOS transistors exist, and the material studied in this chapter will enable us to design discrete MOS circuits, our study of the MOSFET is strongly influenced by its usage in IC design.

³requiring a small area on the silicon IC chip.


⁴i.e., with very few or no resistors.

⁵These circuits are mostly used on cell phones, telecommunications, portable electronics, and automobiles with electronics and digital sensors.

Information: The First Field-Effect Devices

In 1925 a patent⁶ for solid-state electric-field-controlled conductor was filed in Canada by *Julius E. Lilienfeld*, a physicist at the University of Leipzig, Germany. Other patent refinements followed in the United States in 1926 and 1928. Regrettably, no research papers were published. Consequently, in 1934 *Oskar Heil*, a German physicist working at the University of Cambridge, U.K., filed a patent on a similar idea. But all these early concepts of electric-field control of a semiconducting path languished because suitable technology was not available.

The invention of the bipolar transistor in 1947 at Bell Telephone Laboratories resulted in the speedy development of bipolar devices, a circumstance that further delayed the development of field-effect transistors. Although the field-effect device was described in a paper by William Shockley in 1952, it was not until 1960 that a patent on an insulated-gate field-effect device, the MOSFET, was filed by Dawon Kahng and Martin Atalla, also at Bell Labs. Clearly, the idea of field-effect control for amplification and switching has changed the world. With IC chips today containing billions of MOS devices, it dominates the electronic world.



⁶an image from the patent showcasing its behaviour.




Figure 5.1

The physical structure of the enhancement-type NMOS transistor in cross-sectional view with a depth of W . As an example the values are typically $L = 0.03 \mu\text{m}$ to $1 \mu\text{m}$, $W = 0.05 \mu\text{m}$ to $100 \mu\text{m}$, and the thickness of the oxide layer (t_{ox}) is in the range of 1 to 10 nm.

5.2 Device Structure and Physical Operation

The enhancement-type MOSFET is the most widely used field-effect transistor.

Except for the last section of this chapter, we will focus solely on the study of the enhancement-type MOSFET for this lecture.

We will start in this section by learning about its structure and physical operation. This will lead to the i - v characteristics of the device, studied in the later section.

5.2.1 Device Structure

Fig. 5.1 shows the physical structure of the n -channel enhancement-type MOSFET.⁷ The transistor is fabricated on a p -type substrate, which is a single-crystal silicon wafer that provides physical support for the device.⁸ Two heavily doped n -type regions, indicated in **Fig. 5.1** as the n^+ source and the n^+ drain regions,⁹ are created in the substrate. A thin layer of silicon dioxide (SiO_2) of thickness t_{ox} ,¹⁰ which is an excellent electrical insulator, is grown on the surface of the substrate, covering the area between the source (S) and drain (D) regions. Metal is deposited on top of the oxide layer to form the **gate electrode** of the device. Metal contacts are also made to the source region, the drain region, and the substrate, also known as the body.¹¹ Therefore four (4) terminals are brought out:

1. the gate terminal,
2. the source terminal,
3. the drain terminal, and

[G]

[S]

[D]

⁷The meaning of the names "enhancement" and " n -channel" will become apparent shortly.

⁸and for the entire circuit in the case of an IC.

⁹The notation n^+ indicates heavily doped n -type silicon. Conversely, n^- is used to denote lightly doped.

¹⁰this value is typically 1 nm to 10 nm.

¹¹in actual ICs, contact to the body is made at a location on the top of the device.

4. the substrate or body terminal.

[B]

At this point it should be clear the name of the device MOSFET is derived from its **physical structure**. The name, however, has become a general one and is used also for FETs that do **NOT** use metal for the gate electrode. In fact, most modern MOSFETs are fabricated using a process known as **silicon-gate technology**, in which a certain type of silicon, called *polysilicon*, is used to form the gate electrode.

Our description of MOSFET operation and characteristics applies **irrespective of the type of gate electrode**.

Another name for the MOSFET is the **insulated-gate FET** or **IGFET**. This name also arises from the physical structure of the device, emphasizing the fact the gate electrode is electrically insulated from the device body.¹² It is this insulation which causes the current in the gate terminal to be extremely small with values on the order of 10^{-15} A.

¹²This is achieved by the use of the oxide layer.

Observe that the substrate forms *pn* junctions with the **source** and **drain** regions. In normal operation these *pn* junctions are kept reverse biased at all times. Since, as we shall see shortly, the drain will always be at a positive voltage relative to the source, the two (2) *pn* junctions can be effectively cut off by simply connecting the substrate terminal to the source terminal. We shall assume this to be the case in the following description of MOSFET operation.

Therefore, here, the substrate will be considered as having **no effect** on device operation, and the MOSFET will be treated as a three (3)-terminal device, with the terminals being

the gate (G), the source (S), and the drain (D).

Information: The Body Diode

Within a MOSFET, an inherent structure known as the body diode exists. This diode forms between the source and the body (or substrate) of the transistor. While it is **NOT** the primary path for current flow in normal operation, the body diode can become significant under certain conditions, particularly when the MOSFET is off or switching states.

It will be shown that a voltage applied to the gate controls current flow between source and drain. This current will flow in the longitudinal direction from drain to source in the region labeled **channel region**.

This region has a length (L) and a width (W), two (2) important parameters of the MOSFET.

Typically, L is in the range of $0.03\ \mu\text{m}$ to $1\ \mu\text{m}$, and W is in the range of $0.05\ \mu\text{m}$ to $100\ \mu\text{m}$. Finally, note that the MOSFET is a symmetrical device where its source and drain can be interchanged with no change in device characteristics.




Figure 5.2: The enhancement-type NMOS transistor with a positive voltage applied to the gate. An n channel is induced at the top of the substrate beneath the gate.

5.2.2 Operation with Zero Gate Voltage

With zero voltage applied to the gate, two back-to-back diodes exist in series between drain and source. One diode is formed by the pn junction between the n^+ drain region and the p -type substrate, and the other diode is formed by the pn junction between the p -type substrate and the n^+ source region. These back-to-back diodes prevent current conduction from drain to source when a voltage v_{DS} is applied.

In fact, the path between drain and source has a very high resistance, of the order of $10^{12} \Omega$.

5.2.3 Creating a Channel for Current Flow

Consider next the situation depicted in **Fig. 5.2**. Here we have grounded the source and the drain and applied a positive voltage to the gate. Since the source is grounded, the gate voltage appears in effect between gate and source and therefore is denoted v_{GS} . The positive voltage on the gate causes, in the first instance, the free holes, which are positively charged, to be repelled from the region of the substrate under the gate, called the channel region. These holes are pushed downward into the substrate, leaving behind a carrier-depletion region. The depletion region is populated by the bound negative charge associated with the acceptor atoms. These charges are “uncovered” because the neutralising holes have been pushed downward into the substrate.

As well, the positive gate voltage attracts electrons from the n^+ source and drain regions¹³ into the ¹³where they are in abundance.



channel region. When a sufficient number of electrons accumulate near the surface of the substrate under the gate, an n -region is in effect created, connecting the source and drain regions, as indicated in **Fig. 5.2**. Now if a voltage is applied between drain and source, current flows through this induced n region, carried by the mobile electrons. The induced n region thus forms a channel for current flow from drain to source and is aptly called so. Correspondingly, the MOSFET of **Fig. 5.2** is called an n -channel MOSFET or, alternatively, an NMOS transistor. Note that an n -channel MOSFET is formed in a p -type substrate: The channel is created by inverting the substrate surface from p type to n type. Hence the induced channel is also called an inversion layer.

The value of v_{GS} at which a sufficient number of mobile electrons accumulate in the channel region to form a conducting channel is called the **threshold voltage** and is denoted¹⁴ V_t . Obviously, V_t for an n -channel FET is positive. The value of V_t is controlled during device fabrication and typically lies in the range of 0.3 V to 1.0 V.

¹⁴Some texts use V_T to denote the threshold voltage. We use V_t to avoid confusion with the thermal voltage V_T .

The gate and the channel region of the MOSFET form a parallel-plate capacitor, with the oxide layer acting as the capacitor *dielectric*. The positive gate voltage causes positive charge to accumulate on the top plate of the capacitor.¹⁵ The corresponding negative charge on the bottom plate is formed by the electrons in the *induced channel*. An electric field ($|E|$) therefore develops in the vertical direction. It is this field which controls the amount of charge in the channel, and thus it determines the channel conductivity and, in turn, the current which will flow through the channel when a voltage v_{DS} is applied.

¹⁵The electrode which is on the gate.

This is the origin of the name “field-effect transistor” (FET).

The voltage across this parallel-plate capacitor, which is, the **voltage across the oxide**, **must** exceed V_t for a channel to form. When $v_{DS} = 0$, as in **Fig. 5.2**, the voltage at every point along the channel is zero, and the voltage across the oxide¹⁶ is uniform and equal to v_{GS} . The excess of v_{GS} over V_t is termed the **effective voltage** or the **overdrive voltage** and is the quantity that determines the charge in the channel.

¹⁶i.e., between the gate and the points along the channel

For our lecture, we shall denote $(v_{GS} - V_t)$ by v_{OV} ,

$$v_{GS} - V_t \equiv v_{OV} \quad [V] \quad (5.1)$$

We can express the magnitude of the electron charge ($|Q|$) in the channel by:

$$|Q| = C_{ox} (WL) v_{OV} \quad [C] \quad (5.2)$$

where C_{ox} , called the **oxide capacitance**, is the capacitance of the parallel-plate capacitor per unit gate area (in units of F/m^2), W is the width of the channel, and L is the length of the channel. The oxide capacitance C_{ox} is given by

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \quad [F \cdot m^{-2}] \quad (5.3)$$

where ϵ_{ox} is the permittivity of the silicon dioxide,

$$\epsilon_{ox} = 3.9\epsilon_0 = 3.98,854 \times 10^{-12} = 3,45 \times 10^{-11} \quad [F \cdot m^{-1}] \quad (5.4)$$

The oxide thickness (t_{ox}) is determined by the **process technology** used to fabricate the MOSFET.

As an example, for a process with $t_{ox} = 4 \text{ nm}$,

$$C_{ox} = \frac{3.45 \times 10^{-11}}{4 \times 10^{-9}} = 8.6 \times 10^{-3} \text{ F/m}^2 \quad (5.5)$$

It is much more convenient to express C_{ox} per micron squared. For our example, this gives us $8.6 \text{ fF} \cdot \mu\text{m}^{-2}$, where fF denotes femtofarad (10^{-15} F). For a MOSFET fabricated in this technology with a channel length $L = 0.18 \mu\text{m}$ and a channel width $W = 0.72 \mu\text{m}$, the total capacitance between gate and channel is

$$C = C_{ox}WL = 8.6 \times 0.18 \times 0.72 = 1.1 \text{ fF} \quad (5.6)$$

Finally, note from Eq. (5.2) that as v_{ov} is increased, the magnitude of the channel charge increases proportionately. Sometimes this is depicted as an increase in the depth of the channel. That is, the larger the overdrive voltage, the deeper the channel.

5.2.4 Applying a Small Drain-to-Source Voltage

Now that we have induced a channel, let's now apply a **positive voltage** between drain and source (v_{DS}), as shown in Fig. 5.3. We first consider the case where v_{DS} is small.¹⁷ The voltage v_{DS} causes a current i_D to flow through the induced n -channel. Current is carried by free electrons traveling from source to drain.¹⁸

¹⁷In this case we are considering levels of 50 mV.

¹⁸hence the names source and drain.

By convention, the direction of current flow is opposite to that of the flow of negative charge.

Therefore the current in the channel, i_D , will be from drain to source, as indicated in Fig. 5.3.

We now wish to calculate the value of i_D . Toward that end, we first note that because v_{DS} is small, we can continue to assume that the voltage between the gate and various points along the channel remains **approximately constant** and equal to the value at the source end, i.e., v_{GS} . Therefore, the effective voltage between the gate and the various points along the channel remains equal to v_{ov} , and the channel charge Q is still given by Eq. (5.2). Of particular interest

in calculating the current i_D is the charge per unit channel length, which can be found from Eq. (5.2) as:

$$\frac{|Q|}{\text{unit channel length}} = C_{ox}Wv_{ov} \quad (5.7)$$

The voltage v_{DS} establishes an electric field E across the length of the channel,

$$|E| = \frac{v_{DS}}{L} \quad (5.8)$$

This electric field in turn causes the channel **electrons to drift toward the drain** with a velocity given by:

$$\text{Electron Drift Velocity} = \mu_n |E| = \mu_n \frac{v_{DS}}{L} \quad (5.9)$$




Figure 5.3

where μ_n is the mobility of the electrons at the surface of the channel.¹⁹ The value of i_D can now be found by multiplying the charge per unit channel length Eq. (5.7) by the electron drift velocity Eq. (5.9),

$$i_D = \left[(\mu_n C_{ox}) \left(\frac{W}{L} \right) v_{OV} \right] v_{DS} \quad (5.10)$$

Therefore, for small v_{DS} , the channel behaves as a linear resistance whose value is controlled by the overdrive voltage v_{OV} , which in turn is determined by v_{GS} .

$$i_D = \left[(\mu_n C_{ox}) \left(\frac{W}{L} \right) (v_{GS} - V_t) \right] v_{DS} \quad (5.11)$$

The conductance g_{DS} of the channel can be found from Eq. (5.7) or (5.8) as

$$g_{DS} = (\mu_n C_{ox}) \left(\frac{W}{L} \right) v_{OV} \quad \text{or} \quad g_{DS} = (\mu_n C_{ox}) \left(\frac{W}{L} \right) (v_{GS} - V_t) \quad (5.12)$$

Observe that the **conductance** is determined by the product of three (3) factors:

$$(\mu_n C_{ox}), (W/L), \text{ and } v_{OV} \text{ (or equivalently, } v_{GS} - V_t).$$

To gain insight into MOSFET operation, we consider each of the three factors in turn.

¹⁹It is a physical parameter whose value depends on the fabrication process technology.

The first factor, $(\mu_n C_{ox})$, is determined by the process technology used to fabricate the MOSFET. It is the product of the electron mobility (μ_n) and the oxide capacitance (C_{ox}). It makes physical sense for the channel conductance to be proportional to each of μ_n and C_{ox} and therefore to their product, which is termed the **process transconductance parameter** and given the symbol k'_n , where the subscript n denotes n channel,

$$k'_n = \mu_n C_{ox} \quad [A \cdot V^{-2}] \quad (5.13)$$

It can be shown that with μ_n having the dimensions of meters squared per volt-second ($m^2 \cdot V^{-1} \cdot s^{-1}$) and C_{ox} having the dimensions of farads per meter squared ($F \cdot m^{-2}$), the dimensions of k'_n are amperes per volt squared ($A \cdot V^{-2}$).

The second factor in the expression for the conductance g_{DS} in Eq. (5.12) is the transistor **aspect ratio** (W/L).

The channel conductance is proportional to the channel width (W) and inversely proportional to the channel length (L) should make perfect physical sense.

The (W/L) ratio is obviously a dimensionless quantity that is determined by the device designer. Indeed, the values of W and L can be selected by the device designer to give the device the i - v characteristics desired. For a given fabrication process, however, there is a minimum channel length, L_{min} . In fact, the minimum channel length that is possible with a given fabrication process is used to characterize the process and is being continually reduced as technology advances.

For example, in 2014, the state-of-the-art in commercially available MOS technology was a 32 nm process, meaning that for this process the minimum channel length possible was 32 nm.

Finally, we should note that the oxide thickness t_{ox} scales down with L_{min} . Therefore, for a 0.13- μm technology, t_{ox} is 2.7 nm, but for the currently popular 65-nm technology, t_{ox} is about 2.2 nm.

The product of the process transconductance parameter (k'_n) and the transistor aspect ratio (W/L) is the MOSFET transconductance parameter (k_n):

$$k_n = k'_n(W/L) \quad \text{or} \quad k_n = (\mu_n C_{ox})(W/L) \quad (5.14)$$

The MOSFET parameter k_n has the dimensions of $A \cdot V^{-2}$.

The third term in the expression of the channel conductance g_{DS} is the overdrive voltage v_{ov} . This is hardly surprising, given v_{ov} directly determines the magnitude of electron charge in the channel. As will be seen, v_{ov} is a very important circuit-design parameter.

Throughout this lecture, we will use v_{ov} and $v_{GS} - V_t$ interchangeably.

We conclude this subsection by noting that with v_{DS} kept small, the MOSFET behaves as a linear



resistance r_{DS} whose value is controlled by the gate voltage v_{GS} ,

$$\begin{aligned} r_{DS} &= \frac{1}{g_{DS}} \\ r_{DS} &= \frac{1}{(\mu_n C_{ox}) (W/L) v_{OV}} \\ r_{DS} &= \frac{1}{(\mu_n C_{ox}) (W/L) (v_{gs} - V_t)} \end{aligned} \quad (5.15)$$

The operation of the MOSFET as a voltage-controlled resistance is further illustrated in Fig. 5.4, which is a sketch of i_D versus v_{DS} for various values of v_{GS} . Observe that the resistance is infinite for $v_{GS} \leq V_t$, and decreases as v_{GS} is increased above V_t . It is interesting to note that although v_{GS} is used as the parameter for the set of graphs in Fig. 5.4, the graphs in fact depend only on v_{OV} (and, of course, k_n).

The description above indicates that for the MOSFET to conduct, a channel has to be **induced**. Then, increasing v_{GS} above the threshold voltage V_t enhances the channel, hence the names enhancement-mode operation and enhancement-type MOSFET. Finally, we note that the current that leaves the source terminal (i_s) is equal to the current that enters the drain terminal (i_D), and the gate current $i_G = 0$.

5.2.5 Operation as v_{DS} is Increased

We next consider the situation as v_{DS} is increased. For this purpose, let v_{GS} be held constant at a value greater than V_t ;

that is, let the MOSFET be operated at a constant overdrive voltage V_{OV} .

Please refer to Fig. 5.5 for a visual aid, and note that v_{DS} appears as a voltage drop across the length of the channel. That is, as we travel along the channel from source (S) to drain (D), the voltage²⁰ increases from zero to v_{DS} . Therefore the voltage between the gate and points along the channel decreases from $v_{GS} = V_t + V_{OV}$ at the source end to $v_{GD} = v_{GS} - v_{DS} = V_t + V_{OV} - v_{DS}$ at the drain end. Given the channel depth depends on this voltage, and specifically on the amount by which this voltage exceeds V_t , we find that the channel is **no longer of uniform depth** but rather, the channel will take the tapered shape shown in Fig. 5.5, being deepest at the source end²¹ and shallowest at the drain end²² (where the depth is proportional to $V_{OV} - v_{DS}$). This point is further illustrated in Fig. 5.6.

²⁰measured relative to the source.

²¹where the depth is proportional to V_{OV} .

As v_{DS} is increased, the channel becomes more tapered and its resistance increases correspondingly. Therefore, the $i_D v_{DS}$ curve does not continue as a straight line but bends as shown in Fig. 5.7. The equation describing this portion of the $i_D v_{DS}$ curve can be easily derived by utilizing the information in Fig. 5.6. Specifically, please note that the charge in the tapered channel is proportional to the channel cross-sectional area shown in Fig. 5.6(b). This area in turn can be easily seen as proportional to $\frac{1}{2} [V_{OV} + (V_{OV} - v_{DS})]$ or $\frac{1}{2} (2V_{OV} - v_{DS})$. Thus, the relationship between i_D and v_{DS} can be found by replacing V_{OV} in Eq. (5.7) by $\frac{1}{2} (2V_{OV} - v_{DS})$,



$$i_D = k'_n \left(\frac{W}{L} \right) \left(V_{OV} - \frac{1}{2} v_{DS} \right) v_{DS} \quad (5.16)$$

This relationship describes the semiparabolic portion of the $i_D v_{DS}$ curve in Fig. 5.7. It applies to the entire segment down to $v_{DS} = 0$. Specifically, note that as v_{DS} is reduced, we can neglect $\frac{1}{2} v_{DS}$ relative to V_{OV} in the factor in parentheses, and the expression reduces to that in Eq. (5.7). The latter of course is an approximation and applies only for small v_{DS} (i.e., near the origin). There is another useful interpretation of the expression in Eq. (5.14). From Fig. 5.6(a) we see that the average voltage along the channel is $\frac{1}{2} v_{DS}$. Thus, the average voltage that gives rise to channel charge and hence to i_D is no longer V_{OV} but $V_{OV} - \frac{1}{2} v_{DS}$, which is indeed the factor that appears in Eq. (5.14). Finally, we note that Eq. (5.14) is frequently written in the alternate form

$$i_D = k'_n \left(\frac{W}{L} \right) \left(V_{OV} v_{DS} - \frac{1}{2} v_{DS}^2 \right) \quad (5.17)$$

Furthermore, for an arbitrary value of V_{OV} , we can replace V_{OV} by $(v_{GS} - V_t)$ and rewrite Eq. (5.15) as

$$i_D = k'_n \left(\frac{W}{L} \right) \left[(v_{GS} - V_t) v_{DS} - \frac{1}{2} v_{DS}^2 \right] \quad (5.18)$$

5.2.6 Channel Pinch-Off and Current Saturation

The above description of operation assumed that even though the channel became tapered, it still had a finite (nonzero) depth at the drain end. This in turn is achieved by keeping v_{DS} sufficiently small that the voltage between the gate and the drain, v_{GD} , exceeds V_t . This is indeed the situation shown in Fig. 5.6(a). Note that for this situation to obtain, v_{DS} must not exceed V_{OV} , for as $v_{DS} = V_{OV}$, $v_{GD} = V_t$, and the channel depth at the drain end reduces to zero. Figure 5.8 shows v_{DS} reaching V_{OV} and v_{GD} correspondingly reaching V_t . The zero depth of the channel at the drain end gives rise to the term channel pinch-off. Increasing v_{DS} beyond this value (i.e., $v_{DS} > V_{OV}$) has no effect on the channel shape and charge, and the current through the channel remains constant at the value reached for $v_{DS} = V_{OV}$. The drain current thus saturates at the value found by substituting $v_{DS} = V_{OV}$ in Eq. (5.14),

$$i_D = \frac{1}{2} k'_n \left(\frac{W}{L} \right) V_{OV}^2 \quad (5.19)$$

The MOSFET is then said to have entered the **saturation region**.²² The voltage v_{DS} at which saturation occurs is denoted V_{DSsat} ,

$$V_{DSsat} = V_{OV} = V_{GS} - V_t \quad (5.20)$$

It should be noted that channel pinch-off does **NOT** mean channel blockage:

Current continues to flow through the pinched-off channel, and the electrons that reach the drain end of the channel are accelerated through the depletion region which exists there and into the drain terminal.

²²or, equivalently, the saturation mode of operation.




Figure 5.4: Operation of the enhancement NMOS transistor as v_{DS} is increased. The induced channel acquires a tapered shape, and its resistance increases as v_{DS} is increased. Here, v_{GS} is kept constant at a value $> V_t$; $v_{GS} = V_t + V_{OV}$.

Any increase in v_{DS} above V_{DSsat} appears as a voltage drop across the depletion region. Thus, both the current through the channel and the voltage drop across it remain constant in saturation.

The saturation portion of the $i_D - v_{DS}$ curve is, as expected, a horizontal straight line, as indicated in Fig. 5.7. Also indicated in Fig. 5.7 is the name of the region of operation obtained with a continuous (non-pinched-off) channel, the **triode region**, a carryover from the days of vacuum-tube devices, whose operation a FET resembles.

Finally, we note that the expression for i_D in saturation can be generalized by replacing the constant overdrive voltage V_{OV} by a variable one, v_{OV} :

$$i_D = \frac{1}{2} k'_n \left(\frac{W}{L} \right) v_{OV}^2 \quad (5.21)$$

Also, v_{OV} can be replaced by $(v_{GS} - V_t)$ to obtain the alternate expression for saturation- mode i_D ,

$$i_D = \frac{1}{2} k'_n \left(\frac{W}{L} \right) (v_{GS} - V_t)^2 \quad (5.22)$$

5.2.7 The p-Channel MOSFET

Figure 5.9(a) shows a cross-sectional view of a p-channel enhancement-type MOSFET. The structure is similar to that of the NMOS device except that here the substrate is n type and the source and the drain regions are p^+ type:



that is, all semiconductor regions are reversed in polarity relative to their counterparts in the NMOS case.

The PMOS and NMOS transistors are said to be **complementary** devices.

To induce a channel for current flow between source and drain, a **negative voltage** is applied to the gate, that is, between gate and source, as indicated in Fig. 5.9(b). By increasing the magnitude of the negative v_{GS} beyond the magnitude of the threshold voltage V_{tp} , which by convention is negative, a p channel is established as shown in Fig. 5.9(b). This condition can be described as

$$v_{GS} \leq V_{tp}$$

or, to avoid dealing with negative signs,

$$|v_{GS}| \geq |V_{tp}|$$

Now, to cause a current i_p to flow in the p channel, a negative voltage v_{DS} is applied to the drain.²³

The current i_D is carried by holes and flows through the channel from source to drain. As we have done for the NMOS transistor, we define the process transconductance parameter for the PMOS device as

$$k'_p = \mu_p C_{ox}$$

where μ_p is the mobility of the holes in the induced p channel. Typically, $\mu_p = 0.25\mu_n$ to $0.5\mu_n$ and is process-technology dependent. The transistor transconductance parameter k_p is obtained by multiplying k'_p by the aspect ratio W/L ,

$$k_p = k'_p (W/L)$$

The remainder of the description of the physical operation of the p -channel MOSFET follows that for the NMOS device, except of course for the sign reversals of all voltages. We will present the complete current-voltage characteristics of both NMOS and PMOS transistors in the next section.

PMOS technology originally dominated MOS IC manufacturing, and the original microprocessors utilized PMOS transistors. As the technological difficulties of fabricating NMOS transistors were solved, NMOS completely supplanted PMOS. The main reason for this change is that electron mobility μ_n is higher by a factor of 2 to 4 than the hole mobility μ_p , resulting in NMOS transistors having greater gains and speeds of operation than PMOS devices. Subsequently, a technology was developed that permits the fabrication of both NMOS and PMOS transistors on the same chip. Appropriately called **complementary MOS**, or **CMOS**, this technology is currently the dominant electronics technology.

5.2.8 Complementary MOS or CMOS

As the name implies, complementary MOS technology uses MOS transistors of both polarities. Although CMOS circuits are somewhat more difficult to fabricate than NMOS, the availability of

²³If a positive voltage is applied to the drain, the pn junction between the drain region and the substrate will become forward biased, and the device will no longer operate as a MOSFET. Proper MOSFET operation is predicated on the pn junctions between the source and drain regions and the substrate being always reverse biased.




Figure 5.5

complementary devices makes possible many powerful circuit configurations. Indeed, at the present time CMOS is the most widely used of all the IC technologies. This statement applies to both analog and digital circuits. CMOS technology has virtually replaced designs based on NMOS transistors alone. Furthermore, by 2014 CMOS technology had taken over many applications that just a few years earlier were possible only with bipolar devices.

Fig. 5.5 shows a cross section of a CMOS chip illustrating how the PMOS and NMOS transistors are fabricated. Observe that while the NMOS transistor is implemented directly in the p -type substrate, the PMOS transistor is fabricated in a specially created n region, known as an n well. The two devices are isolated from each other by a thick region of oxide that functions as an insulator. Not shown on the diagram are the connections made to the p -type body and to the n well. The latter connection serves as the body terminal for the PMOS transistor.

5.2.9 Operating the MOS Transistor in the Subthreshold Region

The above description of the n -channel MOSFET operation implies that for $v_{GS} < V_t$, no current flows and the device is cut off. This is not entirely true, for it has been found that for values of v_{GS} smaller than but close to V_t , a small drain current flows. In this subthreshold region of operation, the drain current is exponentially related to v_{GS} , much like the i_C - v_{BE} relationship of a BJT, as will be shown in the next chapter. Although in most applications the MOS transistor is operated with $v_{GS} > V_t$, there are special, but a growing number of, applications that make use of subthreshold operation. In Chapter 14, we will briefly consider subthreshold operation.




Figure 5.6

(a) Circuit symbol for the n -channel enhancement-type MOSFET. (b) Modified circuit symbol with an arrowhead on the source terminal to distinguish it from the drain and to indicate device polarity (i.e., n channel). (c) Simplified circuit symbol to be used when the source is connected to the body or when the effect of the body on device operation is unimportant.

5.3 Current-Voltage Characteristics

Building on the physical foundation established in the previous section for the operation of the enhancement MOS transistor, in this section we present its complete current-voltage characteristics. These characteristics can be measured at dc or at low frequencies and thus are called static characteristics. The dynamic effects that limit the operation of the MOSFET at high frequencies and high switching speeds will be discussed in Chapter 10.

5.3.1 Circuit Symbol

Fig. 5.6a shows the circuit symbol for the n -channel enhancement-type MOSFET. Please observe that the spacing between the two (2) vertical lines that represent the gate and the channel indicates the fact that the gate electrode is insulated from the body of the device. The polarity of the p -type substrate (body) and the n channel is indicated by the arrowhead on the line representing the body (B). This arrowhead also indicates the polarity of the transistor, namely, that it is an n -channel device.

Although the MOSFET is a symmetrical device, it is often useful in circuit design to designate one terminal as the source and the other as the drain²⁴

²⁴without having to write S and D beside the terminals.

This objective is achieved in the modified circuit symbol shown in **Fig. 5.6b**. Here an arrowhead is placed on the source terminal, thus distinguishing it from the drain terminal. The arrowhead points in the normal direction of current flow and thus indicates the polarity of the device (i.e., n -channel). Observe that in the modified symbol, there is no need to show the arrowhead on the body line. Although the circuit symbol of **Fig. 5.6b** clearly distinguishes the source from the drain, in practice it is the polarity of the voltage impressed across the device that determines source and drain;

The drain is always positive relative to the source in an n -channel FET.

In applications where the source is connected to the body of the device, a further simplification of the circuit symbol is possible, as indicated in **Fig. 5.6c**. This symbol is also used in applications when the effect of the body on circuit operation is **NOT** important, as will be seen later.

5.3.2 The $i_D - v_{DS}$ Characteristics

Table 5.1 provides a compilation of the conditions and the formulas for the operation of the NMOS transistor in each of the three possible regions:

the cutoff region, the triode region, and the saturation region.

The first two (2) are useful if the MOSFET is to be utilized as a switch. On the other hand, if the MOSFET is to be used to design an amplifier, it must be operated in the saturation region. At the top of Table 5.1 we show a circuit consisting of an NMOS transistor and two dc supplies providing v_{GS} and v_{DS} . This conceptual circuit can be used to measure the $i_D - v_{DS}$ characteristic curves of the NMOS transistor. Each curve is measured by setting v_{GS} to a desired constant value, varying v_{DS} , and measuring the corresponding i_D . Two of these characteristic curves are shown in the accompanying diagram: one for $v_{GS} < V_m$ and the other for $v_{GS} = V_m + v_{OV}$. (Note that we now use V_m to denote the threshold voltage of the NMOS transistor, to distinguish it from that of the PMOS transistor, denoted V_p .) As Table 5.1 shows, the boundary between the triode region and the saturation region is determined by whether v_{DS} is less or greater than the overdrive voltage v_{OV} at which the transistor is operating. An equivalent way to check for the region of operation is to examine the relative values of the drain and gate voltages. To operate in the triode region, the gate voltage must exceed the drain voltage by at least V_m volts, which ensures that the channel remains continuous (not pinched off). On the other hand, to operate in saturation, the channel must be pinched off at the drain end; pinch-off is achieved here by keeping v_D higher than $v_G - V_m$, that is, not allowing v_D to fall below v_G by more than V_m volts. The graphical construction of Fig. 5.12 should serve to remind the reader of these conditions. A set of $i_D - v_{DS}$ characteristics for the NMOS transistor is shown in Fig. 5.13. Observe that each graph is obtained by setting v_{GS} above V_{tn} by a specific value of overdrive voltage, denoted V_{OV1} , V_{OV2} , V_{OV3} , and V_{OV4} . This in turn is the value of v_{DS} at which the corresponding graph saturates, and the value of the resulting saturation current is directly determined by the value of v_{OV} , namely, $\frac{1}{2}k_n V_{OV1}^2$, $\frac{1}{2}k_n V_{OV2}^2$... The reader is advised to commit to memory both the structure of these graphs and the coordinates of the saturation points.

```

1 RC 4 3 1k
2 M1 3 2 0 0 NFET
3 V1 1 0 dc 12
4 V2 4 0 dc 10
5
6 .MODEL NFET NMOS LEVEL=3 PHI=0.600000 TOX=2.1200E-08
7 + XJ=0.20000U TPG=1 VTO=0.7860 DELTA=6.9670E-01

```

C.R. 5.1
spice



```

8      + LD=1.6470E-07    KP=9.6379E-05    UO=591.7      THETA=8.1220E-02
9      + RSH=8.5450E+01    GAMMA=0.5863    NSUB=1.6160E+16
10     + NFS=5.0000E+12    VMAX=2.0820E+05    ETA=7.0660E-02
11     + KAPPA=1.3960E-01  CGDO=4.0241E-10    CGSO=4.0241E-10
12     + CGBD=3.6144E-10   CJ=3.8541E-04     MJ=1.1854
13     + CJSW=1.3940E-10   MJSW=0.125195    PB=0.800000
14
15     .dc V2 0 10 0.1 V1 1.5 3.5 0.5
16

```

C.R. 5.2
spice

Finally, please observe the boundary between the triode and the saturation regions, that is, the locus of the saturation points, is a *parabolic curve* described by

$$i_D = \frac{1}{2} k'_n \left(\frac{W}{L} \right) v_{DS}^2$$

5.3.3 The $i_D - v_{GS}$ Characteristic

When the MOSFET is used to design an amplifier, it is operated in the saturation region. As Fig. 5.13 indicates, in saturation the drain current is constant, determined by v_{GS} (or v_{OV}) and is **independent** of v_{DS} . That is, the MOSFET operates as a constant-current source where the value of the current is determined by v_{GS} . In effect, then, the MOSFET operates as a **voltage-controlled current source** with the control relationship described by

$$i_D = \frac{1}{2} k'_n \left(\frac{W}{L} \right) (v_{GS} - V_{tn})^2 \quad (5.23)$$

or in terms of v_{OV} ,

$$i_D = \frac{1}{2} k'_n \left(\frac{W}{L} \right) v_{OV}^2 \quad (5.24)$$

This is the relationship which underlies the application of the MOSFET as an amplifier. That it is non-linear should be of concern to those interested in designing linear amplifiers.

Figure 5.14 shows the $i_D - v_{GS}$ characteristic of an NMOS transistor operating in saturation.²⁵

²⁵ Note that if we are interested in a plot of i_D versus v_{OV} , we simply shift the origin to the point $v_{GS} = V_m$.

The view of the MOSFET in the saturation region as a voltage-controlled current source is illustrated by the equivalent-circuit representation shown in Fig. 5.15. For reasons that will become apparent shortly, the circuit in Fig. 5.15 is known as a large-signal equivalent circuit. Note that the current source is ideal, with an infinite output resistance representing the independence, in saturation, of i_D from v_{DS} . This, of course, has been assumed in the idealized model of device operation utilized thus far. We are about to rectify an important shortcoming of this model.

5.3.4 Finite Output Resistance in Saturation

Equation (5.21) and the corresponding large-signal equivalent circuit in Fig. 5.15, as well as the graphs in Fig. 5.13, indicate that in saturation, i_D is independent of v_{DS} . Therefore, a change Δv_{ps} in the drain-to-source voltage causes a zero change in i_D , which implies that the incremental



resistance looking into the drain of a saturated MOSFET is infinite. This, however, is an idealization based on the premise that once the channel is pinched off at the drain end, further increases in v_{DS} have no effect on the channel's shape. But, in practice, increasing v_{DS} beyond v_{α} does affect the channel somewhat. Specifically, as v_{α} is increased, the channel pinch-off point is moved slightly away from the drain, toward the source. This is illustrated in Fig. 5.16, from which we note that the voltage across the channel remains constant at v_{ov} , and the additional voltage applied to the drain appears as a voltage drop across the narrow depletion region between the end of the channel and the drain region. This voltage accelerates the electrons that reach the drain end of the channel and sweeps them across the depletion region into the drain. Note, however, that (with depletion-layer widening) the channel length is in effect reduced, from L to $L - \Delta L$, a phenomenon known as **channel-length modulation**. Now, since i_D is inversely proportional to the channel length (Eq. 5.21), i_D increases with v_{DS} .

This effect can be accounted for in the expression for i_D by including a factor $1 + \lambda(v_{DS} - v_{OV})$ or, for simplicity, $(1 + \lambda v_{DS})$,

$$i_D = \frac{1}{2} k'_n \left(\frac{W}{L} \right) (v_{GS} - V_{tn})^2 (1 + \lambda v_{DS}) \quad (5.25)$$

Here λ is a device parameter having the units of reciprocal volts (V^{-1}). The value of λ depends both on the process technology used to fabricate the device and on the channel length L that the circuit designer selects. Specifically, the value of λ is much larger for newer submicron technologies than for older technologies. This makes intuitive sense: Newer technologies have very short channels, and are thus much more greatly impacted by the channel-length modulation effect. Also, for a given process technology, λ is inversely proportional to L .

A typical set of $i_D - v_{DS}$ characteristics showing the effect of channel-length modulation is displayed in Fig. 5.17. The observed linear dependence of i_D on v_{DS} in the saturation region is represented in Eq. (5.23) by the factor $(1 + \lambda v_{DS})$. From Fig. 5.17 we observe that when the straight-line $i_D - v_{DS}$ characteristics are extrapolated, they intercept the v_{DS} axis at the point, $v_{DS} = -V_A$, where V_A is a positive voltage. Equation (5.23), however, indicates that $i_D = 0$ at $v_{DS} = -1/\lambda$. It follows that

$$V_A = \frac{1}{\lambda}$$

and thus V_A is a device parameter with the dimensions of V. For a given process, V_A is proportional to the channel length L that the designer selects for a MOSFET. We can isolate the dependence of V_A on L by expressing it as

$$V_A = V'_A L$$

where V'_A is entirely process-technology dependent, with the dimensions of volts per micron. Typically, V'_A falls in the range of 5 V/ μm to 50 V/ μm .

The voltage, V_A , is usually referred to as the Early voltage, after *J. M. Early*, who discovered a similar phenomenon for the BJT.



Equation (5.23) indicates that when channel-length modulation is taken into account, the saturation values of i_D depend on v_{DS} . Thus, for a given v_{GS} , a change Δv_{DS} yields a corresponding change Δi_D in the drain current i_D . It follows that the output resistance of the current source representing i_D in saturation is no longer infinite. Defining the output resistance r_o as

$$r_o \equiv \left(\frac{\partial i_D}{\partial v_{DS}} \right)^{-1}_{v_{GS} \text{ constant}} \quad (5.26)$$

and using Eq. (5.23) results in

$$r_o = \left[\lambda \frac{k'_n}{2} \frac{W}{L} (V_{GS} - V_m)^2 \right]^{-1} \quad (5.27)$$

which can be written as

$$r_o = \frac{1}{\lambda I'_D} \quad \text{or} \quad r_o = \frac{V_A}{I'_D} \quad (5.28)$$

where I'_D is the drain current *without* channel-length modulation taken into account; that is,

$$I'_D = \frac{1}{2} k'_n \frac{W}{L} (V_{GS} - V_m)^2 \quad (5.29)$$

Thus the output resistance is inversely proportional to the drain current. Finally, we show in Fig. 5.18 the large-signal, equivalent-circuit model incorporating r_o .

5.3.5 Characteristics of the p-Channel MOSFET

The circuit symbol for the p -channel enhancement-type MOSFET is shown in Fig. 5.19(a). Figure 5.19(b) shows a modified circuit symbol in which an arrowhead pointing in the normal direction of current flow is included on the source terminal. For the case where the source is connected to the substrate, the simplified symbol of Fig. 5.19(c) is usually used.

The regions of operation of the PMOS transistor and the corresponding conditions and expression for i_D are shown in Table 5.2. Observe that the equations are written in a way that emphasizes physical intuition and avoids the confusion of negative signs. Thus while V_{tp} is by convention negative, we use $|V_{tp}|$, and the voltages v_{SG} and v_{SD} are positive. Also, in all of our circuit diagrams we will always draw p -channel devices with their sources on top so that current flows from top to bottom. Finally, we note that PMOS devices also suffer from the channel-length modulation effect. This can be taken into account by including a factor $(1 + |\lambda| v_{SD})$ in the saturation-region expression for i_D as follows

$$i_D = \frac{1}{2} k'_p \left(\frac{W}{L} \right) (v_{SG} - |V_{tp}|)^2 (1 + |\lambda| v_{SD}) \quad (5.30)$$

or equivalently

$$i_D = \frac{1}{2} k'_p \left(\frac{W}{L} \right) (v_{SG} - |V_{tp}|)^2 \left(1 + \frac{v_{SD}}{|V_A|} \right) \quad (5.31)$$

where λ and V_A (the Early voltage for the PMOS transistor) are by convention negative quantities, hence we use $|\lambda|$ and $|V_A|$. Finally, we should note that for a given CMOS fabrication process λ_n and $|\lambda_p|$ are generally not equal, and similarly for V_{An} and $|V_{Ap}|$.

To recap, to turn a PMOS transistor on, the gate voltage has to be made lower than that of the source by at least $|V_{tp}|$. To operate in the triode region, the drain voltage has to exceed that of the gate by at least $|V_{tp}|$; otherwise, the PMOS operates in saturation. Finally, Fig. 5.20 provides a pictorial representation of these operating conditions.

5.4 MOSFET Circuits at DC

Having studied the i - v characteristics of MOSFETs, we now consider circuits in which only DC voltages and currents are of concern. Specifically, we shall present a series of design and analysis examples of MOSFET circuits at operating with DC. The objective is to instill a familiarity with the device and the ability to perform MOSFET circuit analysis both rapidly and effectively.

In the following examples, to keep matters simple and focus our attention on the essence of MOSFET circuit operation, we will generally neglect channel-length modulation;

that is, we will assume $\lambda = 0$.

We will find it convenient to work in terms of the overdrive voltage:

$$V_{ov} = V_{GS} - V_m \text{ for NMOS and } |V_{ov}| = V_{SG} - |V_m| \text{ for PMOS.}$$

Information: Moore's Law

A half-century ago, Gordon Moore, who would go on to become a cofounder first of Fairchild Semiconductor and then of Intel, presented a startling idea in **HIS LAW**: the issue of Electronics Magazine dated April 19, 1965. Moore, who had a doctorate in chemistry, had projected the potential growth of the IC industry based on five points spanning a seven-year period from 1958 to 1965. The conclusion he reached—that the number of transistors per chip had been increasing and would continue to increase by a factor of 2 every two years or so—was destined to propel progress in ICs over the succeeding decades into the twenty-first century. Doubling of the number of transistors was predicted on the basis of another prediction: the continuing shrinkage of transistor dimensions. In early recognition of the importance of this prediction, Carver Mead, a pioneer in very large scale integration (VLSI), soon began to refer to this prediction as "Moore's law." (See Chapter 15, Section 15.1, for the implications of Moore's law).

5.5 Body Effect and Other Topics

Before we close of MOSFETs, let's briefly consider a number of important though secondary issues.

5.5.1 The Role of the Substrate - The Body Effect

In numerous applications the source terminal (S) is connected to the substrate (or body) terminal (B), which results in the pn junction between the substrate and the induced channel (review Fig. 5.5) having a constant zero (cutoff) bias. In such a case the substrate does not play any role in circuit operation and its existence can be ignored altogether.

In ICs, however, the substrate is usually common to many MOS transistors. In order to maintain the cutoff condition for all the substrate-to-channel junctions, the substrate is usually connected to the most negative power supply in an NMOS circuit (the most positive in a PMOS circuit). The resulting reverse-bias voltage between source and body (V_{SB} in an n -channel device) will have an effect on device operation. To appreciate this fact, consider an NMOS transistor and let its substrate be made negative relative to the source. The reverse-bias voltage will widen the depletion region (refer to Fig. 5.2). This in turn reduces the channel depth. To return the channel to its former state, v_{GS} has to be increased. The effect of V_{SB} on the channel can be most conveniently represented as a change in the threshold voltage V_t . Specifically, it has been shown that increasing the reverse substrate bias voltage V_{SB} results in an increase in V_t according to the relationship

$$V_t = V_{t0} + \gamma \left[\sqrt{2\phi_f + V_{SB}} - \sqrt{2\phi_f} \right] \quad (5.32)$$

where V_{t0} is the threshold voltage for $V_{SB} = 0$; ϕ_f is a physical parameter with $(2\phi_f)$ typically 0.6 V; γ is a fabrication-process parameter given by

$$\gamma = \frac{\sqrt{2qN_A\epsilon_s}}{C_\infty} \quad (5.33)$$

where q is the magnitude of the electron charge (1.6×10^{-19} C), N_A is the doping concentration of the p -type substrate, and ϵ_s is the permittivity of silicon ($11.7\epsilon_0 = 11.7 \times 8.854 \times 10^{-14} = 1.04 \times 10^{-12}$ F/cm). The parameter γ has the dimension of $\sqrt{V}$ and is typically 0.4 V^{1/2}. Finally, note that Eq. (5.30) applies equally well for p -channel devices with V_{SB} replaced by the reverse bias of the substrate, V_{BS} (or, alternatively, replace V_{SB} by $|V_{SB}|$) and note that γ is negative. Also, in evaluating γ , N_A must be replaced with N_D , the doping concentration of the n -well in which the PMOS is formed. For p -channel devices, $2\phi_f$ is typically 0.75 V, and γ is typically -0.5 V^{1/2}.

Equation (5.30) indicates that an incremental change in V_{SB} gives rise to an incremental change in V_t , which in turn results in an incremental change in i_D even though v_{GS} might have been kept constant. It follows that the body voltage controls i_D ; thus the body acts as another gate for the MOSFET, a phenomenon known as the **body effect**. Here we note that the parameter γ is known as the **body-effect parameter**.

5.5.2 Temperature Effects

Both V_t and k' are **temperature sensitive**. The magnitude of V_t decreases by about $2\text{ mV} \cdot ^\circ\text{C}^{-1}$ rise in temperature. This decrease in $|V_t|$ gives rise to a corresponding increase in drain current as temperature is increased. However, because k' decreases with temperature and its effect is a dominant one, the overall observed effect of a temperature increase is a **decrease** in drain current.²⁶

²⁶This very interesting result is put to use in applying the MOSFET in power circuits.

5.5.3 Breakdown and Input Protection

As the voltage on the drain is increased, a value is reached at which the *pn*-junction between the drain region and substrate suffers avalanche breakdown. This breakdown usually occurs at voltages of 20 V to 150 V and results in a somewhat rapid increase in current.

This is known as a **weak avalanche**.

Another breakdown effect that occurs at lower voltages²⁷ in modern devices is called **punch-through**. It occurs in devices with relatively short channels when the drain voltage is increased to the point that the depletion region surrounding the drain region extends through the channel to the source. The drain current then increases rapidly.

²⁷This occurs usually around 20 V.

Normally, punch-through does not result in permanent damage to the device.

Yet another kind of breakdown occurs when the gate-to-source voltage exceeds about 30 V. This is the breakdown of the gate oxide and results in **permanent damage** to the device.

Although 30 V may seem high, it must be remembered that the MOSFET has a very high input resistance and a very small input capacitance, and thus small amounts of static charge accumulating on the gate capacitor can cause its breakdown voltage to be exceeded.

To prevent the accumulation of static charge on the gate capacitor of a MOSFET, gate-protection devices are usually included at the input terminals of MOS integrated circuits. The protection mechanism invariably makes use of **clamping diodes**.

5.5.4 Velocity Saturation

At high longitudinal electric fields, the drift velocity of charge carriers in the channel reaches an upper limit.²⁸ This effect, which in modern very-short-channel devices can occur for v_{DS} lower than 1 V, is called **velocity saturation**. It can be shown that when velocity saturation occurs, the current i_D will no longer be related to v_{GS} by the square-law relationship. Rather, i_D becomes linearly dependent on v_{GS} and the transconductance g_m becomes constant and independent of v_{GS} .

²⁸This is approximately $10^7\text{ cm} \cdot \text{s}^{-1}$ for electrons and holes in silicon.

5.5.5 Depletion-Type MOSFET

We will finish of MOSFET with a brief discussion of another type of MOSFET, called the depletion-type MOSFET.²⁹

Its structure is similar to that of the enhancement-type MOSFET with one significant difference:

The depletion MOSFET has a physically implanted channel.

Therefore an n -channel depletion-type MOSFET has an n -type silicon region connecting the n^+ source and the n^+ drain regions at the top of the p -type substrate. Therefore if a voltage v_{DS} is applied between drain and source, a current i_D flows for $v_{GS} = 0$.

In other words, there is no need to induce a channel, unlike the case of the enhancement MOSFET.


The channel depth and therefore its conductivity can be controlled by v_{GS} in exactly the same manner as in the enhancement-type device whereby applying a positive v_{GS} enhances the channel by attracting more electrons into it. Here, however, we also can apply a negative v_{GS} , which causes electrons to be repelled from the channel, which makes the channel **shallower** and causes its conductivity to decrease. The negative v_{GS} is said to **deplete** the channel of its charge carriers, and this mode of operation³⁰ is called **depletion mode**. As the magnitude of v_{GS} is increased in the negative direction, a value is reached at which the channel is completely depleted of charge carriers and i_D is reduced to zero even though v_{DS} may be still applied. This negative value of v_{GS} is the threshold voltage of the n -channel depletion-type MOSFET.

The description above suggests that a depletion-type MOSFET can be operated in the enhancement mode by applying a positive v_{GS} and in the depletion mode by applying a negative v_{GS} .

One final point worth mentioning is the $i_D - v_{DS}$ characteristics are similar to those for the enhancement-type MOSFET except for the negative V_{tn} .

Note that the device symbol denotes the existing channel via the shaded area next to the vertical line.

Depletion-type MOSFETs can be fabricated on the same IC chip as enhancement-type devices, resulting in circuits with improved characteristics, as will be shown in a later chapter. The depletion-type MOSFET, however, is a specialty device and is not commonly used.



²⁹Diagram of an n -type depletion MOSFET.

³⁰negative v_{GS} .

Chapter 6

Bipolar Junction Transistors

Table of Contents

6.1	Introduction	141
6.2	Physical Implementation	143
6.3	The i-v Characteristics	152
6.4	BJT Circuits at DC	158
6.5	Transistor Breakdown and Temperature Effects	159

6.1 Introduction

In this chapter, we will study the other major three-terminal device:

the BJT.

The presentation of the material in this chapter parallels but does **NOT** depend on the MOSFET we studied previously and therefore if needed, the BJT can be studied before the MOSFET.

Three-terminal devices are far more useful than two-terminal ones,¹ as they can be used in a multitude of applications,

ranging from signal amplification to the design of digital logic and memory circuits.

The basic principle involved is the use of the voltage between two (2) terminals to control the current flowing in the third terminal.

¹such as the diodes we have covered previously in the LectureBook.

In this way, a three-terminal device can be used to realise a **controlled source**, which is the basis for amplifier design. Also, in the extreme, the control signal can be used to cause the current in the third terminal to change from zero to a large value, allowing the device to act as a **switch**.²

The invention of the BJT in 1948 at the *Bell Telephone Laboratories* ushered in the era of **solid-state circuits** [1, 2]. The result was not just the replacement of vacuum tubes by transistors in radios and television sets but the eruption of an electronics revolution that led to major changes in the way we work, play, and indeed, live. The invention of the transistor also eventually led to the dominance of information technology and the emergence of the knowledge-based economy.³

The BJT enjoyed nearly three decades as the device of choice in the design of both discrete and integrated circuits. Although the MOSFET had been known very early on, it was not until the 1970s and 1980s that it became a serious competitor to the BJT. By 2011, the MOSFET was undoubtedly the most widely used electronic device, and Complimentary MOS (CMOS) technology the technology of choice in the design of IC [4]. Nevertheless, the BJT remains a significant device that excels in certain applications.

The BJT remains popular in **discrete-circuit design**, where it is used together with other discrete components such as resistors and capacitors to implement circuits that are assembled on PCBs. Here we note the availability of a very wide selection of BJT types that fit nearly every conceivable application. As well, the BJT is still the preferred device in some very demanding analogue and digital IC applications. This is especially true in very-high-frequency and high-speed circuits.⁴

Finally, bipolar transistors can be combined with MOSFETs to create innovative circuits that take advantage of the high-input-impedance and low-power operation of MOSFETs and the very-high-frequency operation and high-current-driving capability of bipolar transistors. The resulting technology is known as BiCMOS, and it is finding increasingly larger areas of application.

In this chapter, we shall start with a description of the physical operation of the BJT. While it is relatively simple, this physical description provides considerable insight regarding the performance of the transistor as a circuit element. We then quickly move from describing current flow in terms of electrons and holes to a study of the transistor terminal characteristics. Circuit models for transistor operation in different modes will be developed and utilized in the analysis and design of transistor circuits.

²The switch is the basis for the realization of the logic inverter, the basic element of digital circuits.



³One of the first commercial products to use a transistor was *Regency TR-1*, a transistor radio, introduced in 1954 [3].

⁴In particular, a very-high-speed digital logic-circuit family based on bipolar transistors, namely, emitter-coupled logic, is still in use.




Figure 6.1
(a) A simplified structure of the npn transistor. (b) A simplified structure of the pnp transistor.

6.2 Physical Implementation

6.2.1 Simplified Structure and Operation Modes

Fig. 6.1a shows a simplified structure for the BJT, where the BJT consists of three semiconductor regions:

the **emitter** region (n type), the **base** region (p type), and the **collector** region (n type).

Such a transistor is called an *nnp* transistor. Another transistor, a dual of the *nnp* as shown in **Fig. 6.1b**, has a p -type emitter, an n -type base, and a p -type collector, and is appropriately called a *pnp* transistor.

A terminal is connected to each of the three semiconductor regions of the transistor, with the terminals labeled **emitter** (E), **base** (B), and **collector** (C).

The transistor consists of two (2) pn junctions, the **emitter-base junction** (EBJ) and the collector-base junction (CBJ). Depending on the bias condition⁵ of each of these junctions, different modes of operation of the BJT are obtained, as shown in **Tbl. 6.1**.

⁵which can either be forward or reverse.

The **active mode** is the one used if the transistor is to operate as an amplifier. Switching applications (e.g., logic circuits) utilize both the **cutoff mode** and the **saturation mode**. As the name implies, in the cutoff mode no current flows because both junctions are reverse biased.

Table 6.1: The operation modes of a bipolar-junction transistor.

Mode	EBJ	CBJ
Cutoff	Reverse	Reverse
Active	Forward	Reverse
Saturation	Forward	Forward




Figure 6.2

Current flow in an npn transistor biased to operate in the active mode. (Reverse current components due to drift of thermally generated minority carriers are not shown.)

As we will see shortly, charge carriers of both polarities;

electrons and holes,

participate in the current-conduction process in a BJT, which is the reason for the name bipolar.⁶

6.2.2 Operation of the npn Transistor in the Active Mode

Of the three (3) modes of operation of the BJT, the active mode is probably the most important and relevant to our use case. Therefore, it is in our best interest to begin our study of the BJT by considering its physical operation in the active mode.⁷ This situation is illustrated in **Fig. 6.2** for the *npn* transistor. Two external voltage sources⁸ are used to establish the **required bias conditions** for active-mode operation. The base-emitter voltage (V_{BE}) causes the *p*-type base to be higher in potential than the *n*-type emitter, thus **forward biasing the emitter-base junction**. The collector-base voltage V_{CB} causes the *n*-type collector to be at a higher potential than the *p*-type base, thus reverse biasing the collector-base junction.

Current Flow The forward bias on the emitter-base junction will cause current to flow across this junction. Current will consist of two (2) primary components:

1. electrons injected from the emitter into the base, and
2. holes injected from the base into the emitter.

As will become apparent shortly, it is highly desirable to have the first component (electrons from emitter to base) be much larger than the second component (holes from base to emitter). This can be accomplished by **fabricating the device with a heavily doped emitter and a lightly doped base**.

⁶This should be contrasted with the situation in the MOSFET, where current is conducted by charge carriers of one type only: electrons in *n*-channel devices or holes in *p*-channel devices. In earlier days, some referred to FETs as unipolar devices.

⁷To get the most out of this chapter, please refresh your knowledge on semiconductors, which we have covered in the LectureBook previously.

⁸which are shown in the figure as batteries.

This makes the device to have a high density of electrons in the emitter and a low density of holes in the base.

The current that flows across the emitter-base junction will constitute the emitter current i_E , as indicated in Fig. 6.3. The direction of i_E is **out of** the emitter lead, which, following the usual conventions, is in the direction of the positive-charge flow (hole current) and opposite to the direction of the negative-charge flow (electron current), with the emitter current i_E being equal to the sum of these two (2) components.

However, since the electron component is much larger than the hole component, the emitter current will be dominated by the electron component.

From our study in Section 3.5 of the current flow across a forward-biased pn junction, we know that the magnitude of both the electron component and the hole component of i_E will be proportional to e^{v_{BE}/V_T} , where v_{BE} is the forward voltage across the base-emitter junction and V_T is the thermal voltage (approximately 25 mV at room temperature).

Let's now focus our attention on the first current component, namely, that carried by electrons injected from the emitter into the base. These electrons will be minority carriers in the p -type base region. Because their concentration will be highest at the emitter side of the base, the injected electrons will diffuse through the base region toward the collector. In their journey across the base, some of the electrons will combine with holes, which are majority carriers in the base. However, since the base is usually very thin and, as mentioned earlier, lightly doped, the proportion of electrons that are "lost" through this recombination process will be quite small. Thus, most of the diffusing electrons will reach the boundary of the collector-base depletion region. Because the collector is more positive than the base (by the reverse-bias voltage v_{CB}), these successful electrons will be swept across the CBJ depletion region into the collector. They will thus get collected and constitute the collector current i_C .

Collector Current From the aforementioned statements, we see the collector current (i_C) is carried by the electrons that reach the collector region. Its direction will be opposite to that of the flow of electrons, and thus into the collector terminal. Its magnitude will be proportional to e^{v_{BE}/V_T} , therefore we can derive the following relation:

$$i_C = I_S \exp\left(\frac{v_{BE}}{V_T}\right) \quad [A] \quad (6.1)$$

where the constant of proportionality (I_S), as in the case of the diode, is called the **saturation current** and is a transistor parameter. We will have more to say about I_S shortly. An important observation to make here is that i_C is independent of the value of v_{CB} . That is, as long as the collector is positive with respect to the base, the electrons that reach the collector side of the base region will be swept into the collector and will register as collector current.

The Base Current Reference to Fig. 6.3 shows that the base current i_B is composed of two components. The first component i_{B1} is due to the holes injected from the base region into the emitter region. This current component is proportional to e^{v_{BE}/V_T} . The second component of base current, i_{B2} , is due to holes that have to be supplied by the external circuit in order to replace the holes lost from the base through the recombination process. Because i_{B2} is proportional to the number of electrons injected into the base, it also will be proportional to e^{v_{BE}/V_T} . Thus the total base current, $i_B = i_{B1} + i_{B2}$, will be proportional to e^{v_{BE}/V_T} , and can be expressed as a fraction of the collector current i_C as follows:

$$i_B = \frac{i_C}{\beta} \quad \text{which we can rewrite as} \quad i_B = \left(\frac{I_S}{\beta} \right) e^{v_{BE}/V_T} \quad (6.2)$$

where β is a transistor parameter.

For modern npn transistors, β is in the range 50 to 200, but it can be as high as 1000 for special devices. For reasons that will become clear later, the parameter β is called the common-emitter current gain. The above description indicates that the value of β is highly influenced by two factors: the width of the base region, W , and the relative dopings of the base region and the emitter region, N_A/N_D . To obtain a high β (which is highly desirable since β represents a gain parameter) the base should be thin (W small) and lightly doped and the emitter heavily doped (making N_A/N_D small). For modern integrated circuit fabrication technologies, W is in the nanometer range.

Emitter Current Since the current that enters a transistor must leave it, it can be seen from Fig. 6.3 that the emitter current i_E is equal to the sum of the collector current i_C and the base current i_B ; that is,

$$i_E = i_C + i_B \quad (6.3)$$

Use of Eqs. (6.2) and (6.4) gives

$$i_E = \frac{\beta + 1}{\beta} i_C \quad (6.4)$$

That is,

$$i_E = \frac{\beta + 1}{\beta} I_S e^{v_{BE}/V_T} \quad (6.5)$$

Alternatively, we can express Eq. (6.5) in the form

$$i_C = \alpha i_E \quad (6.6)$$

where the constant α is related to β by

$$\alpha = \frac{\beta}{\beta + 1} \quad (6.7)$$

Thus the emitter current in Eq. (6.6) can be written

$$i_E = (I_S/\alpha) e^{v_{BE}/V_T} \quad (6.8)$$

Finally, we can use Eq. (6.8) to express β in terms of α , that is,

$$\beta = \frac{\alpha}{1 - \alpha} \quad (6.9)$$

It can be seen from Eq. (6.8) that α is a constant (for a particular transistor) that is less than but very close to unity. For instance, if $\beta = 100$, then $\alpha \simeq 0.99$. Equation (6.10) reveals an important fact: Small changes in α correspond to very large changes in β . This mathematical observation manifests itself physically, with the result that transistors of the same type may have widely different values of β . For reasons that will become apparent later, α is called the common-base current gain.

Minority Carrier Distribution Our understanding of the physical operation of the BJT can be enhanced by considering the distribution of minority charge carriers in the base and the emitter. Figure 6.4 shows the profiles of the concentration of electrons in the base and holes in the emitter of an npn transistor operating in the active mode. Observe that since the doping concentration in the emitter, N_D , is much higher than the doping concentration in the base, N_A , the concentration of electrons injected from emitter to base, $n_p(0)$, is much higher than the concentration of holes injected from the base to the emitter, $p_n(0)$. Both quantities are proportional to e^{V_{BE}/V_T} , thus

$$n_p(0) = n_{p0} e^{V_{BE}/V_T} \quad (6.10)$$

where n_{p0} is the thermal-equilibrium value of the minority-carrier (electron) concentration in the base region. Next, observe that because the base is very thin, the concentration of excess electrons decays almost linearly (as opposed to the usual exponential decay, as observed for the excess holes in the emitter region). Furthermore, the reverse bias on the collector-base junction causes the concentration of excess electrons at the collector side of the base to be zero. (Recall that electrons that reach that point are swept into the collector.)

The tapered minority-carrier concentration profile (Fig. 6.4) causes the electrons injected into the base to diffuse through the base region toward the collector. This electron diffusion

Figure 6.4 Profiles of minority-carrier concentrations in the base and in the emitter of an npn transistor

current I_n is directly proportional to the slope of the straight-line concentration profile,

$$I_n = A_E q D_n \frac{dn_p(x)}{dx} = A_E q D_n \left(-\frac{n_p(0)}{W} \right) \quad (6.11)$$

where A_E is the cross-sectional area of the base-emitter junction (in the direction perpendicular to the page), q is the magnitude of the electron charge, D_n is the electron diffusivity in the base, and W is the effective width of the base. Observe that the negative slope of the minority-carrier concentration results in a negative current I_n across the base; that is, I_n flows from right to left (in the negative direction of x), which corresponds to the usual convention, namely, opposite to the direction of electron flow.

The recombination in the base region, though slight, causes the excess minority-carrier concentration profile to deviate from a straight line and take the slightly concave shape indicated by the broken line in Fig. 6.4. The slope of the concentration profile at the EBJ is slightly higher than that at the CBJ, with the difference accounting for the small number of electrons lost in the base region through recombination.

Finally, we have the collector current $i_c = I_n$, which will yield a negative value for i_c , indicating that i_c flows in the negative direction of the x axis (i.e., from right to left). Since we will take this to be the positive direction of i_c , we can drop the negative sign in Eq. (6.12). Doing this and substituting for $n_p(0)$ from Eq. (6.11), we can thus express the collector current i_c as $i_c = I_s e^{v_{BE}/V_T}$ where the saturation current I_s is given by

$$I_s = A_E q D_n n_{n0} / W \quad (6.12)$$

Substituting $n_{n0} = n_i^2 / N_A$, where n_i is the intrinsic carrier density and N_A is the doping concentration in the base, we can express I_s as

$$I_s = \frac{A_E q D_n n_i^2}{N_A W} \quad (6.13)$$

The saturation current I_s is inversely proportional to the base width W and is directly proportional to the area of the EBJ. Typically I_s is in the range of 10^{-12} A to 10^{-18} A (depending on the size of the device). Because I_s is proportional to n_i^2 , it is a strong function of temperature, approximately doubling for every 5°C rise in temperature. (For the dependence of n_i^2 on temperature, refer to Eq. 3.2.)

Since I_s is directly proportional to the junction area (i.e., the device size), it will also be referred to as the scale current. Two transistors that are identical except that one has an EBJ area, say, twice that of the other will have saturation currents with that same ratio (i.e., 2). Thus for the same value of v_{BE} the larger device will have a collector current twice that in the smaller device. This concept is frequently employed in integrated-circuit design.

Recapitulation and Equivalent-Circuit Models We have presented a first-order model for the operation of the npn transistor in the active mode. Basically, the forward-bias voltage v_{BE} causes an exponentially related current i_c to flow in the collector terminal. The collector current i_c is independent of the value of the collector voltage as long as the collector-base junction remains reverse biased; that is, $v_{CB} \geq 0$. Thus in the active mode the collector terminal behaves as an ideal constant-current source where the value of the current is determined by v_{BE} . The base current i_B is a factor $1/\beta$ of the collector current, and the emitter current is equal to the sum of the collector and base currents. Since i_B is much smaller than i_c (i.e., $\beta \gg 1$), $i_E \simeq i_c$. More precisely, the collector current is a fraction α of the emitter current, with α smaller than, but close to, unity.

This first-order model of transistor operation in the active mode can be represented by the equivalent circuit shown in Fig. 6.5(a). Here, diode DE has a scale current I_{SE} equal to (I_s/α) and thus provides a current i_E related to v_{BE} according to Eq. (6.9). The current of the controlled source, which is equal to the collector current, is controlled by v_{BE} according to the exponential relationship indicated, a restatement of Eq. (6.1). This model is in essence a nonlinear voltage-controlled current source. It can be converted to the current-controlled current-source model shown in Fig. 6.5(b) by expressing the current of the controlled source as αi_E . Note that this model is also nonlinear because of the exponential relationship of the current i_E through diode D_E and the voltage v_{BE} . From this model we observe that if the transistor is used as a two-port network with the input port between E and B and the output port between C and B (i.e., with B as a common terminal), then the current gain observed is equal to α . Thus α is called the common-base current gain.



Two other equivalent-circuit models, shown in Fig. 6.5(c) and (d), may be used to represent the operation of the BJT. The model of Fig. 6.5(c) is essentially a voltage-controlled current source. However, here diode DB conducts the base current and thus its current scale factor is I_S/β , resulting in the $i_B - v_{BE}$ relationship given in Eq. (6.3). By simply expressing the collector current as βi_R we obtain the current-controlled current-source model shown in Fig. 6.5(d). From this latter model we observe that if the transistor is used as a two-port network with the input port between B and E and the output port between C and E (i.e., with E as the common terminal), then the current gain observed is equal to β . Thus β is called the common-emitter current gain.

Figure 6.5 Large-signal equivalent-circuit models of the **nnp** BJT operating in the forward active mode.

Finally, we note that the models in Fig. 6.5 apply for any positive value of v_{BE} . That is, unlike the models we will be discussing in Chapter 7, here there is no limitation on the size of v_{BE} , and thus these models are referred to as **large-signal models**.

6.2.3 Structure of Actual Transistor

Figure 6.7 shows a more realistic, but still simplified, cross section of an *nnp*-type BJT. Please observe that, the collector virtually **surrounds** the emitter region, thus making it difficult for the electrons injected into the thin base to escape being collected. In this way, the resulting α is close to unity⁹ and β is large.

In addition, observe the device is **NOT** symmetrical, and thus the emitter and collector cannot be interchanged.¹⁰ The structure in Fig. 6.7 indicates also that the CBJ has a much larger area than the EBJ. Thus the CB diode D_C has a saturation current I_{SC} that is much larger than the saturation current of the EB diode D_E . Typically, I_{SC} is 10 to 100 times larger than I_{SE} (recall that $I_{SE} = I_S/\alpha \simeq I_S$).

6.2.4 Operation in the Saturation Mode

As previously mentioned, for BJT to operate in the active mode, the CBJ must be **reverse biased**. Till now, we have stated this condition for the *nnp* transistor as $v_{CB} \geq 0$. However, we know that a *pn*-junction does **NOT** effectively become forward biased until the forward voltage across it exceeds approximately 0.4 V. It follows that one can maintain active-mode operation of an *nnp* transistor for negative v_{CB} down to approximately -0.4 V. This is illustrated in Fig. 6.8, which is a sketch of i_C versus v_{CB} for an *nnp* transistor operated with a constant emitter current I_E . As expected, i_C is independent of v_{CB} in the active mode, a situation that extends

for v_{CB} going negative to approximately 0.4 V. Below this value of v_{CB} , the CBJ begins to conduct sufficiently that the transistor leaves the active mode and enters the saturation mode of operation, where i_C decreases.

⁹i.e., $\alpha \approx 1$.

¹⁰If the emitter and collector are reversed—that is, the CBJ is forward biased and the EBJ is reverse biased—the device operates in a mode called the “reverse-active mode.” The resulting values of α and β , denoted α_R and β_R (with R denoting reverse), are much lower than the values of α and β , respectively, obtained in the “forward”-active mode discussed above. Hence, the reverse-active mode has no practical application. The MOSFET, on the other hand, being a perfectly symmetrical device, can operate equally well with its drain and source terminals interchanged.

To see why i_C decreases in saturation, we can construct a model for the saturated npn transistor as follows. We augment the model of Fig. 6.5(c) with the forward-conducting CBJ diode DC , as shown in Fig. 6.9. Observe that the current i_{BC} will subtract from the controlled-source current, resulting in the reduced collector current i_C given by $i_C = I_S e^{v_{BE}/V_T} - I_{SC} e^{v_{BC}/V_T}$ (6.14) where I_{SC} is the saturation current for DC and is related to I_S by the ratio of the areas of the CBJ and the EBJ. The second term in Eq. (6.14) will play an increasing role as v_{BC} exceeds 0.4 V or so, causing i_C to decrease and eventually reach zero. Figure 6.9 also indicates that in saturation the base current will increase to the value $i_B = (I_S / \beta) e^{v_{BE}/V_T} + I_{SC} e^{v_{BC}/V_T}$ (6.15). Equations (6.14) and (6.15) can be combined to obtain the ratio i_C / i_B for a saturated transistor. We observe that this ratio will be lower than the value of β . Furthermore, the ratio will decrease as v_{BC} is increased and the transistor is driven deeper into saturation. Because i_C / i_B

of a saturated transistor can be set to any desired value lower than β by adjusting v_{BC} , this ratio is known as **forced** β and denoted β_{forced} ,

$$\beta_{\text{forced}} = \left. \frac{i_C}{i_B} \right|_{\text{exturation}} \leq \beta \quad (6.14)$$

As we will see later, in analysing a circuit we can determine whether BJT is in saturation mode by either of the following two (2) tests:

1. Is the CBJ forward biased by more than 0.4 V?
2. Is the ratio i_C / i_B lower than β ?

The collector-to-emitter voltage v_{CE} of a saturated transistor can be found from Fig. 6.9 as the difference between the forward-bias voltages of the EBJ and the CBJ,

$$V_{CE\text{sat}} = V_{BE} - V_{BC} \quad (6.15)$$

We know the CBJ has a much larger area than the EBJ. This property translates to V_{BC} being smaller than V_{BE} by 0.1 V to 0.3 V.

Therefore we can state:

$$V_{CE\text{sat}} \simeq 0.1 \text{ V to } 0.3 \text{ V.}$$

Typically we assume a transistor at the edge of saturation has $V_{CE\text{sat}} = 0.3 \text{ V}$, whereas a transistor deep in saturation has $V_{CE\text{sat}} = 0.2 \text{ V}$.

6.2.5 The pnp Transistor

The *pnp* transistor operates in a similar manner to that of the *nnp* device described previously where Figure 6.10 shows a *pnp* transistor biased to operate in the active mode.

Here the voltage V_{EB} causes the p -type emitter to be higher in potential than the n -type base, therefore **forward biasing** the emitter-base junction. The collector-base junction is **reverse biased** by the voltage V_{BC} , which keeps the p -type collector lower in potential than the p -type base.

Unlike the nnp transistor, however, current in the $pnnp$ device is mainly conducted by holes injected from the emitter into the base as a result of the forward-bias voltage V_{EB} . Since the component of emitter current contributed by electrons injected from base to emitter is kept small by using a lightly doped base, most of the emitter current will be due to holes. The electrons injected from base to emitter give rise to the first component of base current, i_{B1} . Also, a number of the holes injected into the base will recombine with the majority carriers in the base (electrons) and will thus be lost. The disappearing base electrons will have to be replaced from the external circuit, giving rise to the second component of base current, i_{B2} . The holes that succeed in reaching the boundary of the depletion region of the collector-base junction will be attracted by the negative voltage on the collector. Thus these holes will be swept across the depletion region into the collector and appear as collector current.

It can easily be seen from the above description that the i - v relationship of the $pnnp$ transistor will be identical to that of the nnp transistor except that v_{BE} has to be replaced by v_{EB} .

Also, the large-signal, active-mode operation of the $pnnp$ transistor can be modeled by any of four equivalent circuits similar to those for the nnp transistor in Fig. 6.5. Two of these four circuits are shown in Fig. 6.11.

Finally, we note that the $pnnp$ transistor can operate in the saturation mode in a manner analogous to that described for the nnp device.

Figure 6.11 Two large-signal models for the $pnnp$ transistor operating in the active mode.

Information: The Invention of BJT

The first working transistor was demonstrated at the Bell Labs in late 1947 by John Bardeen and Walter Brattain, who were part of a team led by *William Shockley*. Made of germanium, the device became known as a point-contact transistor and operated on the field-effect principle. Within a few weeks, however, Shockley wrote a complete description of the bipolar junction transistor (BJT) and filed for a U.S. patent with the title "Circuit Element Utilizing Semiconductor Material." BJTs dominated the electronics world from the early 1950s to the mid-1970s, when MOSFETs took over the leading position. In 1956, Shockley, Bardeen, and Brattain shared the Nobel Prize in Physics for the discovery of the transistor effect.



Figure 6.3
A replica of the first transistor made from germanium [5].




Figure 6.4

X

6.3 The i-v Characteristics

6.3.1 Symbols and Conventions

The physical structure used up to now explain transistor operation is rather cumbersome for use in drawing the schematic of a multitransistor circuit. Fortunately, a very descriptive and convenient circuit symbol exists for the BJT. Figure 6.12(a) shows the symbol for the **npn** transistor; the **pnp** symbol is given in Fig. 6.12(b). In both symbols the emitter is distinguished by an arrowhead. This distinction is important because, as we have seen in the last section, practical BJTs are not symmetric devices.

The polarity of the device—**npn** or **pnp**—is indicated by the **direction of the arrowhead on the emitter**. This arrowhead points in the direction of normal current flow in the emitter, which is also the forward direction of the base-emitter junction. Since we have adopted a drawing convention by which currents flow from top to bottom, we will always draw pnp transistors in the manner shown in Fig. 6.12(b) (i.e., with their emitters on top). Figure 6.13 shows **npn** and **pnp** transistors connected to dc sources so as to operate in the active mode. Figure 6.13 also indicates the reference and actual directions of current flow throughout the transistor. Our convention will be to take the reference direction to coincide

with the normal direction of current flow. Hence, normally, we should not encounter a negative value for i_E , i_B , or i_C . The convenience of the circuit-drawing convention that we have adopted should be obvious from Fig. 6.13. Note that currents flow from top to bottom and that voltages are higher at the top and lower at the bottom. The arrowhead on the emitter also implies the polarity of the emitter-base voltage that should be applied in order to forward bias the emitter-base junction. Just a glance at the circuit symbol of the pnp transistor, for example, indicates that we should make the emitter higher in voltage than the base (by v_{EB}) in order to cause current to flow into the emitter (downward). Note that the symbol v_{EB} means the voltage by which the emitter (E) is higher than the base (B). Thus for a pnp transistor operating in the active mode v_{EB} is positive, while in an npn transistor v_{BE} is positive. From the discussion of Section 6.1 it follows that an npn transistor whose EBJ is forward biased (usually, $V_{BE} = 0.7$ V) will operate in the active mode as long as the collector voltage does not fall below that of the base by more than approximately 0.4 V. Otherwise,

the transistor leaves the active mode and enters the saturation region of operation.⁵ In a parallel manner, the pnp transistor will operate in the active mode if the EBJ is forward biased (usually, $V_{EB} = 0.7$ V) and the collector voltage is not allowed to rise above that of the base by more than 0.4 V or so. Otherwise, the CBJ becomes forward biased, and the pnp transistor enters the saturation region of operation.

Information: Collector Base Reverse Current

In our study of current flow in transistors we ignored the small reverse currents carried by thermally generated minority carriers. While such currents can be safely neglected in modern transistors, the reverse current across the collector-base junction deserves some mention. This current, denoted as I_{CBO} , is the reverse current flowing from collector to base with the emitter open-circuited.¹¹ This current is usually in the nA range, a value that is many times higher than its theoretically predicted value. As with the diode reverse current, I_{CBO} contains a substantial leakage component, and its value is dependent on V_{CB} . I_{CBO} depends strongly on temperature, approximately doubling for every 10°C rise. The temperature coefficient of I_{CBO} is different from that of I_s because I_{CBO} contains a substantial leakage component.

¹¹This is why we use the subscript O.

6.3.2 Graphical Representation of Transistor Characteristics

It is sometimes useful to describe the transistor i - v characteristics graphically. Figure 6.16 shows the i_C - v_{BE} characteristic, which is the exponential relationship $i_C = I_s e^{v_{BE}/V_T}$ which is identical to the diode i - v relationship. The i_E - v_{BE} and i_B - v_{BE} characteristics are also exponential but with different scale currents: I_s/α for i_E , and I_s/β for i_B . Since the constant of the exponential characteristic, $1/V_T$, is quite high ($\simeq 40$), the curve rises very sharply. For v_{BE} smaller than about 0.5 V, the current is negligibly small. Also, over most of the normal current range v_{BE} lies in the range of 0.6 V to 0.8 V. In performing rapid first-order dc calculations, we normally will assume that $V_{BE} \simeq 0.7$ V, which is similar to the approach used in the analysis of diode circuits (Chapter 4). For a pnp transistor, the i_C - v_{EB} characteristic will look identical to that of Fig. 6.16 with v_{BE} replaced with v_{EB} .

Figure 6.16 The i_C - v_{BE} characteristic for an npn **Figure 6.17** Effect of temperature on the i_C - v_{BE}

As in silicon diodes, the voltage across the emitter-base junction decreases by about 2 mV for each rise of 1°C in temperature, provided the junction is operating at a constant current. Figure 6.17 illustrates this temperature dependence by depicting i_C - v_{BE} curves for an npn transistor at three different temperatures.

6.3.3 Dependence of i_C on the Collector Voltage - The early Effect

When operated in the active region, practical BJTs show some dependence of the collector current on the collector voltage, with the result that, unlike the graph shown in Fig. 6.8, their i_C - v_{CB}

characteristics are not perfectly horizontal straight lines. To see this dependence more

Figure 6.18 (a) Conceptual circuit for measuring the $i_c - v_{CE}$ characteristics of the BJT. (b) The $i_c - v_{CE}$

clearly, consider the conceptual circuit shown in Fig. 6.18(a). The transistor is connected in the common-emitter configuration; that is, here the emitter serves as a common terminal between the input and output ports. The voltage V_{BE} can be set to any desired value by adjusting the dc source connected between base and emitter. At each value of V_{BE} , the corresponding $i_c - v_{CE}$ characteristic curve can be measured point by point by varying the dc source connected between collector and emitter and measuring the corresponding collector current. The result is the family of $i_c - v_{CE}$ characteristic curves shown in Fig. 6.18(b) and known as common-emitter characteristics.

At low values of v_{CE} (lower than about 0.3 V), as the collector voltage goes below that of the base by more than 0.4 V, the collector-base junction becomes forward biased and the transistor leaves the active mode and enters the saturation mode. Shortly, we shall look at the details of the $i_c - v_{CE}$ curves in the saturation region. At this time, however, we wish to examine the characteristic curves in the active region in detail. We observe that the characteristic curves, though still straight lines, have finite slope. In fact, when extrapolated, the characteristic lines meet at a point on the negative v_{CE} axis, at $v_{CE} = -V_A$. The voltage V_A , a positive number, is a parameter for the particular BJT, with typical values in the range of 10 V to 100 V. As noted earlier, it is called the **Early voltage**, after J. M. Early, the engineering scientist who first studied this phenomenon.

At a given value of v_{BE} , increasing v_{CE} increases the reverse-bias voltage on the collector-base junction, and thus increases the width of the depletion region of this junction (refer to Fig. 6.4). This in turn results in a decrease in the **effective base width** W . Recalling that I_s is inversely proportional to W (Eq. 6.13), we see that I_s will increase and that i_c increases proportionally. This is the Early effect. For obvious reasons, it is also known as the base-width modulation effect. Recall that the MOSFET's counterpart is the channel-length modulation effect. These two effects are remarkably similar and have been assigned the same name, Early effect.

The linear dependence of i_c on v_{CE} can be explicitly accounted for by assuming that I_s remains constant and including the factor $(1 + v_{CE}/V_A)$ in the equation for i_c as follows:

$$i_c = I_s e^{v_{BE}/V_T} \left(1 + \frac{v_{CE}}{V_A} \right) \quad (6.16)$$

The nonzero slope of the $i_c - v_{CE}$ straight lines indicates that the **output resistance** looking into the collector is not infinite. Rather, it is finite and defined by

$$r_o \equiv \left| \frac{\partial i_c}{\partial v_{CE}} \right|_{v_{BE}=\text{constant}}^{-1} \quad (6.17)$$

Using Eq. (6.18) we can show that

$$r_o = \frac{V_A + V_{CE}}{I_C} \quad (6.18)$$

where I_C and V_{CE} are the coordinates of the point at which the BJT is operating on the particular $i_c - v_{CE}$ curve (i.e., the curve obtained for v_{BE} equal to constant value V_{BE} at which Eq. (6.19) is

evaluated). Alternatively, we can write

$$r_o = \frac{V_A}{I'_C} \quad (6.19)$$

where I'_C is the value of the collector current with the Early effect neglected; that is,

$$I'_C = I_S e^{V_{BE}/V_T} \quad (6.20)$$

It is rarely necessary to include the dependence of i_C on v_{CE} in dc bias design and analysis that is performed by hand. Such an effect, however, can be easily included in the SPICE simulation of circuit operation, which is frequently used to "fine-tune" pencil-and-paper analysis or design. The finite output resistance r_o can have a significant effect on the gain of transistor amplifiers. This is particularly the case in integrated-circuit amplifiers, as will be shown in Chapter 8. Fortunately, there are many situations in which r_a can be included relatively easily in pencil-and-paper analysis. The output resistance r_o can be included in the circuit model of the transistor. This is illustrated in Fig. 6.19, where we show the two large-signal circuit models of a

Figure 6.19 Large-signal, equivalent-circuit models of an npn BJT operating in the active mode in the common-emitter configuration with the output resistance r_a included.

common-emitter npn transistor operating in the active mode, those in Fig 6.5(c) and (d), with the resistance r_e connected between the collector and the emitter terminals.

6.3.4 An Alternative Form of the Common-Emitter Characteristics

An alternative way of expressing the transistor common-emitter characteristics is illustrated in Fig. 6.20. Here the base current i_B rather than the base-emitter voltage v_{BE} is used as a parameter. That is, each $i_C - v_{CE}$ curve is measured with the base fed with a constant current I_B . The resulting characteristics, shown in Fig. 6.20(b), look similar to those in Fig. 6.18. Figure 6.20(c) shows an expanded view of the characteristics in the saturation region.

The Common-Emitter Current Gain β In the active region of the characteristics shown in Fig. 6.20(b) we have identified a particular point Q. Note that this operating point for the transistor is characterized by a base current I_B , a collector current I_C , and a collector-emitter voltage V_{CE} . The ratio I_C/I_B is the transistor β . However, there is another way to measure β : change the base current by an increment Δi_B and measure the resulting increment Δi_C , while keeping V_{CE} constant. This is illustrated in Fig. 6.20(b). The ratio $\Delta i_C/\Delta i_B$ should, according to our study thus far, yield an identical value for β . It turns out, however, that the latter value of β (called **incremental**, or ac, β) is a little different from the dc β (i.e., I_C/I_B). Such a distinction, however, is too subtle for our needs in this book. We shall use β to denote both dc and incremental values.

The Saturation Voltage V_{CEsat} and Saturation Resistance R_{CEsat} Refer next to the expanded view of the common-emitter characteristics in the saturation region shown in Fig. 6.20(c). The

"bunching together" of the curves in the saturation region implies that the incremental β is lower there than in the active region. A possible operating point in the saturation region is that labeled X. It is characterized by a base current I_B , a collector current $I_{C\text{sat}}$, and a collector-emitter voltage $V_{CE\text{sat}}$. From our previous discussion of saturation, recall that $I_{C\text{sat}} = \beta_{\text{forced}} I_B$, where $\beta_{\text{forced}} < \beta$. Manufacturers of bipolar transistors use h_{FE} to denote the dc value of β and h_{fe} to denote the incremental β . These symbols come from the h-parameter description of two-port networks (see Appendix C), with the subscript $F(f)$ denoting forward and $E(e)$ denoting common emitter.

Figure 6.20 Common-emitter characteristics. (a) Basic CE circuit; note that in (b) the horizontal scale is expanded around the origin to show the saturation region in some detail. A much greater expansion of the saturation region is shown in (c). The i_C - v_{CE} curves in saturation are rather steep, indicating that the saturated transistor exhibits a low collector-to-emitter resistance $R_{CE\text{sat}}$,

$$R_{CE\text{sat}} \equiv \left. \frac{\partial v_{CE}}{\partial i_C} \right|_{\substack{i_B = I_B \\ i_C = I_{C\text{sat}}}} \quad (6.21)$$

Typically, $R_{CE\text{sat}}$ ranges from a few ohms to a few tens of ohms.

Figure 6.21 A simplified equivalent-circuit model of the saturated transistor. That the collector-to-emitter resistance of a saturated BJT is small should have been anticipated from the fact that between C and E we now have two forward-conducting diodes in series (see also Fig. 6.9). A simple model for the saturated BJT is shown in Fig. 6.21. Here V_{BE} is assumed constant (approximately 0.7 V) and V_{CE} also is assumed constant, $V_{CE\text{sat}} \simeq 0.2$ V. That is, we have neglected the small saturation resistance $R_{CE\text{sat}}$ for the sake of making the model simple for hand calculations.

Exercise 6.1 Determining Base Voltage

For the circuit below, we need to determine the value of the voltage V_{BB} that results in the transistor operating:




Figure 6.5: Circuit diagram for the question "Determining Base Voltage".

- in the active mode with $V_{CE} = 5$ V
- at the edge of saturation
- deep in saturation with $\beta_{\text{forced}} = 10$

To keep things simple, assume that V_{BE} remains constant at 0.7 V. The transistor β is specified to be 50.

SOLUTION

The solution is as follows:

- To operate in the active mode with $V_{CE} = 5$ V,

$$I_C = \frac{V_{CC} - V_{CE}}{R_C} = \frac{10 - 5}{1 \text{ k}\Omega} = 5 \text{ mA}$$

$$I_B = \frac{I_C}{\beta} = \frac{5}{50} = 0.1 \text{ mA}$$

Now the required value of V_{BB} can be found as follows:

$$V_{BB} = I_B R_B + V_{BE} = 0.1 \times 10 + 0.7 = 1.7 \text{ V}$$

- Operation at the edge of saturation is obtained with $V_{CE} = 0.3$ V. Thus

$$I_C = \frac{10 - 0.3}{1} = 9.7 \text{ mA}$$

Since, at the edge of saturation, I_C and I_B are still related by β ,

$$I_B = \frac{9.7}{50} = 0.194 \text{ mA}$$

The required value of V_{BB} can be determined as

$$V_{BB} = 0.194 \times 10 + 0.7 = 2.64 \text{ V}$$

c. To operate deep in saturation,

$$V_{CF} = V_{CFsat} \simeq 0.2 \text{ V}$$

Thus,

$$I_C = \frac{10 - 0.2}{1} = 9.8 \text{ mA}$$

We then use the value of forced β to determine the required value of I_B as

$$I_B = \frac{I_C}{\beta_{\text{forced}}} = \frac{9.8}{10} = 0.98 \text{ mA}$$

and the required V_{BB} can now be found as

$$V_{BB} = 0.98 \times 10 + 0.7 = 10.5 \text{ V}$$

Please observe that once the transistor is in saturation, increasing V_{BB} and thus I_B results in negligible change in I_C since V_{CEsat} will change only slightly. Thus I_C is said to **saturate**, which is the origin of the name "saturation mode of operation".

6.4 BJT Circuits at DC

Like we did with the MOSFET in the previous chapter, we are now ready to consider the analysis of BJT circuits to which only dc voltages are applied. In the following examples we will use the simple model in which $|V_{BE}|$ of a conducting transistor is 0.7 V and $|V_{CE}|$ of a saturated transistor is 0.2 V, and we will neglect the Early effect.

Better models can, of course, be used to obtain more accurate results. This, however, is usually achieved at the expense of speed of analysis; more importantly, the attendant complexity could impede the circuit designer's ability to gain insight regarding circuit behavior.

Accurate results using elaborate models can be obtained using circuit simulation with SPICE which is almost always done in the final stages of a design and certainly before circuit fabrication.¹² As we will see, in analyzing a circuit the first question that one must answer is:

In which mode is the transistor operating?

In some cases, the answer will be obvious. For instance, a quick check of the terminal voltages will indicate whether the transistor is cut off or conducting. If it is conducting, we have to determine whether it is operating in the active mode or in saturation. In some cases, however, this may not be obvious. Needless to say, as the reader gains practice and experience in transistor circuit analysis and design, the answer will be apparent in a much larger proportion of problems. The answer, however, can always be determined by utilizing the following procedure. Assume that the transistor is operating in the active mode and, using the active-mode model in Table 6.3, proceed to determine the various voltages and currents that correspond. Then check for consistency of the results with the assumption of active-mode operation; that is, is V_{CE} of an npn transistor greater than -0.4 V (or V_{CE} of a pnp transistor lower than 0.4 V)? If the answer is yes, then our task is complete. If the answer is no, assume saturation-mode operation and, using the saturation-mode model in Table 6.3, proceed to determine currents and voltages

Table 6.3 Simplified Models for the Operation of the BJT in DC Circuits

and then check for consistency of the results with the assumption of saturation-mode operation. Here the test is usually to compute the ratio I_C/I_B and to verify that it is lower than the transistor β (i.e., $\beta_{\text{forced}} < \beta$). Since β for a given transistor type varies over a wide range,¹² one must use the lowest specified β for this test. Finally, note that the order of these two assumptions can be reversed.

A Note on Units — Except when otherwise specified, in this LectureBook we use a consistent set of units, namely, volts (V), milliamps (mA), and kilohms ($k\Omega$).

¹²Computer simulation, however, is **NOT** a substitute for quick pencil-and-paper circuit analysis, an essential ability that aspiring circuit designers must master.

6.5 Transistor Breakdown and Temperature Effects

We will finish this chapter with a brief discussion of two (2) important non-ideal effects in the BJT:

voltage breakdown, and the dependence of β on I_C and temperature.

6.5.1 Transistor Breakdown

The maximum voltages which can be applied to a BJT are limited by the EBJ and CBJ breakdown effects that follow the **avalanche multiplication mechanism** described in the **Semiconductors** chapter.

Consider first the common-base configuration (Fig. 6.32(a)). The $i_C - v_{CB}$ characteristics in Fig. 6.32(b) indicate that for $i_E = 0$ (i.e., with the emitter open-circuited) the collector-base junction breaks down at a voltage denoted by BV_{CBO} . For $i_E > 0$, breakdown occurs at voltages smaller than BV_{CBO} . Typically, for discrete BJTs, BV_{CBO} is greater than 50 V.

Figure 6.32 The BJT common-base characteristics including the transistor breakdown region.

Figure 6.33 The BJT common-emitter characteristics including the breakdown region.

Next consider the common-emitter characteristics of Fig. 6.33, which show breakdown occurring at a voltage BV_{CEO} . Here, although breakdown is still of the avalanche type, the effects on the characteristics are more complex than in the common-base configuration. We will not explain these in detail; it is sufficient to point out that typically BV_{CEO} is about half BV_{CBO} . On transistor data sheets, BV_{CEO} is sometimes referred to as the sustaining voltage LV_{CEO} .

Breakdown of the CBJ in either the common-base or common-emitter configuration is **NOT** destructive as long as the power dissipation in the device is kept within safe limits.¹³ This, however, is **NOT** the case with the breakdown of the emitter-base junction. The EBJ breaks down in an avalanche manner at a voltage BV_{EBO} much smaller than BV_{CBO} . Typically, BV_{EBO} is in the range of 6 V to 8 V, and the **breakdown is destructive** in the sense that the β of the transistor is **permanently reduced**.

¹³This is similar to operating the diode in the breakdown region. As long as heat-dissipation is handled correctly, the device can safely be used.

This does not prevent use of the EBJ as a zener diode to generate reference voltages in IC design. In such applications one is not concerned with the β -degradation effect.

Information: Dependence of β on I_C and Temperature

Throughout this chapter we've assumed the transistor common-emitter DC current gain, β or h_{FE} , is constant for a given transistor. In reality however, β depends on the DC current at which the transistor is operating, and there is a current range over which β is highest. Normally, one arranges

to operate the transistor at a current within this range.

The fact that β increases with temperature can lead to serious problems in transistors that operate at large power levels

Chapter Bibliography

1. Riordan, M., Hoddeson, L. & Herring, C. *The invention of the transistor* in *More Things in Heaven and Earth: A Celebration of Physics at the Millennium* 563–578 (Springer, 1999).
2. Shockley, W. The path to the conception of the junction transistor. *IEEE Transactions on Electron Devices* **31**, 1523–1546 (2005).
3. Cmglee. 2011.
4. Voinigescu, S. *High-frequency integrated circuits* (Cambridge University Press, 2013).
5. Anthony, S. *The genesis of the transistor, the single greatest discovery in the last 100 years* 2014.

Index

bandgap energy, 70

closed-loop gain, 40

common-mode rejection, 32

diffusion current, 75

donor, 72

doping, 72

Op-Amp

- closed-loop gain, 41

- closed-loop-gain, 41

- degenerative feedback, 41

- differential gain, 33

- negative feedback, 35

- non-inverting amplifier, 41

- open-loop gain, 41

- positive feedback, 35

- virtual short circuit, 36, 40

- voltage follower, 42

open-loop gain, 33

recombination, 70, 71

single-time-constant, 60

thermal generation, 70–72

unity-gain-bandwidth, 60

List of Symbols

I_S	Saturation (Diode) or Drift (Semiconductor) Current	A
T	Temperature	K
V_T	Thermal Voltage	V
k_B	The <i>Boltzmann's</i> constant	$1,38 \times 10^{-23} \text{ J} \cdot \text{K}^{-1}$
q	Magnitude of an electric charge	$1,602 \times 10^{-19} \text{ C}$

Acronyms

		A
AC	An electric current that periodically reverses direction and changes its magnitude continuously with time, in contrast to direct current (DC), which flows only in one direction.	
		B
BJT	Bipolar Junction Transistor	
BJT	Very Large System Integration	
		C
CMOS	Complimentary MOS	
		D
DC	One-directional flow of electric charge. Direct current may flow through a conductor such as a wire, but can also flow through semiconductors, insulators, or even through a vacuum as in electron or ion beams. The electric current flows in a constant direction, distinguishing it from alternating current (AC). A term formerly used for this type of current was galvanic current.	
		I
IC	A small electronic device combining numerous interconnected components, like transistors, resistors, and capacitors, onto a single semiconductor chip, usually silicon	
		L
LED	Light-Emitting Diode	
		M
MOS-FET	Metal-Oxide Semiconductor Field-Effect Transistor	

