

## Basics of Bus Switches

### **Outline:**

This document describes the series and operation of the bus switches and the associated functions (level shift and tolerance).

It also describes the lineup of the Toshiba's bus switch series and its applications, examples of signal switching, on/off level shift, and calculation methods for rise and fall time.

### Table of Contents

Outline: .....	1
Table of Contents .....	2
1. Overview of bus switches .....	4
1.1. Where bus switches are used.....	4
1.2. What is a bus switch? .....	5
1.3. Differences between bus switches and standard logic ICs in terms of how they supply current to a load ....	6
2. Types of bus switches and their operations .....	7
2.1. Basic operation of the MOSFET.....	7
2.2. Nch MOSFET bus switches .....	8
2.3. Parallel Nch/Pch MOSFET bus switches.....	9
2.4. Bus switches using a charge pump .....	10
3. Additional functions available with bus switches .....	11
3.1. Level-shifting function.....	11
3.2. Input- and output-tolerant functions.....	13
4. Bus switch lineup.....	14
4.1. General-purpose bus switches.....	15
4.2. High-bandwidth bus switches.....	16
5. Examples of bus switch applications.....	17
5.1. Switching the signal connection from one path to another .....	17
5.2. Turning on/off the connection to a signal line (for load reduction and IC protection).....	17
5.3. Signal level shifting.....	18
6. Calculating output rise and fall times ( $t_r$ and $t_f$ ) .....	19
<b>RESTRICTIONS ON PRODUCT USE .....</b>	<b>21</b>

#### List of Figures

Figure 1.1	Application of a bus switch .....	4
Figure 1.2	Mechanical switch vs. bus switch.....	5
Figure 1.3	Signal on-off and changeover switches.....	5
Figure 1.4	Configurations of a bus switch and a standard logic IC.....	6
Figure 1.5	Comparison of the circuits and waveforms of a bus switch and a standard logic IC (bidirectional bus buffer).....	6
Figure 2.1	Cross-sectional view of the n-channel MOSFET .....	7
Figure 2.2	Block diagram and characteristics curve of an Nch MOSFET bus switch .....	8
Figure 2.3	Block diagram and characteristics curve of a parallel Nch/Pch MOSFET bus switch .....	9
Figure 2.4	Block diagram and characteristics curve of a bus switch using a charge pump .....	10
Figure 3.1	Equivalent circuit of a dual-supply bus switch and its input and output waveforms .....	11
Figure 3.2	Equivalent circuit of a standard logic buffer and its input and output waveforms .....	12
Figure 3.3	Bus switches with and without tolerant functions .....	13
Figure 4.1	Frequency response characteristics of different categories of high-bandwidth bus switches .....	16
Figure 4.2	Eye pattern evaluation .....	16
Figure 5.1	Example of a basic circuit that turns on/off the connection to a signal line.....	17
Figure 5.2	Example of a basic circuit with a level-shifting bus switch.....	18
Figure 6.1	Equivalent circuit for the calculation of output rise and fall times and output waveform.....	19

#### List of Tables

Table 1.1	Contact terminology.....	5
Table 1.2	Comparison of a bus switch and a standard logic IC (bidirectional bus buffer) .....	6
Table 2.1	Types of bus switches.....	7
Table 3.1	Characteristics related to the tolerant functions .....	13
Table 4.1	Categories of bus switches.....	14
Table 4.2	Lineup of general-purpose bus switches .....	15
Table 4.3	Lineup of high-bandwidth bus switches .....	16

## 1. Overview of bus switches

This section briefly describes bus switches, including where they are used and what types of bus switches are available.

### 1.1. Where bus switches are used

There are various types of switches for electronic circuit applications. Load switches are used along power supply lines whereas analog switches and bus switches are used along signal lines. Analog switches are specifically optimized for the switching of analog signals whereas bus switches are designed for digital signals. As the speed of digital signals increases, each semiconductor device manufacturer is expanding its lineup of high-speed bus switches.

Figure 1.1 shows an application of a bus switch. There are signal lines that interconnect between the CPU and the following IC. A bus switch is used along these signal lines.

Since bus switches are not designed to pass large current, they cannot be used along power supply lines. For power supply lines, use load switches (MOSFETs or load switch ICs) that match your application requirements.





Figure 1.1 Application of a bus switch

### 1.2. What is a bus switch?


As described above, bus switches are used along signal lines. They are optimized for the switching of digital signals. A bus switch is composed of MOSFETs that make and break electrical connections just like a mechanical switch (Figure 1.2). A bus switch can be used for both unidirectional and bidirectional signals.

Whereas mechanical switches simply pass a signal from input to output, some bus switches provide level shifting, i.e., a function to step up or down the input voltage to obtain a desired output voltage.



**Figure 1.2 Mechanical switch vs. bus switch**

As is the case with mechanical switches, several types of bus switches are available, including simple signal on-off switches and changeover switches, as shown in Figure 1.3.



**Figure 1.3 Signal on-off and changeover switches**

There are terms for these types of bus switches as shown in Figure 1.3.

Since abbreviations are generally used to indicate the types of bus switches, you should remember these abbreviations, what they stand for, and how each type of bus switch functions (Table 1.1).

**Table 1.1 Contact terminology**

Abbreviation	Expansion of Abbreviation	Symbol
SPST	Single-Pole Single-Throw	
SPDT	Single-Pole Double-Throw	
SP4T	Single-Pole quadruple-Throw	

### 1.3. Differences between bus switches and standard logic ICs in terms of how they supply current to a load

In the case of a bus switch, current travels between the drain and the source of a MOSFET. Therefore, its load is supplied with current from an input signal source.

In contrast, a standard logic IC is composed of a collection of the minimum building blocks shown in Figure 1.4. In a standard logic IC, n- and p-channel MOSFETs are connected in series. When an input signal is applied to their gate, each MOSFET turns on or off. This causes the on-state MOSFET to supply current to the load.

As an example, the following paragraphs refer to a bidirectional standard logic buffer in order to describe how the characteristics and functions of the bus switch differ from those of the standard logic IC.

Bus switches, which use a MOSFET to pass a signal from input to output, cause little signal delay, making it possible to transfer a signal bidirectionally at high speed. Buffers cause a longer signal delay than bus switches. However, since buffers have a higher drive capability, their input signal sources are not affected even when a heavy load is connected to the output.

Table 1.2 and Figure 1.5 compare a bus switch and a standard logic IC (bidirectional bus buffer).

Bus switches and bidirectional bus buffers have distinct characteristics. Choose whichever best suit your requirements.




Figure 1.4 Configurations of a bus switch and a standard logic IC

Table 1.2 Comparison of a bus switch and a standard logic IC (bidirectional bus buffer)

	Bus switch (TC7MBL3245C)	Standard logic IC (TC74VHC245)
Propagation delay time	$\leq 1$ ns	A few nanoseconds
Signal amplification	N/A	$\pm 4$ mA typical (at $V_{CC}=3$ V)
Signal direction control via the DIR pin	Not required	Required




Figure 1.5 Comparison of the circuits and waveforms of a bus switch and a standard logic IC (bidirectional bus buffer)

## 2. Types of bus switches and their operations

There are three types of bus switches as shown in Table 2.1: n-channel MOSFET (Nch MOSFET) bus switches, bus switches that consist of parallel n- and p-channel MOSFETs, and bus switches using a charge pump. These bus switches differ in terms of the configuration of an internal switch and require a different power supply circuit.

The following subsections describe the basic operation of the MOSFET as well as the characteristics and operations of each type of bus switch.


**Table 2.1 Types of bus switches**

Type	Level-Shifting Function	Full-Swing Switching (Input and output voltages)	High-Speed Switching
Nch MOSFET bus switches	✓	-	-
Parallel Nch/Pch MOSFET bus switches	-	✓	-
Bus switches using a charge pump	-	✓	✓

### 2.1. Basic operation of the MOSFET

The “back gate” of the n-channel MOSFET used as a switch is connected to GND as shown in Figure 2.1. When voltage is applied across the gate and the back gate, the p region in the vicinity of the insulating oxide layer is converted into an n-type channel.

The n-type channel stretches from drain to source, allowing bidirectional signal conduction.



**Figure 2.1 Cross-sectional view of the n-channel MOSFET**

#### 2.2. Nch MOSFET bus switches

In the case of an Nch MOSFET bus switch, supply voltage ( $V_{CC}$ ) is applied to the gate of the MOSFET in the “on” state. Therefore, the input signal voltage is applied to either the drain or the source.

When the signal voltage changes, the on-resistance of the bus switch changes as follows (Figure 2.2):

- When the signal voltage is decreased:
  - The gate-drain voltage ( $V_{GD}$ ) and gate-source voltage ( $V_{GS}$ ) of the MOSFET increase.
  - The electric charge in the channel increases, causing its on-resistance to decrease.
- When the signal voltage is increased:
  - The gate-drain voltage ( $V_{GD}$ ) and gate-source voltage ( $V_{GS}$ ) of the MOSFET decrease.
  - The electric charge in the channel decreases, causing its on-resistance to increase.

When a difference between the supply voltage and the input signal voltage is lower than a given value (typically the threshold voltage,  $V_{th}$ ), a channel is not formed in the MOSFET. Therefore, there is no electrical conduction between the drain and the source.

In such a state, the upper limit of the input signal voltage is equal to the supply voltage ( $V_{CC}$ ) minus the given value (typically the threshold voltage,  $V_{th}$ ).

However, a pull-up resistor is added to the input and/or output switch pins to pull the signal voltage to the supply voltage in each domain. For how to do this, see Section 3.1 or 5.3.

A level-shifting function is available with some of the Nch MOSFET bus switches. See Section 3 for level shifting.




Figure 2.2 Block diagram and characteristics curve of an Nch MOSFET bus switch



### 2.3. Parallel Nch/Pch MOSFET bus switches

The on-resistance of an n-channel MOSFET increases considerably as the input signal voltage approaches the gate voltage. Therefore, the output signal voltage is restricted between 0 V and (gate voltage – threshold voltage).

In contrast, parallel Nch/Pch MOSFET bus switches are designed to provide an output voltage between  $V_{CC}$  and GND.

In these bus switches, an n-channel MOSFET and a p-channel MOSFET are connected in parallel as shown in Figure 2.3. In this configuration, the switch section exhibits a fairly flat on-resistance curve across the entire input voltage range from 0 V to  $V_{CC}$  because the on-resistance curves of the n- and p-channel MOSFETs are combined.

As a result, parallel Nch/Pch MOSFET bus switches provide an output with a full swing from 0 V to  $V_{CC}$ .

Parallel Nch/Pch MOSFET bus switches can also be used for analog applications since they have the same configuration as analog switches. In this case, however, they should be fully evaluated since they are optimized for digital applications.




Figure 2.3 Block diagram and characteristics curve of a parallel Nch/Pch MOSFET bus switch

#### 2.4. Bus switches using a charge pump

A bus switch using a charge pump employs an n-channel MOSFET. As is the case with parallel Nch/Pch MOSFET bus switches, bus switches using a charge pump provide an output with a full swing from 0 V to  $V_{CC}$ .

This type of bus switch uses a charge pump\* to raise the supply voltage to maintain the gate voltage of the n-channel MOSFET and thereby keep its on-resistance low over the entire input voltage range. As a result, the bus switch exhibits an almost flat on-resistance-vs-input voltage curve.

This makes it possible for the input and output voltages to swing from 0 V to  $V_{CC}$ .

In addition, since a bus switch using a charge pump contains only one MOSFET, the parasitic capacitance of the switch section is lower than that of the parallel Nch/Pch MOSFET bus switch.

For the above reasons, bus switches using a charge pump are suitable for the conduction of a high-speed signal. However, a drawback is that bus switches using a charge pump consume more power than the other types of bus switches because of the charge pump.

\* A charge pump is a circuit composed of multiple capacitors and switching devices to raise voltage.




Figure 2.4 Block diagram and characteristics curve of a bus switch using a charge pump


### 3. Additional functions available with bus switches

As described in Section 1, a bus switch is used to pass or block a digital signal.

Some bus switches are available with level-shifting and tolerant functions. (Level-shifting bus switches can pass a signal between two different voltage domains.)

#### 3.1. Level-shifting function

An ability to pass a signal across two different voltage domains is available with bus switches using an n-channel MOSFET. A pull-up resistor is added to the input and/or output switch pins to pull the signal voltage to the supply voltage in each domain. When a bus switch is used to pass a signal bidirectionally, the switch pins can be either an input or an output. In this case, pull-up resistors must be added to both the switch pins, as shown in Figure 3.1. In contrast, when a bus switch is used to pass a signal unidirectionally, it is unnecessary to add a pull-up resistor to the input switch pin.



**Figure 3.1** Equivalent circuit of a dual-supply bus switch and its input and output waveforms

This bus switch allows on/off control via a control input (referenced to  $V_{CCA}$ ).

In cases where a bus switch is controlled to be turned on via the control input, it turns off when the input voltage exceeds the reference voltage, which is determined by  $V_{CCA}$ . Suppose that the reference voltage is  $V_{CCA}$  and that a bus switch passes a signal from pin A to pin B. Then, the bus switch turns off when the input voltage rises to  $V_{CCA}$ , and the output signal is pulled up to  $V_{CCB}$  by a pull-up resistor on the  $V_{CCB}$  side. Likewise, suppose that the bus switch passes a signal from pin B to pin A. Then, the bus switch turns off when the input voltage rises to  $V_{CCA}$ , and the output voltage is maintained by the pull-up resistor on the  $V_{CCA}$  side.

Since a dual-supply bus switch uses pull-up resistors for level shifting, its output rise time is longer than the output fall time. The maximum operating frequency of a bus switch can be calculated based on its rise waveform. Since voltage is determined by the charging and discharging of a capacitor through a resistor, let's use a time constant (that represents a time required for a signal to rise to 63% of the supply voltage) to calculate the maximum operating frequency:

Maximum operating frequency  $\approx 1/(\tau)$ , where  $\tau$  is a time constant:

$$1/(\tau) = 1/(C \times R)$$

For example, suppose that the TC7SPB9306 is used under the following conditions. Then, the time constant  $\tau$  is calculated as  $\tau = (14 \text{ pF} + 30 \text{ pF}) \times 1 \text{ k}\Omega$ . Therefore, the maximum operating frequency of this bus switch is calculated to be roughly 20 MHz. Bus switches should be sufficiently evaluated to ensure that they work properly under the actual operating conditions because their propagation delay times change with the board capacitance and other conditions.


Switch input/output capacitance,  $C_{I/O}$ : 14 pF

Load capacitance,  $C_L$ : 30 pF

Pull-up resistor,  $R_{pu}$ : 1 k $\Omega$

Difference in level shifting available with a bus switch and a standard logic buffer:

As shown in Section 1.3, a standard logic buffer is composed of CMOS devices. A digital signal is applied to a gate to drive internal MOSFETs. Therefore, it has an inherent drive capability and provides a digital output. In addition, the output is delayed relative to the input, as shown in Figure 3.2.



**Figure 3.2** Equivalent circuit of a standard logic buffer and its input and output waveforms


### 3.2. Input- and output-tolerant functions

The control and switch pins of a bus switch provide tolerant functions. The input-tolerant function of the control pin is designed to prevent current from flowing from an input to the power supply when the input voltage is set higher than the supply voltage ( $V_{CC}$ ) or when  $V_{CC} = 0$  V. The input voltage specification is shown in the Operating Ranges table of the technical datasheet.

For example, when the input voltage range is specified as 0 to  $V_{CC}$ , voltage higher than  $V_{CC}$  must not be applied because the bus switch has a clamp diode between the input and  $V_{CC}$  pins (i.e., no input-tolerant function). In contrast, when the input voltage range is specified as 2.0 to 5.5 V, the input pin can accept voltage of up to 5.5 V regardless of the supply voltage ( $V_{CC} \leq 5.5$  V).

The tolerant function of the switch pin is designed to prevent current from flowing from the switch pin to  $V_{CC}$  when  $V_{CC} = 0$  V and during a switch-off operation.

See individual technical datasheets for the availability of tolerant functions.



**Figure 3.3 Bus switches with and without tolerant functions**

**Table 3.1 Characteristics related to the tolerant functions**

Operating conditions

Characteristic	Symbol	Without a tolerant function	With a tolerant function
Supply voltage	$V_{CC}$	2.0 to 5.5 V	2.0 to 5.5 V
Control input voltage	$V_{IN}$	0 to $V_{CC}$	0 to 5.5 V*
Switch I/O voltage	$V_S$	0 to $V_{CC}$	0 to 5.5 V*

\* Up to the maximum operating supply voltage

#### 4. Bus switch lineup

Toshiba provides general-purpose and high-bandwidth bus switches.

Table 4.1 shows the categories of Toshiba's bus switches with different data rates.

**Table 4.1 Categories of bus switches**

Major Category	Sub-category	Data Rate	Bus Standard Example	Product Series Example
General-purpose bus switches	Low voltage	200 Mbps	-	TC7SBL series TC7WBL series TC7MBL series
	5 V			TC7SB series TC7WB series
	Dual-supply level shifting	200 Mbps (Depends on usage environment)	I <sup>2</sup> C	TC7SPB series TC7WPB series TC7QPB series TC7MPB series
High-bandwidth bus switches	USB 2.0	480 Mbps	USB 2.0	TC7USB series
		2.5 Gbps	PCIe Gen. 1.1	
		3 Gbps	SATA 2.0	
		3 Gbps	SAS 1.0	
		3.4 Gbps	HDMI 1.4	
	USB 3.0	5 Gbps	USB 3.0	TC7USB3 series
		5 Gbps	PCIe Gen. 2.0	
		5.4 Gbps	Displayport 1.2	
		6 Gbps	SATA 3.0	
		6 Gbps	SAS 2.0	
	PCIe Gen. 3.0	8 Gbps	PCIe Gen. 3.0	TC7PCI series
		10 Gbps	USB 3.1	

#### 4.1. General-purpose bus switches

Toshiba provides three types of general-purpose bus switches: low-voltage, 5-V, and dual-supply level-shifting bus switches. Table 4.2 summarizes the available switch configurations, supply voltages, types, and tolerant functions.

General-purpose bus switches are suitable for use along signal lines with a data rate lower than 200 Mbps.

**Table 4.2 Lineup of general-purpose bus switches**

Category	Switch Configuration	V <sub>CC</sub> (V)		Type	Product Series	Tolerant Function	
						Control Pin	Switch Pin
Low voltage	SPST	1.65 to 3.6		Parallel n-, p-channel MOSFETs	TC7SBL series TC7WBL series TC7MBL series	✓	✓ * Unavailable with SBL66C
	SPDT				TC7MBL series	✓	✓
	SP4T				TC7MBL series	✓	✓
5 V	SPST	1.65 to 5.5			TC7SB series TC7WB series	✓	-
	SPDT				TC7SB series	✓	-
Dual-supply level shifting	SPST	V <sub>CCA</sub> 1.65 to 5.0	V <sub>CCB</sub> 2.3 to 5.5	n-channel MOSFET	TC7SPB series TC7WPB series TC7QPB series TC7MPB series	✓	✓
	SPDT				TC7MPB series	✓	✓

#### 4.2. High-bandwidth bus switches

High-bandwidth bus switches are used along USB 2.0, USB 3.0, and PCIe 3.0 serial links (with a data rate of 480 Mbps to 10 Gbps).

Toshiba's high-bandwidth bus switches have lower input and output capacitances than general-purpose bus switches, making it possible to handle faster signals.

Table 4.3 summarizes the available switch configurations, supply voltages, types, and tolerant functions.


**Table 4.3 Lineup of high-bandwidth bus switches**

Category	Switch Configuration	V <sub>CC</sub> (V)	Type	Product Series	Tolerant Function	
					Control Pin	Switch Pin
USB 2.0 (480 Mbps)	SPDT	2.3 to 4.3	Parallel n-, p-channel MOSFETs	TC7USB series	✓	✓
USB 3.0 (5 Gbps)	SPDT	1.65 to 1.95	Charge pump	TC7USB series	✓	✓
PCIe 3.0 (8 Gbps)	SPDT	3.0 to 3.6		T7PCI series	✓	-


Technical datasheets for high-bandwidth bus switches show their frequency response characteristics. Figure 4.1 shows the frequency response characteristics of different categories of bus switches.

High-bandwidth bus switches and other devices for high-speed signal links are evaluated using an eye pattern like the one shown in Figure 4.2.

It shows the eye pattern of a PCIe 3.0 switch when USB 3.1 (10-Gbps) signals are applied. An open eye pattern indicates minimal signal distortion.



**Figure 4.1 Frequency response characteristics of different categories of high-bandwidth bus switches**



**Figure 4.2 Eye pattern evaluation**



## 5. Examples of bus switch applications

Bus switches are used to simply turn on/off the connection to a signal line or to switch the connection from one path to another. A level-shifting function is available with some bus switches.

The following subsections show several examples of bus switch applications.

### 5.1. Switching the signal connection from one path to another

An SPDT bus switch is used to select the destination of a CPU output signal from two ICs (IC1 and IC2).

A bus switch can pass a signal bidirectionally. Therefore, the bus switch can also pass the output signals of IC1 and IC2 to the CPU.

The bus switch causes a voltage decay that is equal to its on-resistance multiplied by current. However, the signal voltage hardly decays since little current generally flows in the case of a digital signal.

The output rise and fall delays are affected by the switch I/O capacitance ( $C_{I/O}$ ) and on-resistance ( $R_{ON}$ ) of the bus switch as well as external capacitance and resistance. Typically, bus switches can operate at a frequency higher than several tens of megahertz. See Section 6 for how to calculate the maximum possible operating frequency.

### 5.2. Turning on/off the connection to a signal line (for load reduction and IC protection)

The circuit shown in Figure 5.1 passes an output signal of a CPU to IC1 and IC2.

When there is an operating mode in which it is unnecessary to pass the CPU output signal to IC1, an SPST bus switch is used between the CPU and IC1.

The bus switch makes it possible to pass the CPU output signal to IC1 when necessary and blocks it when unnecessary, reducing the load on the CPU.

In Figure 5.1, the devices that might be placed under partial power-down conditions are highlighted by a red box. Suppose that partial power-down might cause the supply voltage of these devices to become zero.

If this occurs, the bus switch might be destroyed. IC1 might also be destroyed if the CPU output signal flows to IC1, causing current to flow to the power supply via the parasitic diode of IC1.

To protect IC1 from the CPU output signal, use a bus switch with switch pins having a tolerant function. Connect the power supply pin of the bus switch to the same power supply as for IC1. If the power supply for the devices under partial power-down conditions (i.e., the power supply for IC1 and the bus switch) becomes 0 V, the bus switch breaks the connection between the CPU and IC1 because its switch pins have a tolerant function. Consequently, IC1 is protected.





Figure 5.1 Example of a basic circuit that turns on/off the connection to a signal line

### 5.3. Signal level shifting

In Figure 5.2, the CPU and the IC operate at different supply voltages. Therefore, signal level shifting is necessary to enable communication between these two devices.

In this case, you can use a dual-supply level-shifting SPST bus switch between the CPU and the IC. Add pull-up resistors ( $R_{PU}$ ) to pull the input and output of the bus switch to the power supplies for the CPU and the IC, respectively. This enables the two devices in different voltage domains (e.g., 3.3-V and 5.0-V domains) to communicate with each other.

Dual-supply level-shifting bus switches allow  $V_{CCA}$  to be 1.65 to 5.0 V and  $V_{CCB}$  to be 2.3 to 5.5 V. However,  $V_{CCA}$  must be lower than  $V_{CCB}$ . Toshiba's product portfolio contains 1-, 2-, 4-, and 8-bit dual-supply level-shifting bus switches.



**Figure 5.2** Example of a basic circuit with a level-shifting bus switch

### 6. Calculating output rise and fall times ( $t_r$ and $t_f$ )

The output rise and fall times ( $t_{r(out)}$  and  $t_{f(out)}$ ) of a bus switch are affected by the RC time constant, where R is on-resistance ( $R_{ON}$ ) and C is switch I/O capacitance ( $C_{I/O}$ ). In practice, the output rise and fall times are also affected by external capacitance and resistance.

Example of calculating the output rise and fall times:

Let's use the TC7SB66CFU as an example.

The output rise and fall times can be approximated as follows. (See Figure 6.1 for a circuit.)

Approximate equation:

$$t_{r(out)} / t_{f(out)} = -(C_{I/O} + C_L) \times (R_{DRIVE} + R_{ON}) \times \ln \frac{(V_{OH} - V_{OL}) - V_M}{(V_{OH} - V_{OL})}$$

where,  $R_{DRIVE}$  is the output impedance of the preceding IC.

Calculation example:

$$t_{r(out)} / t_{f(out)} = -(10 + 15) \times 10^{-12} \times (120 + 4) \times \ln \frac{((4.5 - 0) - 2.25)}{(4.5 - 0)} \approx 2.1 \text{ ns}$$

Calculation conditions:

$V_{CC} = 4.5 \text{ V}$ ,  $C_L = 15 \text{ pF}$ ,  $R_{DRIVE} = 120 \Omega$  (output impedance of the preceding IC),

$V_M = 2.25 \text{ V}$  ( $= \frac{V_{CC}}{2}$ )

Output voltage of the preceding IC: Digital signal (high-level output voltage =  $V_{CC}$ , low-level output voltage = GND)




Figure 6.1 Equivalent circuit for the calculation of output rise and fall times and output waveform

### 7 Related LINK

■ Product Line Ups (Catlog)

[Click](#)

■ Product Line Ups (Parametric Search)

[Click](#)

■ Stock Check & Purcase



■ FAQ of Logic ICs

[Click](#)

■ Application Note

[Click](#)

## RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**