

Document Number: MCUXSDKAPIRM
Rev 2.15.000
Jan 2024

MCUXpresso SDK API Reference Manual

NXP Semiconductors



Contents

Chapter 1 Introduction

Chapter 2 Trademarks

Chapter 3 Architectural Overview

Chapter 4 Clock Driver

4.1 Overview	7
4.2 Data Structure Documentation	26
4.2.1 struct _cgc_rtd_sys_clk_config	26
4.2.2 struct _cgc_hifi_sys_clk_config	27
4.2.3 struct _cgc_lpav_sys_clk_config	27
4.2.4 struct _cgc_ddr_sys_clk_config	28
4.2.5 struct _cgc_sosc_config	29
4.2.6 struct _cgc_fro_config	29
4.2.7 struct _cgc_lposc_config	30
4.2.8 struct _cgc_pll0_config	30
4.2.9 struct _cgc_rosc_config	31
4.2.10 struct _cgc_pll1_config	31
4.2.11 struct _cgc_pll4_config	32
4.3 Macro Definition Documentation	33
4.3.1 FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL	33
4.3.2 FSL_CLOCK_DRIVER_VERSION	34
4.3.3 PCC_PCS_VAL	34
4.3.4 GPIO_CLOCKS	34
4.3.5 SAI_CLOCKS	34
4.3.6 PCTL_CLOCKS	34
4.3.7 LPI2C_CLOCKS	34
4.3.8 I3C_CLOCKS	35
4.3.9 FLEXIO_CLOCKS	35
4.3.10 FLEXCAN_CLOCKS	35
4.3.11 PDM_CLOCKS	35
4.3.12 LCDIF_CLOCKS	35
4.3.13 MIPI_DSI_HOST_CLOCKS	36
4.3.14 EDMA_CLOCKS	36

Section No.	Title	Page No.
4.3.15	EDMA_CHAN_CLOCKS	36
4.3.16	LPUART_CLOCKS	36
4.3.17	DAC_CLOCKS	36
4.3.18	LPTMR_CLOCKS	37
4.3.19	LPADC_CLOCKS	37
4.3.20	LPSPI_CLOCKS	37
4.3.21	TPM_CLOCKS	37
4.3.22	LPIT_CLOCKS	37
4.3.23	CMP_CLOCKS	38
4.3.24	WDOG_CLOCKS	38
4.3.25	SEMA42_CLOCKS	38
4.3.26	TPIU_CLOCKS	38
4.3.27	FLEXSPI_CLOCKS	38
4.3.28	MRT_CLOCKS	39
4.3.29	BBSNM_CLOCKS	39
4.3.30	PXP_CLOCKS	39
4.3.31	EPDC_CLOCKS	39
4.4	Typedef Documentation	39
4.4.1	clock_name_t	39
4.4.2	clock_ip_name_t	39
4.4.3	cgc_sosc_mode_t	40
4.5	Enumeration Type Documentation	40
4.5.1	_clock_name	40
4.5.2	_clock_ip_src	42
4.5.3	_clock_lptmr_src	46
4.5.4	_clock_ip_name	46
4.5.5	anonymous enum	46
4.5.6	_cgc_sys_clk	46
4.5.7	_cgc_rtd_sys_clk_src	46
4.5.8	_cgc_nic_sys_clk_src	47
4.5.9	_cgc_hifi_sys_clk_src	47
4.5.10	_cgc_lpav_sys_clk_src	47
4.5.11	_cgc_ddr_sys_clk_src	47
4.5.12	_clock_rtd_clkout_src	48
4.5.13	_clock_lpav_clkout_src	48
4.5.14	_cgc_async_clk	48
4.5.15	_cgc_sosc_monitor_mode	49
4.5.16	_cgc_sosc_mode	49
4.5.17	_cgc_sosc_enable_mode	49
4.5.18	_cgc_fro_enable_mode	49
4.5.19	_cgc_lposc_enable_mode	49
4.5.20	_cgc_pll_src	50
4.5.21	_cgc_pll_enable_mode	50

Section No.	Title	Page No.
4.5.22	_cgc_pll_pfd_clkout	50
4.5.23	_cgc_pll0_mult	50
4.5.24	_cgc_rosc_monitor_mode	50
4.5.25	_cgc_pll1_mult	51
4.5.26	_cgc_pll4_mult	51
4.5.27	_cgc_rtd_audclk_src	51
4.5.28	_cgc_ad_audclk_src	51
4.5.29	_cgc_lpav_audclk_src	52
4.6	Function Documentation	52
4.6.1	CLOCK_EnableClock	52
4.6.2	CLOCK_DisableClock	52
4.6.3	CLOCK_IsEnabledByOtherCore	52
4.6.4	CLOCK_SetIpSrc	53
4.6.5	CLOCK_SetIpSrcDiv	53
4.6.6	CLOCK_SetRtdAudClkSrc	53
4.6.7	CLOCK_SetAdAudClkSrc	54
4.6.8	CLOCK_SetLpavAudClkSrc	54
4.6.9	CLOCK_GetFreq	54
4.6.10	CLOCK_GetCm33CorePlatClkFreq	55
4.6.11	CLOCK_GetCm33BusClkFreq	55
4.6.12	CLOCK_GetCm33SlowClkFreq	55
4.6.13	CLOCK_GetFusionDspCorePlatClkFreq	55
4.6.14	CLOCK_GetFusionDspBusClkFreq	55
4.6.15	CLOCK_GetFusionDspSlowClkFreq	55
4.6.16	CLOCK_GetLvdsClkFreq	56
4.6.17	CLOCK_GetIpFreq	56
4.6.18	CLOCK_GetCm33SysClkFreq	56
4.6.19	CLOCK_SetCm33SysClkConfig	56
4.6.20	CLOCK_GetFusionDspSysClkFreq	57
4.6.21	CLOCK_SetFusionSysClkConfig	57
4.6.22	CLOCK_GetCm33SysClkConfig	57
4.6.23	CLOCK_GetFusionDspSysClkConfig	57
4.6.24	CLOCK_SetRtdClkOutConfig	58
4.6.25	CLOCK_SetRtcClkOutConfig	58
4.6.26	CLOCKGetXbarBusClkFreq	58
4.6.27	CLOCK_GetHifiDspSysClkFreq	58
4.6.28	CLOCK_SetHifiDspSysClkConfig	59
4.6.29	CLOCK_GetHifiDspSysClkConfig	59
4.6.30	CLOCK_GetLpavSysClkFreq	59
4.6.31	CLOCK_SetLpavSysClkConfig	60
4.6.32	CLOCK_GetLpavSysClkConfig	61
4.6.33	CLOCK_GetDdrClkFreq	61
4.6.34	CLOCK_SetLpavClkOutConfig	61
4.6.35	CLOCK_InitSysOsc	61

Section No.	Title	Page No.
4.6.36	CLOCK_DeinitSysOsc	62
4.6.37	CLOCK_SetRtdSysOscAsyncClkDiv	62
4.6.38	CLOCK_SetAdSysOscAsyncClkDiv	63
4.6.39	CLOCK_SetLpavSysOscAsyncClkDiv	63
4.6.40	CLOCK_GetSysOscFreq	63
4.6.41	CLOCK_GetRtdSysOscAsyncFreq	63
4.6.42	CLOCK_GetAdSysOscAsyncFreq	64
4.6.43	CLOCK_GetLpavSysOscAsyncFreq	64
4.6.44	CLOCK_IsSysOscErr	64
4.6.45	CLOCK_SetSysOscMonitorMode	64
4.6.46	CLOCK_IsSysOscSelected	65
4.6.47	CLOCK_IsSysOscValid	65
4.6.48	CLOCK_InitFro	65
4.6.49	CLOCK_DeinitFro	65
4.6.50	CLOCK_SetRtdFroAsyncClkDiv	66
4.6.51	CLOCK_SetAdFroAsyncClkDiv	66
4.6.52	CLOCK_SetLpavFroAsyncClkDiv	66
4.6.53	CLOCK_EnableFroTuning	67
4.6.54	CLOCK_GetFroFreq	67
4.6.55	CLOCK_GetRtdFroAsyncFreq	67
4.6.56	CLOCK_GetAdFroAsyncFreq	67
4.6.57	CLOCK_GetLpavFroAsyncFreq	68
4.6.58	CLOCK_IsFroSelected	68
4.6.59	CLOCK_IsFroValid	68
4.6.60	CLOCK_InitLposc	68
4.6.61	CLOCK_DeinitLposc	69
4.6.62	CLOCK_IsLpOscValid	69
4.6.63	CLOCK_GetLpOscFreq	69
4.6.64	CLOCK_GetRtcOscFreq	69
4.6.65	CLOCK_IsRtcOscErr	70
4.6.66	CLOCK_SetRtcOscMonitorMode	70
4.6.67	CLOCK_IsRtcOscSelected	70
4.6.68	CLOCK_IsRtcOscValid	70
4.6.69	CLOCK_InitPll0	70
4.6.70	CLOCK_DeinitPll0	71
4.6.71	CLOCK_SetPll0AsyncClkDiv	71
4.6.72	CLOCK_GetPll0Freq	72
4.6.73	CLOCK_GetPll0AsyncFreq	72
4.6.74	CLOCK_GetPll0PfdFreq	72
4.6.75	CLOCK_EnablePll0PfdClkout	72
4.6.76	CLOCK_SetPll0LockTime	73
4.6.77	CLOCK_IsPll0Selected	73
4.6.78	CLOCK_IsPll0Valid	73
4.6.79	CLOCK_InitPll1	73
4.6.80	CLOCK_DeinitPll1	74

Section No.	Title	Page No.
4.6.81	CLOCK_SetPll1AsyncClkDiv	74
4.6.82	CLOCK_GetPll1Freq	75
4.6.83	CLOCK_GetPll1AsyncFreq	75
4.6.84	CLOCK_GetPll1PfdFreq	75
4.6.85	CLOCK_EnablePll1PfdClkout	76
4.6.86	CLOCK_EnablePll1SpectrumModulation	76
4.6.87	CLOCK_SetPll1LockTime	76
4.6.88	CLOCK_IsPll1Selected	77
4.6.89	CLOCK_IsPll1Valid	77
4.6.90	CLOCK_GetPll3Freq	77
4.6.91	CLOCK_GetPll3AsyncFreq	77
4.6.92	CLOCK_GetPll3PfdFreq	77
4.6.93	CLOCK_InitPll4	78
4.6.94	CLOCK_DeinitPll4	79
4.6.95	CLOCK_SetPll4AsyncClkDiv	80
4.6.96	CLOCK_GetPll4Freq	80
4.6.97	CLOCK_GetPll4AsyncFreq	80
4.6.98	CLOCK_GetPll4PfdFreq	80
4.6.99	CLOCK_EnablePll4PfdClkout	81
4.6.100	CLOCK_EnablePll4SpectrumModulation	81
4.6.101	CLOCK_SetPll4LockTime	82
4.6.102	CLOCK_IsPll4Selected	82
4.6.103	CLOCK_IsPll4Valid	82
4.6.104	CLOCK_SetXtal0Freq	82
4.6.105	CLOCK_SetXtal32Freq	82
4.6.106	CLOCK_SetLvdsFreq	83
4.6.107	CLOCK_SetMclkFreq	83
4.6.108	CLOCK_SetRxBclkFreq	83
4.6.109	CLOCK_SetTxBclkFreq	83
4.6.110	CLOCK_SetSpdifRxFreq	84
4.6.111	CLOCK_GetWdogClkFreq	85
4.6.112	CLOCK_GetFlexspiClkFreq	85
4.6.113	CLOCK_GetLpitClkFreq	85
4.6.114	CLOCK_GetFlexioClkFreq	85
4.6.115	CLOCK_GetI3cClkFreq	85
4.6.116	CLOCK_GetLpspiClkFreq	86
4.6.117	CLOCK_GetAdcClkFreq	86
4.6.118	CLOCK_GetDacClkFreq	86
4.6.119	CLOCK_GetTpiuClkFreq	87
4.6.120	CLOCK_GetSwoClkFreq	87
4.6.121	CLOCK_GetTpmClkFreq	87
4.6.122	CLOCK_GetLpi2cClkFreq	87
4.6.123	CLOCK_GetLpuartClkFreq	87
4.6.124	CLOCK_GetFlexcanClkFreq	88
4.6.125	CLOCK_GetCsiClkFreq	88

Section No.	Title	Page No.
4.6.126	CLOCK_GetDsiClkFreq	88
4.6.127	CLOCK_GetEpdcClkFreq	88
4.6.128	CLOCK_GetGpu2dClkFreq	88
4.6.129	CLOCK_GetGpu3dClkFreq	89
4.6.130	CLOCK_GetDcnanoClkFreq	89
4.6.131	CLOCK_GetCsiUiClkFreq	89
4.6.132	CLOCK_GetCsiEscClkFreq	89
4.6.133	CLOCK_GetRtdAudClkFreq	89
4.6.134	CLOCK_GetAdAudClkFreq	89
4.6.135	CLOCK_GetLpavAudClkFreq	90
4.6.136	CLOCK_GetSaiFreq	90
4.6.137	CLOCK_GetSpdifFreq	90
4.6.138	CLOCK_GetMqsFreq	90
4.6.139	CLOCK_GetMicfilFreq	90
4.6.140	CLOCK_GetMrtFreq	91
4.6.141	CLOCK_GetRtdSysClkFreq	91
4.7	Variable Documentation	91
4.7.1	g_xtal0Freq	91
4.7.2	g_xtal32Freq	91
4.7.3	g_lvdsFreq	92
4.7.4	g_mclkFreq	92
4.7.5	g_rxBclkFreq	92
4.7.6	g_txBclkFreq	92
4.7.7	g_spdifRxFreq	92

Chapter 5 Fusion Driver

Chapter 6 IOMUXC: IOMUX Controller

Chapter 7 Reset Driver

7.1	System Clock Generator (SCG)	96
7.1.1	Function description	96
7.1.2	Typical use case	98

Chapter 8 ACMP: Analog Comparator Driver

8.1	Overview	100
8.2	Typical use case	100
8.2.1	Normal Configuration	100
8.2.2	Interrupt Configuration	100
8.2.3	Round robin Configuration	100

Section No.	Title	Page No.
8.3	Data Structure Documentation	104
8.3.1	struct _acmp_config	104
8.3.2	struct _acmp_channel_config	104
8.3.3	struct _acmp_filter_config	105
8.3.4	struct _acmp_dac_config	105
8.3.5	struct _acmp_round_robin_config	106
8.3.6	struct _acmp_discrete_mode_config	106
8.4	Macro Definition Documentation	107
8.4.1	FSL_ACMP_DRIVER_VERSION	107
8.4.2	CMP_C0_CFx_MASK	107
8.5	Typedef Documentation	107
8.5.1	acmp_hysteresis_mode_t	107
8.5.2	acmp_reference_voltage_source_t	108
8.5.3	acmp_fixed_port_t	108
8.5.4	acmp_dac_work_mode_t	108
8.5.5	acmp_config_t	108
8.5.6	acmp_channel_config_t	108
8.5.7	acmp_filter_config_t	108
8.5.8	acmp_dac_config_t	108
8.5.9	acmp_round_robin_config_t	108
8.5.10	acmp_discrete_clock_source_t	108
8.5.11	acmp_discrete_sample_time_t	108
8.5.12	acmp_discrete_phase_time_t	108
8.5.13	acmp_discrete_mode_config_t	108
8.6	Enumeration Type Documentation	109
8.6.1	_acmp_interrupt_enable	109
8.6.2	_acmp_status_flags	109
8.6.3	_acmp_hysteresis_mode	109
8.6.4	_acmp_reference_voltage_source	109
8.6.5	_acmp_fixed_port	109
8.6.6	_acmp_dac_work_mode	110
8.6.7	_acmp_discrete_clock_source	110
8.6.8	_acmp_discrete_sample_time	110
8.6.9	_acmp_discrete_phase_time	110
8.7	Function Documentation	111
8.7.1	ACMP_Init	111
8.7.2	ACMP_Deinit	111
8.7.3	ACMP_GetDefaultConfig	111
8.7.4	ACMP_Enable	111
8.7.5	ACMP_EnableLinkToDAC	112
8.7.6	ACMP_SetChannelConfig	112

Section No.	Title	Page No.
8.7.7	ACMP_EnableDMA	112
8.7.8	ACMP_EnableWindowMode	113
8.7.9	ACMP_SetFilterConfig	113
8.7.10	ACMP_SetDACConfig	113
8.7.11	ACMP_SetRoundRobinConfig	114
8.7.12	ACMP_SetRoundRobinPreState	114
8.7.13	ACMP_GetRoundRobinStatusFlags	114
8.7.14	ACMP_ClearRoundRobinStatusFlags	115
8.7.15	ACMP_GetRoundRobinResult	115
8.7.16	ACMP_EnableInterrupts	115
8.7.17	ACMP_DisableInterrupts	116
8.7.18	ACMP_GetStatusFlags	116
8.7.19	ACMP_ClearStatusFlags	116
8.7.20	ACMP_SetDiscreteModeConfig	116
8.7.21	ACMP_GetDefaultDiscreteModeConfig	117

Chapter 9 CACHE: LMEM CACHE Memory Controller

9.1	Overview	118
9.2	Function groups	118
9.2.1	L1 CACHE Operation	118
9.3	Macro Definition Documentation	119
9.3.1	FSL_CACHE_DRIVER_VERSION	119
9.3.2	L1CODEBUSCACHE_LINESIZE_BYTE	119
9.3.3	L1SYSTEMBUSCACHE_LINESIZE_BYTE	119
9.4	Function Documentation	119
9.4.1	ICACHE_InvalidateByRange	119
9.4.2	DCACHE_InvalidateByRange	119
9.4.3	DCACHE_CleanByRange	120
9.4.4	DCACHE_CleanInvalidateByRange	120

Chapter 10 Common Driver

10.1	Overview	121
10.2	Macro Definition Documentation	124
10.2.1	FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ	124
10.2.2	MAKE_STATUS	124
10.2.3	MAKE_VERSION	124
10.2.4	FSL_COMMON_DRIVER_VERSION	125
10.2.5	DEBUG_CONSOLE_DEVICE_TYPE_NONE	125
10.2.6	DEBUG_CONSOLE_DEVICE_TYPE_UART	125

Section No.	Title	Page No.
10.2.7	DEBUG_CONSOLE_DEVICE_TYPE_LPUART	125
10.2.8	DEBUG_CONSOLE_DEVICE_TYPE_LPSCI	125
10.2.9	DEBUG_CONSOLE_DEVICE_TYPE_USBCDC	125
10.2.10	DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM	125
10.2.11	DEBUG_CONSOLE_DEVICE_TYPE_IUART	125
10.2.12	DEBUG_CONSOLE_DEVICE_TYPE_VUSART	125
10.2.13	DEBUG_CONSOLE_DEVICE_TYPE_MINI_USART	125
10.2.14	DEBUG_CONSOLE_DEVICE_TYPE_SWO	125
10.2.15	DEBUG_CONSOLE_DEVICE_TYPE_QSCI	125
10.2.16	MIN	125
10.2.17	MAX	125
10.2.18	ARRAY_SIZE	125
10.2.19	UINT16_MAX	125
10.2.20	UINT32_MAX	125
10.2.21	SUPPRESS_FALL_THROUGH_WARNING	125
10.3	Typedef Documentation	126
10.3.1	status_t	126
10.4	Enumeration Type Documentation	126
10.4.1	_status_groups	126
10.4.2	anonymous enum	129
10.5	Function Documentation	129
10.5.1	SDK_Malloc	129
10.5.2	SDK_Free	129
10.5.3	SDK_DelayAtLeastUs	129

Chapter 11 CRC: Cyclic Redundancy Check Driver

11.1	Overview	131
11.2	CRC Driver Initialization and Configuration	131
11.3	CRC Write Data	131
11.4	CRC Get Checksum	131
11.5	Comments about API usage in RTOS	132
11.6	Data Structure Documentation	133
11.6.1	struct _crc_config	133
11.7	Macro Definition Documentation	134
11.7.1	FSL_CRC_DRIVER_VERSION	134
11.7.2	CRC_DRIVER_USE_CRC16_CCIT_FALSE_AS_DEFAULT	134

Section No.	Title	Page No.
11.8 Typedef Documentation		134
11.8.1 <code>crc_config_t</code>		134
11.9 Enumeration Type Documentation		134
11.9.1 <code>_crc_bits</code>		134
11.9.2 <code>_crc_result</code>		135
11.10 Function Documentation		135
11.10.1 <code>CRC_Init</code>		135
11.10.2 <code>CRC_Deinit</code>		135
11.10.3 <code>CRC_GetDefaultConfig</code>		135
11.10.4 <code>CRC_WriteData</code>		136
11.10.5 <code>CRC_Get32bitResult</code>		136
11.10.6 <code>CRC_Get16bitResult</code>		136
 Chapter 12 DAC12: 12-bit Digital-to-Analog Converter Driver		
12.1 Overview		138
12.2 Typical use case		138
12.2.1 A simple use case to output the user-defined DAC12 value.		138
12.2.2 Working with the trigger		138
12.3 Data Structure Documentation		141
12.3.1 <code>struct _dac12_hardware_info</code>		141
12.3.2 <code>struct dac12_config_t</code>		142
12.4 Macro Definition Documentation		143
12.4.1 <code>FSL_DAC12_DRIVER_VERSION</code>		143
12.4.2 <code>DAC12_CR_W1C_FLAGS_MASK</code>		143
12.4.3 <code>DAC12_CR_ALL_FLAGS_MASK</code>		143
12.5 Typedef Documentation		143
12.5.1 <code>dac12_reference_current_source_t</code>		143
12.6 Enumeration Type Documentation		143
12.6.1 <code>_dac12_status_flags</code>		143
12.6.2 <code>_dac12_interrupt_enable</code>		143
12.6.3 <code>_dac12_fifo_size_info</code>		144
12.6.4 <code>_dac12_fifo_work_mode</code>		144
12.6.5 <code>_dac12_reference_voltage_source</code>		144
12.6.6 <code>_dac12_fifo_trigger_mode</code>		144
12.6.7 <code>_dac12_reference_current_source</code>		145
12.6.8 <code>_dac12_speed_mode</code>		145
12.7 Function Documentation		145

Section No.	Title	Page No.
12.7.1	DAC12_GetHardwareInfo	145
12.7.2	DAC12_Init	145
12.7.3	DAC12_GetDefaultConfig	146
12.7.4	DAC12_Deinit	146
12.7.5	DAC12_Enable	146
12.7.6	DAC12_ResetConfig	146
12.7.7	DAC12_ResetFIFO	147
12.7.8	DAC12_GetStatusFlags	147
12.7.9	DAC12_ClearStatusFlags	147
12.7.10	DAC12_EnableInterrupts	147
12.7.11	DAC12_DisableInterrupts	148
12.7.12	DAC12_EnableDMA	148
12.7.13	DAC12_SetData	148
12.7.14	DAC12_DoSoftwareTrigger	148
12.7.15	DAC12_GetFIFOReadPointer	149
12.7.16	DAC12_GetFIFOWritePointer	149

Chapter 13 DMAMUX: Direct Memory Access Multiplexer Driver

13.1	Overview	150
13.2	Typical use case	150
13.2.1	DMAMUX Operation	150
13.3	Macro Definition Documentation	150
13.3.1	FSL_DMAMUX_DRIVER_VERSION	150
13.4	Function Documentation	150
13.4.1	DMAMUX_Init	150
13.4.2	DMAMUX_Deinit	151
13.4.3	DMAMUX_EnableChannel	151
13.4.4	DMAMUX_DisableChannel	151
13.4.5	DMAMUX_SetSource	152

Chapter 14 eDMA: Enhanced Direct Memory Access (eDMA) Controller Driver

14.1	Overview	153
14.2	Typical use case	153
14.2.1	eDMA Operation	153
14.3	Data Structure Documentation	159
14.3.1	struct _edma_config	159
14.3.2	struct _edma_transfer_config	160
14.3.3	struct _edma_channel_Preemption_config	161

Section No.	Title	Page No.
14.3.4	<code>struct _edma_minor_offset_config</code>	161
14.3.5	<code>struct _edma_tcd</code>	162
14.3.6	<code>struct _edma_handle</code>	163
14.4	Macro Definition Documentation	164
14.4.1	<code>FSL_EDMA_DRIVER_VERSION</code>	164
14.5	Typedef Documentation	164
14.5.1	<code>edma_config_t</code>	164
14.5.2	<code>edma_transfer_config_t</code>	164
14.5.3	<code>edma_tcd_t</code>	164
14.5.4	<code>edma_callback</code>	164
14.6	Enumeration Type Documentation	165
14.6.1	<code>_edma_transfer_size</code>	165
14.6.2	<code>_edma_modulo</code>	165
14.6.3	<code>_edma_bandwidth</code>	166
14.6.4	<code>_edma_channel_link_type</code>	166
14.6.5	<code>anonymous enum</code>	166
14.6.6	<code>anonymous enum</code>	167
14.6.7	<code>_edma_interrupt_enable</code>	167
14.6.8	<code>_edma_transfer_type</code>	167
14.6.9	<code>anonymous enum</code>	167
14.7	Function Documentation	168
14.7.1	<code>EDMA_Init</code>	168
14.7.2	<code>EDMA_Deinit</code>	169
14.7.3	<code>EDMA_InstallTCD</code>	169
14.7.4	<code>EDMA_GetDefaultConfig</code>	169
14.7.5	<code>EDMA_EnableContinuousChannelLinkMode</code>	170
14.7.6	<code>EDMA_EnableMinorLoopMapping</code>	170
14.7.7	<code>EDMA_ResetChannel</code>	170
14.7.8	<code>EDMA_SetTransferConfig</code>	171
14.7.9	<code>EDMA_SetMinorOffsetConfig</code>	171
14.7.10	<code>EDMA_SetChannelPreemptionConfig</code>	172
14.7.11	<code>EDMA_SetChannelLink</code>	172
14.7.12	<code>EDMA_SetBandWidth</code>	173
14.7.13	<code>EDMA_SetModulo</code>	173
14.7.14	<code>EDMA_EnableAsyncRequest</code>	174
14.7.15	<code>EDMA_EnableAutoStopRequest</code>	174
14.7.16	<code>EDMA_EnableChannelInterrupts</code>	174
14.7.17	<code>EDMA_DisableChannelInterrupts</code>	174
14.7.18	<code>EDMA_SetMajorOffsetConfig</code>	175
14.7.19	<code>EDMA_TcdReset</code>	175
14.7.20	<code>EDMA_TcdSetTransferConfig</code>	175

Section No.	Title	Page No.
14.7.21	<code>EDMA_TcdSetMinorOffsetConfig</code>	176
14.7.22	<code>EDMA_TcdSetChannelLink</code>	176
14.7.23	<code>EDMA_TcdSetBandWidth</code>	177
14.7.24	<code>EDMA_TcdSetModulo</code>	177
14.7.25	<code>EDMA_TcdEnableAutoStopRequest</code>	178
14.7.26	<code>EDMA_TcdEnableInterrupts</code>	179
14.7.27	<code>EDMA_TcdDisableInterrupts</code>	179
14.7.28	<code>EDMA_TcdSetMajorOffsetConfig</code>	179
14.7.29	<code>EDMA_EnableChannelRequest</code>	179
14.7.30	<code>EDMA_DisableChannelRequest</code>	180
14.7.31	<code>EDMA_TriggerChannelStart</code>	180
14.7.32	<code>EDMA_GetRemainingMajorLoopCount</code>	180
14.7.33	<code>EDMA_GetErrorStatusFlags</code>	181
14.7.34	<code>EDMA_GetChannelStatusFlags</code>	181
14.7.35	<code>EDMA_ClearChannelStatusFlags</code>	181
14.7.36	<code>EDMA_CreateHandle</code>	182
14.7.37	<code>EDMA_InstallTCDMemory</code>	182
14.7.38	<code>EDMA_SetCallback</code>	182
14.7.39	<code>EDMA_PreparesTransferConfig</code>	183
14.7.40	<code>EDMA_PreparesTransfer</code>	183
14.7.41	<code>EDMA_SubmitTransfer</code>	184
14.7.42	<code>EDMA_StartTransfer</code>	185
14.7.43	<code>EDMA_StopTransfer</code>	186
14.7.44	<code>EDMA_AbortTransfer</code>	186
14.7.45	<code>EDMA_GetUnusedTCDNumber</code>	186
14.7.46	<code>EDMA_GetNextTCDAddress</code>	186
14.7.47	<code>EDMA_HandleIRQ</code>	187

Chapter 15 EWM: External Watchdog Monitor Driver

15.1	Overview	188
15.2	Typical use case	188
15.3	Data Structure Documentation	189
15.3.1	<code>struct _ewm_config</code>	189
15.4	Macro Definition Documentation	189
15.4.1	<code>FSL_EWM_DRIVER_VERSION</code>	189
15.5	Typedef Documentation	189
15.5.1	<code>ewm_config_t</code>	189
15.6	Enumeration Type Documentation	190
15.6.1	<code>_ewm_interrupt_enable_t</code>	190

Section No.	Title	Page No.
15.6.2	<code>_ewm_status_flags_t</code>	190
15.7	Function Documentation	190
15.7.1	EWM_Init	190
15.7.2	EWM_Deinit	190
15.7.3	EWM_GetDefaultConfig	191
15.7.4	EWM_EnableInterrupts	191
15.7.5	EWM_DisableInterrupts	191
15.7.6	EWM_GetStatusFlags	192
15.7.7	EWM_Refresh	192
 Chapter 16 FlexIO: FlexIO Driver		
16.1	Overview	194
16.2	FlexIO Driver	195
16.2.1	Overview	195
16.2.2	Data Structure Documentation	202
16.2.3	Macro Definition Documentation	207
16.2.4	Typedef Documentation	207
16.2.5	Enumeration Type Documentation	208
16.2.6	Function Documentation	212
16.2.7	Variable Documentation	226
16.3	FlexIO I2C Master Driver	227
16.3.1	Overview	227
16.3.2	Typical use case	227
16.3.3	Data Structure Documentation	231
16.3.4	Macro Definition Documentation	234
16.3.5	Typedef Documentation	234
16.3.6	Enumeration Type Documentation	234
16.3.7	Function Documentation	235
16.4	FlexIO I2S Driver	245
16.4.1	Overview	245
16.4.2	Typical use case	245
16.4.3	Data Structure Documentation	251
16.4.4	Macro Definition Documentation	253
16.4.5	Typedef Documentation	253
16.4.6	Enumeration Type Documentation	253
16.4.7	Function Documentation	254
16.5	FlexIO SPI Driver	266
16.5.1	Overview	266
16.5.2	Typical use case	266

Section No.	Title	Page No.
16.5.3	Data Structure Documentation	273
16.5.4	Macro Definition Documentation	279
16.5.5	Typedef Documentation	279
16.5.6	Enumeration Type Documentation	279
16.5.7	Function Documentation	281

16.6	FlexIO UART Driver	296
16.6.1	Overview	296
16.6.2	Typical use case	296
16.6.3	Data Structure Documentation	305
16.6.4	Macro Definition Documentation	309
16.6.5	Typedef Documentation	309
16.6.6	Enumeration Type Documentation	309
16.6.7	Function Documentation	310

Chapter 17 GPIO: General-Purpose Input/Output Driver

17.1	Overview	322
17.2	Data Structure Documentation	323
17.2.1	struct _gpio_pin_config	323
17.3	Macro Definition Documentation	323
17.3.1	FSL_GPIO_DRIVER_VERSION	323
17.4	Typedef Documentation	323
17.4.1	gpio_pin_config_t	323
17.4.2	gpio_interrupt_config_t	323
17.5	Enumeration Type Documentation	323
17.5.1	_gpio_pin_direction	323
17.5.2	_gpio_interrupt_config	324
17.6	GPIO Driver	325
17.6.1	Overview	325
17.6.2	Typical use case	325
17.6.3	Function Documentation	326
17.7	FGPIO Driver	332
17.7.1	Typical use case	332

Chapter 18 LLWU: Low-Leakage Wakeup Unit Driver

18.1	Overview	333
18.2	External wakeup pins configurations	333

Section No.	Title	Page No.
18.3	Internal wakeup modules configurations	333
18.4	Digital pin filter for external wakeup pin configurations	333
18.5	Macro Definition Documentation	334
18.5.1	FSL_LLWU_DRIVER_VERSION	334
18.6	Enumeration Type Documentation	334
18.6.1	_llwu_external_pin_mode	334
18.6.2	_llwu_pin_filter_mode	334
 Chapter 19 LPADC: 12-bit SAR Analog-to-Digital Converter Driver		
19.1	Overview	335
19.2	Typical use case	335
19.2.1	Polling Configuration	335
19.2.2	Interrupt Configuration	335
19.3	Data Structure Documentation	341
19.3.1	struct lpadc_config_t	341
19.3.2	struct lpadc_conv_command_config_t	343
19.3.3	struct lpadc_conv_trigger_config_t	344
19.3.4	struct lpadc_conv_result_t	345
19.4	Macro Definition Documentation	345
19.4.1	FSL_LPADC_DRIVER_VERSION	345
19.4.2	LPADC_GET_ACTIVE_COMMAND_STATUS	345
19.4.3	LPADC_GET_ACTIVE_TRIGGER_STATUE	345
19.5	Typedef Documentation	345
19.5.1	lpadc_sample_scale_mode_t	345
19.5.2	lpadc_sample_channel_mode_t	346
19.5.3	lpadc.hardware_average_mode_t	346
19.5.4	lpadc.sample_time_mode_t	346
19.5.5	lpadc.hardware_compare_mode_t	346
19.5.6	lpadc.reference_voltage_source_t	346
19.5.7	lpadc.power_level_mode_t	346
19.5.8	lpadc.trigger_priority_policy_t	347
19.6	Enumeration Type Documentation	347
19.6.1	_lpadc_status_flags	347
19.6.2	_lpadc_interrupt_enable	347
19.6.3	_lpadc_trigger_status_flags	348
19.6.4	_lpadc_sample_scale_mode	350
19.6.5	_lpadc_sample_channel_mode	350

Section No.	Title	Page No.
19.6.6	<code>_lpadc.hardware_average_mode</code>	350
19.6.7	<code>_lpadc.sample_time_mode</code>	351
19.6.8	<code>_lpadc.hardware_compare_mode</code>	351
19.6.9	<code>_lpadc.reference_voltage_mode</code>	351
19.6.10	<code>_lpadc.power_level_mode</code>	352
19.6.11	<code>_lpadc.trigger_priority_policy</code>	352
19.7	Function Documentation	353
19.7.1	<code>LPADC_Init</code>	353
19.7.2	<code>LPADC_GetDefaultConfig</code>	353
19.7.3	<code>LPADC_Deinit</code>	354
19.7.4	<code>LPADC_Enable</code>	354
19.7.5	<code>LPADC_DoResetFIFO</code>	354
19.7.6	<code>LPADC_DoResetConfig</code>	354
19.7.7	<code>LPADC_GetStatusFlags</code>	355
19.7.8	<code>LPADC_ClearStatusFlags</code>	355
19.7.9	<code>LPADC_GetTriggerStatusFlags</code>	355
19.7.10	<code>LPADC_ClearTriggerStatusFlags</code>	355
19.7.11	<code>LPADC_EnableInterrupts</code>	356
19.7.12	<code>LPADC_DisableInterrupts</code>	356
19.7.13	<code>LPADC_EnableFIFOWatermarkDMA</code>	356
19.7.14	<code>LPADC_GetConvResultCount</code>	356
19.7.15	<code>LPADC_GetConvResult</code>	357
19.7.16	<code>LPADC_GetConvResultBlocking</code>	357
19.7.17	<code>LPADC_SetConvTriggerConfig</code>	357
19.7.18	<code>LPADC_GetDefaultConvTriggerConfig</code>	358
19.7.19	<code>LPADC_DoSoftwareTrigger</code>	358
19.7.20	<code>LPADC_SetConvCommandConfig</code>	358
19.7.21	<code>LPADC_GetDefaultConvCommandConfig</code>	359

Chapter 20 LPI2C: Low Power Inter-Integrated Circuit Driver

20.1	Overview	360
20.2	Macro Definition Documentation	361
20.2.1	<code>FSL_LPI2C_DRIVER_VERSION</code>	361
20.2.2	<code>I2C_RETRY_TIMES</code>	361
20.3	Enumeration Type Documentation	361
20.3.1	<code>anonymous enum</code>	361
20.4	Function Documentation	361
20.4.1	<code>LPI2CGetInstance</code>	361
20.5	Variable Documentation	362

Section No.	Title	Page No.
20.5.1	kLpi2cIrqs	362
20.5.2	s_lpi2cMasterIsr	362
20.5.3	s_lpi2cMasterHandle	362
20.6	LPI2C Master Driver	363
20.6.1	Overview	363
20.6.2	Data Structure Documentation	367
20.6.3	Typedef Documentation	371
20.6.4	Enumeration Type Documentation	373
20.6.5	Function Documentation	375
20.7	LPI2C Slave Driver	390
20.7.1	Overview	390
20.7.2	Data Structure Documentation	393
20.7.3	Typedef Documentation	396
20.7.4	Enumeration Type Documentation	397
20.7.5	Function Documentation	399
20.8	LPI2C Master DMA Driver	408
20.8.1	Overview	408
20.8.2	Data Structure Documentation	408
20.8.3	Typedef Documentation	410
20.8.4	Function Documentation	411
20.9	LPI2C FreeRTOS Driver	414
20.9.1	Overview	414
20.9.2	Macro Definition Documentation	414
20.9.3	Function Documentation	414
20.10	LPI2C CMSIS Driver	417
20.10.1	LPI2C CMSIS Driver	417
 Chapter 21 LPIT: Low-Power Interrupt Timer		
21.1	Overview	419
21.2	Function groups	419
21.2.1	Initialization and deinitialization	419
21.2.2	Timer period Operations	419
21.2.3	Start and Stop timer operations	419
21.2.4	Status	420
21.2.5	Interrupt	420
21.3	Typical use case	420
21.3.1	LPIT tick example	420

Section No.	Title	Page No.
21.4 Data Structure Documentation		423
21.4.1 struct _lpit_chnl_params		423
21.4.2 struct _lpit_config		423
21.5 Typedef Documentation		423
21.5.1 lpit_chnl_t		423
21.5.2 lpit_timer_modes_t		424
21.5.3 lpit_trigger_select_t		424
21.5.4 lpit_interrupt_enable_t		424
21.5.5 lpit_status_flags_t		424
21.5.6 lpit_chnl_params_t		424
21.5.7 lpit_config_t		424
21.6 Enumeration Type Documentation		424
21.6.1 _lpit_chnl		424
21.6.2 _lpit_timer_modes		425
21.6.3 _lpit_trigger_select		425
21.6.4 _lpit_trigger_source		426
21.6.5 _lpit_interrupt_enable		426
21.6.6 _lpit_status_flags		426
21.7 Function Documentation		426
21.7.1 LPIT_Init		426
21.7.2 LPIT_Deinit		427
21.7.3 LPIT_GetDefaultConfig		427
21.7.4 LPIT_SetupChannel		427
21.7.5 LPIT_EnableInterrupts		428
21.7.6 LPIT_DisableInterrupts		428
21.7.7 LPIT_GetEnabledInterrupts		428
21.7.8 LPIT_GetStatusFlags		428
21.7.9 LPIT_ClearStatusFlags		429
21.7.10 LPIT_SetTimerPeriod		429
21.7.11 LPIT_SetTimerValue		429
21.7.12 LPIT_GetCurrentTimerCount		430
21.7.13 LPIT_StartTimer		430
21.7.14 LPIT_StopTimer		431
21.7.15 LPIT_Reset		431

Chapter 22 LPSPI: Low Power Serial Peripheral Interface

22.1 Overview	432
22.2 LPSPI Peripheral driver	433
22.2.1 Overview	433
22.2.2 Function groups	433

Section No.	Title	Page No.
22.2.3	Typical use case	433
22.2.4	Data Structure Documentation	441
22.2.5	Macro Definition Documentation	447
22.2.6	Typedef Documentation	449
22.2.7	Enumeration Type Documentation	450
22.2.8	Function Documentation	455
22.2.9	Variable Documentation	472

Chapter 23 LPTMR: Low-Power Timer

23.1	Overview	473
23.2	Function groups	473
23.2.1	Initialization and deinitialization	473
23.2.2	Timer period Operations	473
23.2.3	Start and Stop timer operations	473
23.2.4	Status	474
23.2.5	Interrupt	474
23.3	Typical use case	474
23.3.1	LPTMR tick example	474
23.4	Data Structure Documentation	477
23.4.1	struct _lptmr_config	477
23.5	Typedef Documentation	477
23.5.1	_lptmr_pin_select_t	477
23.5.2	_lptmr_pin_polarity_t	477
23.5.3	_lptmr_timer_mode_t	477
23.5.4	_lptmr_prescaler_clock_select_t	477
23.5.5	_lptmr_config_t	478
23.6	Enumeration Type Documentation	478
23.6.1	_lptmr_pin_select	478
23.6.2	_lptmr_pin_polarity	478
23.6.3	_lptmr_timer_mode	478
23.6.4	_lptmr_prescaler_glitch_value	478
23.6.5	_lptmr_prescaler_clock_select	479
23.6.6	_lptmr_interrupt_enable	479
23.6.7	_lptmr_status_flags	479
23.7	Function Documentation	480
23.7.1	LPTMR_Init	480
23.7.2	LPTMR_Deinit	480
23.7.3	LPTMR_GetDefaultConfig	480
23.7.4	LPTMR_EnableInterrupts	480

Section No.	Title	Page No.
23.7.5	LPTMR_DisableInterrupts	481
23.7.6	LPTMR_GetEnabledInterrupts	481
23.7.7	LPTMR_EnableTimerDMA	481
23.7.8	LPTMR_GetStatusFlags	482
23.7.9	LPTMR_ClearStatusFlags	482
23.7.10	LPTMR_SetTimerPeriod	482
23.7.11	LPTMR_GetCurrentTimerCount	483
23.7.12	LPTMR_StartTimer	483
23.7.13	LPTMR_StopTimer	483

Chapter 24 LPUART: Low Power Universal Asynchronous Receiver/Transmitter Driver

24.1	Overview	485
24.2	LPUART Driver	486
24.2.1	Overview	486
24.2.2	Typical use case	486
24.2.3	Data Structure Documentation	492
24.2.4	Macro Definition Documentation	495
24.2.5	Typedef Documentation	495
24.2.6	Enumeration Type Documentation	496
24.2.7	Function Documentation	499

Chapter 25 LTC: LP Trusted Cryptography

25.1	Overview	517
25.2	LTC Driver Initialization and Configuration	517
25.3	Comments about API usage in RTOS	517
25.4	Comments about API usage in interrupt handler	517
25.5	LTC Driver Examples	518
25.5.1	Simple examples	518
25.6	Macro Definition Documentation	518
25.6.1	FSL_LTC_DRIVER_VERSION	518
25.7	Function Documentation	519
25.7.1	LTC_Init	519
25.7.2	LTC_Deinit	519
25.8	LTC Blocking APIs	521
25.8.1	Overview	521
25.8.2	LTC DES driver	522

Section No.	Title	Page No.
25.8.3	LTC AES driver	523
25.8.4	LTC HASH driver	531
25.8.5	LTC PKHA driver	536

Chapter 26 MSMC: Multicore System Mode Controller

26.1	Overview	538
26.2	Typical use case	538
26.2.1	Set Core 0 from RUN to VLPR mode	538
26.2.2	Set Core 0 from VLPR/HSRUN to RUN mode	538
26.3	Typical use case	538
26.3.1	Set Core 0 from RUN to HSRUN mode	538
26.3.2	Enter wait or stop modes	538
26.4	Data Structure Documentation	542
26.4.1	struct _smc_reset_pin_filter_config	542
26.5	Macro Definition Documentation	543
26.5.1	FSL_MSMC_DRIVER_VERSION	543
26.6	Enumeration Type Documentation	543
26.6.1	_smc_power_mode_protection	543
26.6.2	_smc_power_state	543
26.6.3	_smc_power_stop_entry_status	543
26.6.4	_smc_run_mode	544
26.6.5	_smc_stop_mode	544
26.6.6	_smc_partial_stop_mode	544
26.6.7	anonymous enum	544
26.6.8	_smc_reset_source	544
26.6.9	_smc_interrupt_enable	545
26.7	Function Documentation	545
26.7.1	SMC_SetPowerModeProtection	545
26.7.2	SMC_GetPowerModeState	546
26.7.3	SMC_PreEnterStopModes	546
26.7.4	SMC_PostExitStopModes	546
26.7.5	SMC_PreEnterWaitModes	546
26.7.6	SMC_PostExitWaitModes	546
26.7.7	SMC_SetPowerModeRun	547
26.7.8	SMC_SetPowerModeHsrun	548
26.7.9	SMC_SetPowerModeWait	548
26.7.10	SMC_SetPowerModeStop	548
26.7.11	SMC_SetPowerModeVlpr	549
26.7.12	SMC_SetPowerModeVlpw	549

Section No.	Title	Page No.
26.7.13	SMC_SetPowerModeVlps	549
26.7.14	SMC_SetPowerModeLls	549
26.7.15	SMC_SetPowerModeVlls	550
26.7.16	SMC_GetPreviousResetSources	550
26.7.17	SMC_GetStickyResetSources	551
26.7.18	SMC_ClearStickyResetSources	552
26.7.19	SMC_ConfigureResetPinFilter	552
26.7.20	SMC_SetSystemResetInterruptConfig	552
26.7.21	SMC_GetResetInterruptSourcesStatus	553
26.7.22	SMC_ClearResetInterruptSourcesStatus	553
26.7.23	SMC_GetBootOptionConfig	554

Chapter 27 MU: Messaging Unit

27.1	Overview	555
27.2	Function description	555
27.2.1	MU initialization	555
27.2.2	MU message	555
27.2.3	MU flags	556
27.2.4	Status and interrupt	556
27.2.5	MU misc functions	556
27.3	Macro Definition Documentation	560
27.3.1	FSL_MU_DRIVER_VERSION	560
27.4	Enumeration Type Documentation	560
27.4.1	_mu_status_flags	560
27.4.2	_mu_interrupt_enable	561
27.4.3	_mu_interrupt_trigger	561
27.4.4	_mu_core_status_flags	561
27.4.5	_mu_msg_reg_index	562
27.5	Function Documentation	562
27.5.1	MU_Init	562
27.5.2	MU_Deinit	562
27.5.3	MU_SendMsgNonBlocking	562
27.5.4	MU_SendMsg	563
27.5.5	MU_ReceiveMsgNonBlocking	563
27.5.6	MU_ReceiveMsg	564
27.5.7	MU_SetFlagsNonBlocking	564
27.5.8	MU_SetFlags	565
27.5.9	MU_GetFlags	565
27.5.10	MU_GetCoreStatusFlags	565
27.5.11	MU_GetStatusFlags	566

Section No.	Title	Page No.
27.5.12	MU_ClearStatusFlags	566
27.5.13	MU_EnableInterrupts	567
27.5.14	MU_DisableInterrupts	567
27.5.15	MU_TriggerInterrupts	568
27.5.16	MU_TriggerNmi	568
27.5.17	MU_ClearNmi	569
27.5.18	MU_BootOtherCore	569
27.5.19	MU_HoldOtherCoreReset	569
27.5.20	MU_ResetBothSides	570
27.5.21	MU_SetClockOnOtherCoreEnable	571
27.5.22	MU_HardwareResetOtherCore	571

Chapter 28 PMC0: Power Management Controller

28.1	Overview	573
28.2	Typical use case	573
28.2.1	Turn on the PMC 1 using LDO Regulator	573
28.2.2	Turn on the PMC 1 using the PMIC	573
28.2.3	Turn off the LDO Regulator	574
28.2.4	Turn on the LDO Regulator	574
28.2.5	Change the Core Regulator voltage level in PMC 0 RUN or HSRUN mode	574
28.2.6	Change the SRAMs power mode during PMC 0 RUN mode	574
28.3	Data Structure Documentation	579
28.3.1	struct _pmc0_hsrn_mode_config	579
28.3.2	struct _pmc0_run_mode_config	580
28.3.3	struct _pmc0_vlpr_mode_config	580
28.3.4	struct _pmc0_stop_mode_config	582
28.3.5	struct _pmc0_vlps_mode_config	582
28.3.6	struct _pmc0_lls_mode_config	584
28.3.7	struct _pmc0_vlls_mode_config	585
28.3.8	struct _pmc0_bias_config	586
28.4	Enumeration Type Documentation	587
28.4.1	_pmc0_high_volt_detect_monitor_select	587
28.4.2	_pmc0_low_volt_detect_monitor_select	587
28.4.3	_pmc0_core_regulator_select	587
28.4.4	_pmc0_array_regulator_select	587
28.4.5	_pmc0_vlls_array_regulator_select	588
28.4.6	_pmc0_fbb_p_well_voltage_level_select	588
28.4.7	_pmc0_fbb_n_well_voltage_level_select	588
28.4.8	_pmc0_rbb_p_well_voltage_level_select	589
28.4.9	_pmc0_rbb_n_well_voltage_level_select	589
28.4.10	_pmc0_status_flags	589

Section No.	Title	Page No.
28.4.11	<code>_pmc0_power_mode_status_flags</code>	590
28.5	Function Documentation	590
28.5.1	<code>PMC0_ConfigureHsrunMode</code>	590
28.5.2	<code>PMC0_ConfigureRunMode</code>	590
28.5.3	<code>PMC0_ConfigureVlprMode</code>	591
28.5.4	<code>PMC0_ConfigureStopMode</code>	591
28.5.5	<code>PMC0_ConfigureVlpsMode</code>	591
28.5.6	<code>PMC0_ConfigureLlsMode</code>	591
28.5.7	<code>PMC0_ConfigureVllsMode</code>	593
28.5.8	<code>PMC0_GetPMC0PowerModeStatusFlags</code>	593
28.5.9	<code>PMC0_GetPMC0PowerTransitionStatus</code>	593
28.5.10	<code>PMC0_GetPMC1PowerModeStatusFlags</code>	594
28.5.11	<code>PMC0_GetPMC1PowerTransitionStatus</code>	594
28.5.12	<code>PMC0_GetStatusFlags</code>	594
28.5.13	<code>PMC0_EnableLowVoltDetectInterrupt</code>	594
28.5.14	<code>PMC0_DisableLowVoltDetectInterrupt</code>	595
28.5.15	<code>PMC0_ClearLowVoltDetectFlag</code>	595
28.5.16	<code>PMC0_EnableHighVoltDetectInterrupt</code>	595
28.5.17	<code>PMC0_DisableHighVoltDetectInterrupt</code>	595
28.5.18	<code>PMC0_ClearHighVoltDetectFlag</code>	595
28.5.19	<code>PMC0_EnableLowVoltDetectReset</code>	595
28.5.20	<code>PMC0_EnableHighVoltDetectReset</code>	596
28.5.21	<code>PMC0_ClearPadsIsolation</code>	597
28.5.22	<code>PMC0_PowerOnPmc1</code>	597
28.5.23	<code>PMC0_EnableWaitLdoOkSignal</code>	597
28.5.24	<code>PMC0_EnablePmc1LdoRegulator</code>	597
28.5.25	<code>PMC0_EnablePmc1RBBMode</code>	598
28.5.26	<code>PMC0_SetBiasConfig</code>	598
28.5.27	<code>PMC0_ConfigureSramBankPowerDown</code>	598
28.5.28	<code>PMC0_ConfigureSramBankPowerDownStopMode</code>	598
28.5.29	<code>PMC0_ConfigureSramBankPowerDownStandbyMode</code>	599
28.5.30	<code>PMC0_EnableTemperatureSensor</code>	599
28.5.31	<code>PMC0_SetTemperatureSensorMode</code>	600

Chapter 29 PORT: Port Control and Interrupts

29.1	Overview	602
29.2	Macro Definition Documentation	603
29.2.1	<code>FSL_PORT_DRIVER_VERSION</code>	603
29.3	Typedef Documentation	603
29.3.1	<code>port_interrupt_t</code>	603

Section No.	Title	Page No.
29.4 Enumeration Type Documentation		603
29.4.1 _port_interrupt		603
29.5 Function Documentation		604
29.5.1 PORT_SetPinInterruptConfig		604
29.5.2 PORT_GetPinsInterruptFlags		604
29.5.3 PORT_ClearPinsInterruptFlags		605

Chapter 30 QSPI: Quad Serial Peripheral Interface

30.1 Overview		606
30.2 Quad Serial Peripheral Interface Driver		607
30.2.1 Overview		607
30.2.2 Data Structure Documentation		612
30.2.3 Macro Definition Documentation		615
30.2.4 Typedef Documentation		615
30.2.5 Enumeration Type Documentation		615
30.2.6 Function Documentation		618

Chapter 31 SAI: Serial Audio Interface

31.1 Overview		628
31.2 Typical configurations		628
31.3 Typical use case		629
31.3.1 SAI Send/receive using an interrupt method		629
31.3.2 SAI Send/receive using a DMA method		629
31.4 SAI Driver		630
31.4.1 Overview		630
31.4.2 Data Structure Documentation		638
31.4.3 Macro Definition Documentation		642
31.4.4 Enumeration Type Documentation		642
31.4.5 Function Documentation		647

Chapter 32 SEMA42: Hardware Semaphores Driver

32.1 Overview		671
32.2 Typical use case		671
32.3 Macro Definition Documentation		673
32.3.1 SEMA42_GATE_NUM_RESET_ALL		673
32.3.2 SEMA42_GATEn		673

Section No.	Title	Page No.
32.4 Enumeration Type Documentation		673
32.4.1 anonymous enum		673
32.4.2 _sema42_gate_status		673
32.5 Function Documentation		674
32.5.1 SEMA42_Init		674
32.5.2 SEMA42_Deinit		674
32.5.3 SEMA42_TryLock		674
32.5.4 SEMA42_Lock		675
32.5.5 SEMA42_Unlock		676
32.5.6 SEMA42_GetGateStatus		676
32.5.7 SEMA42_ResetGate		676
32.5.8 SEMA42_ResetAllGates		677
 Chapter 33 TPM: Timer PWM Module		
33.1 Overview		678
33.2 Introduction of TPM		678
33.2.1 Initialization and deinitialization		678
33.2.2 PWM Operations		678
33.2.3 Input capture operations		679
33.2.4 Output compare operations		679
33.2.5 Quad decode		679
33.2.6 Fault operation		679
33.2.7 Status		679
33.2.8 Interrupt		679
33.3 Typical use case		680
33.3.1 PWM output		680
33.4 Data Structure Documentation		685
33.4.1 struct _tpm_chnl_pwm_signal_param		685
33.4.2 struct _tpm_dual_edge_capture_param		686
33.4.3 struct _tpm_phase_param		687
33.4.4 struct _tpm_config		687
33.5 Macro Definition Documentation		688
33.5.1 FSL TPM DRIVER VERSION		688
33.6 Typedef Documentation		688
33.6.1 tpm_chnl_t		688
33.6.2 tpm_pwm_level_select_t		688
33.6.3 tpm_trigger_select_t		688
33.6.4 tpm_trigger_source_t		688
33.6.5 tpm_ext_trigger_polarity_t		689

Section No.	Title	Page No.
33.6.6	<code>tpm_dual_edge_capture_param_t</code>	689
33.6.7	<code>tpm_quad_decode_mode_t</code>	689
33.6.8	<code>tpm_config_t</code>	689
33.7	Enumeration Type Documentation	689
33.7.1	<code>_tpm_chnl</code>	689
33.7.2	<code>_tpm_pwm_mode</code>	690
33.7.3	<code>_tpm_pwm_level_select</code>	690
33.7.4	<code>_tpm_pwm_pause_level_select</code>	690
33.7.5	<code>_tpm_chnl_control_bit_mask</code>	690
33.7.6	<code>_tpm_trigger_select</code>	691
33.7.7	<code>_tpm_trigger_source</code>	691
33.7.8	<code>_tpm_ext_trigger_polarity</code>	691
33.7.9	<code>_tpm_output_compare_mode</code>	691
33.7.10	<code>_tpm_input_capture_edge</code>	692
33.7.11	<code>_tpm_quad_decode_mode</code>	692
33.7.12	<code>_tpm_phase_polarity</code>	692
33.7.13	<code>_tpm_clock_source</code>	692
33.7.14	<code>_tpm_clock_prescale</code>	692
33.7.15	<code>_tpm_interrupt_enable</code>	693
33.7.16	<code>_tpm_status_flags</code>	693
33.8	Function Documentation	693
33.8.1	<code>TPM_Init</code>	693
33.8.2	<code>TPM_Deinit</code>	694
33.8.3	<code>TPM_GetDefaultConfig</code>	694
33.8.4	<code>TPM_CalculateCounterClkDiv</code>	694
33.8.5	<code>TPM_SetupPwm</code>	695
33.8.6	<code>TPM_UpdatePwmDutycycle</code>	695
33.8.7	<code>TPM_UpdateChnlEdgeLevelSelect</code>	696
33.8.8	<code>TPM_GetChannelContorlBits</code>	696
33.8.9	<code>TPM_DisableChannel</code>	697
33.8.10	<code>TPM_EnableChannel</code>	697
33.8.11	<code>TPM_SetupInputCapture</code>	697
33.8.12	<code>TPM_SetupOutputCompare</code>	698
33.8.13	<code>TPM_SetupDualEdgeCapture</code>	698
33.8.14	<code>TPM_SetupQuadDecode</code>	699
33.8.15	<code>TPM_SetChannelPolarity</code>	699
33.8.16	<code>TPM_EnableChannelExtTrigger</code>	699
33.8.17	<code>TPM_EnableInterrupts</code>	700
33.8.18	<code>TPM_DisableInterrupts</code>	700
33.8.19	<code>TPM_GetEnabledInterrupts</code>	700
33.8.20	<code>TPM_GetChannelValue</code>	700
33.8.21	<code>TPM_GetStatusFlags</code>	701
33.8.22	<code>TPM_ClearStatusFlags</code>	701

Section No.	Title	Page No.
33.8.23	TPM_SetTimerPeriod	701
33.8.24	TPM_GetCurrentTimerCount	702
33.8.25	TPM_StartTimer	702
33.8.26	TPM_StopTimer	702
33.8.27	TPM_Reset	703

Chapter 34 TRGMUX: Trigger Mux Driver

34.1	Overview	704
34.2	Typical use case	704
34.3	Macro Definition Documentation	704
34.3.1	FSL_TRGMUX_DRIVER_VERSION	704
34.4	Enumeration Type Documentation	705
34.4.1	anonymous enum	705
34.4.2	_trgmux_trigger_input	705
34.5	Function Documentation	705
34.5.1	TRGMUX_LockRegister	705
34.5.2	TRGMUX_SetTriggerSource	705

Chapter 35 TRNG: True Random Number Generator

35.1	TRNG Initialization	707
35.2	Get random data from TRNG	707

Chapter 36 TSTMR: Timestamp Timer Driver

36.1	Overview	708
36.2	Function Documentation	708
36.2.1	TSTMR_ReadTimeStamp	708
36.2.2	TSTMR_DelayUs	708

Chapter 37 WDOG32: 32-bit Watchdog Timer

37.1	Overview	710
37.2	Typical use case	710
37.3	Data Structure Documentation	712
37.3.1	struct _wdog32_work_mode	712
37.3.2	struct _wdog32_config	712

Section No.	Title	Page No.
37.4 Macro Definition Documentation		713
37.4.1 FSL_WDOG32_DRIVER_VERSION		713
37.5 Typedef Documentation		713
37.5.1 wdog32_clock_source_t		713
37.5.2 wdog32_clock_prescaler_t		713
37.5.3 wdog32_work_mode_t		713
37.5.4 wdog32_test_mode_t		713
37.5.5 wdog32_config_t		713
37.6 Enumeration Type Documentation		713
37.6.1 _wdog32_clock_source		713
37.6.2 _wdog32_clock_prescaler		713
37.6.3 _wdog32_test_mode		714
37.6.4 _wdog32_interrupt_enable_t		714
37.6.5 _wdog32_status_flags_t		714
37.7 Function Documentation		714
37.7.1 WDOG32_GetDefaultConfig		714
37.7.2 WDOG32_Init		715
37.7.3 WDOG32_Deinit		715
37.7.4 WDOG32_Unlock		716
37.7.5 WDOG32_Enable		716
37.7.6 WDOG32_Disable		716
37.7.7 WDOG32_EnableInterrupts		717
37.7.8 WDOG32_DisableInterrupts		717
37.7.9 WDOG32_GetStatusFlags		717
37.7.10 WDOG32_ClearStatusFlags		718
37.7.11 WDOG32_SetTimeoutValue		718
37.7.12 WDOG32_SetWindowValue		719
37.7.13 WDOG32_Refresh		719
37.7.14 WDOG32_GetCounterValue		719

Chapter 38 Debug Console

38.1 Overview		720
38.2 Function groups		720
38.2.1 Initialization		720
38.2.2 Advanced Feature		721
38.2.3 SDK_DEBUGCONSOLE and SDK_DEBUGCONSOLE_UART		725
38.3 Typical use case		726
38.4 Macro Definition Documentation		728
38.4.1 DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN		728

Section No.	Title	Page No.
38.4.2	DEBUGCONSOLE_REDIRECT_TO_SDK	728
38.4.3	DEBUGCONSOLE_DISABLE	728
38.4.4	SDK_DEBUGCONSOLE	728
38.4.5	PRINTF	728
38.5	Function Documentation	728
38.5.1	DbgConsole_Init	728
38.5.2	DbgConsole_Deinit	729
38.5.3	DbgConsole_EnterLowpower	729
38.5.4	DbgConsole_ExitLowpower	730
38.5.5	DbgConsole_Printf	730
38.5.6	DbgConsole_Vprintf	730
38.5.7	DbgConsole_Putchar	730
38.5.8	DbgConsole_Scanf	731
38.5.9	DbgConsole_Getchar	731
38.5.10	DbgConsole_BlockingPrintf	732
38.5.11	DbgConsole_BlockingVprintf	732
38.5.12	DbgConsole_Flush	732
38.5.13	DbgConsole_TryGetchar	733
38.6	debug console configuration	735
38.6.1	Overview	735
38.6.2	Macro Definition Documentation	736
 Chapter 39 Notification Framework		
39.1	Overview	738
39.2	Notifier Overview	738
39.3	Data Structure Documentation	741
39.3.1	struct _notifier_notification_block	741
39.3.2	struct _notifier_callback_config	741
39.3.3	struct _notifier_handle	742
39.4	Typedef Documentation	743
39.4.1	notifier_policy_t	743
39.4.2	notifier_notification_type_t	743
39.4.3	notifier_callback_type_t	743
39.4.4	notifier_user_config_t	744
39.4.5	notifier_user_function_t	744
39.4.6	notifier_notification_block_t	744
39.4.7	notifier_callback_t	744
39.4.8	notifier_callback_config_t	745
39.4.9	notifier_handle_t	745

Section No.	Title	Page No.
39.5 Enumeration Type Documentation		745
39.5.1 <code>_notifier_status</code>		745
39.5.2 <code>_notifier_policy</code>		745
39.5.3 <code>_notifier_notification_type</code>		746
39.5.4 <code>_notifier_callback_type</code>		746
39.6 Function Documentation		746
39.6.1 <code>NOTIFIER_CreateHandle</code>		746
39.6.2 <code>NOTIFIER_SwitchConfig</code>		747
39.6.3 <code>NOTIFIER_GetErrorCallbackIndex</code>		748
 Chapter 40 Shell		
40.1 Overview		749
40.2 Function groups		749
40.2.1 Initialization		749
40.2.2 Advanced Feature		749
40.2.3 Shell Operation		749
40.3 Data Structure Documentation		751
40.3.1 <code>struct _shell_command</code>		751
40.4 Macro Definition Documentation		752
40.4.1 <code>SHELL_NON_BLOCKING_MODE</code>		752
40.4.2 <code>SHELL_AUTO_COMPLETE</code>		752
40.4.3 <code>SHELL_BUFFER_SIZE</code>		752
40.4.4 <code>SHELL_MAX_ARGS</code>		752
40.4.5 <code>SHELL_HISTORY_COUNT</code>		752
40.4.6 <code>SHELL_HANDLE_SIZE</code>		752
40.4.7 <code>SHELL_USE_COMMON_TASK</code>		753
40.4.8 <code>SHELL_TASK_PRIORITY</code>		753
40.4.9 <code>SHELL_TASK_STACK_SIZE</code>		753
40.4.10 <code>SHELL_HANDLE_DEFINE</code>		753
40.4.11 <code>SHELL_COMMAND_DEFINE</code>		753
40.4.12 <code>SHELL_COMMAND</code>		754
40.5 Typedef Documentation		754
40.5.1 <code>cmd_function_t</code>		754
40.5.2 <code>shell_command_t</code>		754
40.6 Enumeration Type Documentation		754
40.6.1 <code>_shell_status</code>		754
40.7 Function Documentation		755
40.7.1 <code>SHELL_Init</code>		755

Section No.	Title	Page No.
40.7.2	<code>SHELL_RegisterCommand</code>	755
40.7.3	<code>SHELL_UnregisterCommand</code>	756
40.7.4	<code>SHELL_Write</code>	756
40.7.5	<code>SHELL_Printf</code>	757
40.7.6	<code>SHELL_WriteSynchronization</code>	757
40.7.7	<code>SHELL_PrintfSynchronization</code>	757
40.7.8	<code>SHELL_ChangePrompt</code>	758
40.7.9	<code>SHELL_PrintPrompt</code>	758
40.7.10	<code>SHELL_Task</code>	758
40.7.11	<code>SHELL_checkRunningInIsr</code>	759

Chapter 41 CODEC Driver

41.1	Overview	760
41.2	CODEC Common Driver	761
41.2.1	Overview	761
41.2.2	Data Structure Documentation	766
41.2.3	Macro Definition Documentation	767
41.2.4	Typedef Documentation	767
41.2.5	Enumeration Type Documentation	767
41.2.6	Function Documentation	772
41.3	CODEC I2C Driver	778
41.3.1	Overview	778
41.3.2	Data Structure Documentation	779
41.3.3	Typedef Documentation	779
41.3.4	Enumeration Type Documentation	779
41.3.5	Function Documentation	780

Chapter 42 Serial Manager

42.1	Overview	783
42.2	Data Structure Documentation	786
42.2.1	<code>struct _serial_manager_config</code>	786
42.2.2	<code>struct _serial_manager_callback_message</code>	787
42.3	Macro Definition Documentation	787
42.3.1	<code>SERIAL_MANAGER_WRITE_TIME_DELAY_DEFAULT_VALUE</code>	787
42.3.2	<code>SERIAL_MANAGER_READ_TIME_DELAY_DEFAULT_VALUE</code>	787
42.3.3	<code>SERIAL_MANAGER_USE_COMMON_TASK</code>	787
42.3.4	<code>SERIAL_MANAGER_HANDLE_SIZE</code>	787
42.3.5	<code>SERIAL_MANAGER_HANDLE_DEFINE</code>	787
42.3.6	<code>SERIAL_MANAGER_WRITE_HANDLE_DEFINE</code>	788

Section No.	Title	Page No.
42.3.7	SERIAL_MANAGER_READ_HANDLE_DEFINE	788
42.3.8	SERIAL_MANAGER_TASK_PRIORITY	789
42.3.9	SERIAL_MANAGER_TASK_STACK_SIZE	789
42.4	Enumeration Type Documentation	789
42.4.1	_serial_port_type	789
42.4.2	_serial_manager_type	789
42.4.3	_serial_manager_status	789
42.5	Function Documentation	790
42.5.1	SerialManager_Init	790
42.5.2	SerialManager_Deinit	791
42.5.3	SerialManager_OpenWriteHandle	791
42.5.4	SerialManager_CloseWriteHandle	793
42.5.5	SerialManager_OpenReadHandle	794
42.5.6	SerialManager_CloseReadHandle	795
42.5.7	SerialManager_WriteBlocking	795
42.5.8	SerialManager_ReadBlocking	796
42.5.9	SerialManager_WriteNonBlocking	797
42.5.10	SerialManager_ReadNonBlocking	797
42.5.11	SerialManager_TryRead	798
42.5.12	SerialManager_CancelWriting	799
42.5.13	SerialManager_CancelReading	799
42.5.14	SerialManager_InstallTxCallback	800
42.5.15	SerialManager_InstallRxCallback	800
42.5.16	SerialManager_needPollingIsr	802
42.5.17	SerialManager_EnterLowpower	802
42.5.18	SerialManager_ExitLowpower	802
42.5.19	SerialManager_SetLowpowerCriticalCb	803

Chapter 43 Lpspi_cmsis_driver

43.1	Function groups	804
43.1.1	LPSPI CMSIS GetVersion Operation	804
43.1.2	LPSPI CMSIS GetCapabilities Operation	804
43.1.3	LPSPI CMSIS Initialize and Uninitialize Operation	804
43.1.4	LPSPI Transfer Operation	804
43.1.5	LPSPI Status Operation	804
43.1.6	LPSPI CMSIS Control Operation	805
43.2	Typical use case	805
43.2.1	Master Operation	805
43.2.2	Slave Operation	805

Section No.	Title	Page No.
Chapter 44 Lpuart_cmsis_driver		
44.1 Function groups		806
44.1.1 LPUART CMSIS GetVersion Operation		806
44.1.2 LPUART CMSIS GetCapabilities Operation		806
44.1.3 LPUART CMSIS Initialize and Uninitialize Operation		806
44.1.4 LPUART CMSIS Transfer Operation		806
44.1.5 LPUART CMSIS Status Operation		807
44.1.6 LPUART CMSIS Control Operation		807
Chapter 45 Flexio_edma_i2s		
45.1 Overview		808
45.2 Data Structure Documentation		809
45.2.1 struct _flexio_i2s_edma_handle		809
45.3 Macro Definition Documentation		810
45.3.1 FSL_FLEXIO_I2S_EDMA_DRIVER_VERSION		810
45.4 Function Documentation		810
45.4.1 FLEXIO_I2S_TransferTxCreateHandleEDMA		810
45.4.2 FLEXIO_I2S_TransferRxCreateHandleEDMA		810
45.4.3 FLEXIO_I2S_TransferSetFormatEDMA		811
45.4.4 FLEXIO_I2S_TransferSendEDMA		811
45.4.5 FLEXIO_I2S_TransferReceiveEDMA		812
45.4.6 FLEXIO_I2S_TransferAbortSendEDMA		812
45.4.7 FLEXIO_I2S_TransferAbortReceiveEDMA		812
45.4.8 FLEXIO_I2S_TransferGetSendCountEDMA		813
45.4.9 FLEXIO_I2S_TransferGetReceiveCountEDMA		813
Chapter 46 Flexio_edma_spi		
46.1 Overview		814
46.2 Data Structure Documentation		815
46.2.1 struct _flexio_spi_master_edma_handle		815
46.3 Macro Definition Documentation		815
46.3.1 FSL_FLEXIO_SPI_EDMA_DRIVER_VERSION		815
46.4 Typedef Documentation		816
46.4.1 flexio_spi_master_edma_handle_t		816
46.4.2 flexio_spi_slave_edma_handle_t		816
46.5 Function Documentation		816

Section No.	Title	Page No.
46.5.1	FLEXIO_SPI_MasterTransferCreateHandleEDMA	816
46.5.2	FLEXIO_SPI_MasterTransferEDMA	816
46.5.3	FLEXIO_SPI_MasterTransferAbortEDMA	817
46.5.4	FLEXIO_SPI_MasterTransferGetCountEDMA	817
46.5.5	FLEXIO_SPI_SlaveTransferCreateHandleEDMA	818
46.5.6	FLEXIO_SPI_SlaveTransferEDMA	819
46.5.7	FLEXIO_SPI_SlaveTransferAbortEDMA	819
46.5.8	FLEXIO_SPI_SlaveTransferGetCountEDMA	820

Chapter 47 Flexio_edma_uart

47.1	Overview	821
47.2	Data Structure Documentation	822
47.2.1	struct _flexio_uart_edma_handle	822
47.3	Macro Definition Documentation	822
47.3.1	FSL_FLEXIO_UART_EDMA_DRIVER_VERSION	822
47.4	Typedef Documentation	823
47.4.1	flexio_uart_edma_transfer_callback_t	823
47.5	Function Documentation	823
47.5.1	FLEXIO_UART_TransferCreateHandleEDMA	823
47.5.2	FLEXIO_UART_TransferSendEDMA	823
47.5.3	FLEXIO_UART_TransferReceiveEDMA	824
47.5.4	FLEXIO_UART_TransferAbortSendEDMA	824
47.5.5	FLEXIO_UART_TransferAbortReceiveEDMA	825
47.5.6	FLEXIO_UART_TransferGetSendCountEDMA	826
47.5.7	FLEXIO_UART_TransferGetReceiveCountEDMA	826

Chapter 48 Lpspi_edma_driver

48.1	Overview	828
48.2	Data Structure Documentation	829
48.2.1	struct _lpspi_master_edma_handle	829
48.2.2	struct _lpspi_slave_edma_handle	831
48.3	Macro Definition Documentation	833
48.3.1	FSL_LPSPI_EDMA_DRIVER_VERSION	833
48.4	Typedef Documentation	833
48.4.1	lpspi_master_edma_transfer_callback_t	833
48.4.2	lpspi_slave_edma_transfer_callback_t	834

Section No.	Title	Page No.
48.5 Function Documentation		834
48.5.1 LPSPI_MasterTransferCreateHandleEDMA		834
48.5.2 LPSPI_MasterTransferEDMA		835
48.5.3 LPSPI_MasterTransferPrepareEDMALite		835
48.5.4 LPSPI_MasterTransferEDMALite		836
48.5.5 LPSPI_MasterTransferAbortEDMA		837
48.5.6 LPSPI_MasterTransferGetCountEDMA		837
48.5.7 LPSPI_SlaveTransferCreateHandleEDMA		837
48.5.8 LPSPI_SlaveTransferEDMA		838
48.5.9 LPSPI_SlaveTransferAbortEDMA		839
48.5.10 LPSPI_SlaveTransferGetCountEDMA		840

Chapter 49 LPSPI FreeRTOS Driver

49.1 Overview		841
49.2 Macro Definition Documentation		841
49.2.1 FSL_LPSPI_FREERTOS_DRIVER_VERSION		841
49.3 Function Documentation		841
49.3.1 LPSPI_RTOS_Init		841
49.3.2 LPSPI_RTOS_Deinit		842
49.3.3 LPSPI_RTOS_Transfer		842

Chapter 50 Lpuart_edma_driver

50.1 Overview		843
50.2 Data Structure Documentation		844
50.2.1 struct _lpuart_edma_handle		844
50.3 Macro Definition Documentation		844
50.3.1 FSL_LPUART_EDMA_DRIVER_VERSION		844
50.4 Typedef Documentation		845
50.4.1 lpuart_edma_transfer_callback_t		845
50.5 Function Documentation		845
50.5.1 LPUART_TransferCreateHandleEDMA		845
50.5.2 LPUART_SendEDMA		845
50.5.3 LPUART_ReceiveEDMA		846
50.5.4 LPUART_TransferAbortSendEDMA		846
50.5.5 LPUART_TransferAbortReceiveEDMA		847
50.5.6 LPUART_TransferGetSendCountEDMA		847
50.5.7 LPUART_TransferGetReceiveCountEDMA		847
50.5.8 LPUART_TransferEdmaHandleIRQ		848

Section No.	Title	Page No.
Chapter 51 Lpuart_freertos_driver		
51.1 Overview	849	
51.2 Data Structure Documentation	850	
51.2.1 struct _lpuart_rtos_config	850	
51.3 Macro Definition Documentation	850	
51.3.1 FSL_LPUART_FREERTOS_DRIVER_VERSION	850	
51.4 Typedef Documentation	851	
51.4.1 lpuart_rtos_config_t	851	
51.5 Function Documentation	851	
51.5.1 LPUART_RTOS_Init	851	
51.5.2 LPUART_RTOS_Deinit	851	
51.5.3 LPUART_RTOS_Send	851	
51.5.4 LPUART_RTOS_Receive	852	
51.5.5 LPUART_RTOS_SetRxTimeout	852	
51.5.6 LPUART_RTOS_SetTxTimeout	852	
Chapter 52 Ltc_edma_driver		
52.1 Overview	853	
52.2 Data Structure Documentation	853	
52.2.1 struct _ltc_edma_handle	853	
52.3 Macro Definition Documentation	855	
52.3.1 FSL_LTC_EDMA_DRIVER_VERSION	855	
52.4 Typedef Documentation	856	
52.4.1 ltc_edma_callback_t	856	
52.4.2 ltc_edma_state_machine_t	856	
52.5 Function Documentation	856	
52.5.1 LTC_CreateHandleEDMA	856	
Chapter 53 Ltc_edma_driver_aes		
53.1 Overview	857	
53.2 Function Documentation	857	
53.2.1 LTC_AES_EncryptEcbEDMA	857	
53.2.2 LTC_AES_DecryptEcbEDMA	858	
53.2.3 LTC_AES_EncryptCbcEDMA	859	

Section No.	Title	Page No.
53.2.4	LTC_AES_DecryptCbcEDMA	860
53.2.5	LTC_AES_CryptCtrEDMA	861
Chapter 54 Qspi_edma_driver		
54.1	Overview	863
54.2	Data Structure Documentation	864
54.2.1	struct _qspi_edma_handle	864
54.3	Macro Definition Documentation	864
54.3.1	FSL_QSPI_EDMA_DRIVER_VERSION	864
54.4	Function Documentation	864
54.4.1	QSPI_TransferTxCreateHandleEDMA	864
54.4.2	QSPI_TransferRxCreateHandleEDMA	865
54.4.3	QSPI_TransferSendEDMA	865
54.4.4	QSPI_TransferReceiveEDMA	865
54.4.5	QSPI_TransferAbortSendEDMA	866
54.4.6	QSPI_TransferAbortReceiveEDMA	866
54.4.7	QSPI_TransferGetSendCountEDMA	866
54.4.8	QSPI_TransferGetReceiveCountEDMA	867
54.5	SAI EDMA Driver	868
54.5.1	Overview	868
54.5.2	Data Structure Documentation	869
54.5.3	Enumeration Type Documentation	870
54.5.4	Function Documentation	871
54.6	Da7212	880
54.6.1	Overview	880
54.6.2	Data Structure Documentation	883
54.6.3	Macro Definition Documentation	885
54.6.4	Enumeration Type Documentation	885
54.6.5	Function Documentation	887
54.6.6	Da7212_adapter	892
54.6.7	CODEC Adapter	900
54.6.8	Sgtl5000_adapter	901
54.6.9	Wm8960_adapter	909
54.7	Sgtl5000	917
54.7.1	Overview	917
54.7.2	Data Structure Documentation	919
54.7.3	Macro Definition Documentation	921
54.7.4	Typedef Documentation	921
54.7.5	Enumeration Type Documentation	921

Section No.	Title	Page No.
54.7.6	Function Documentation	923
54.8	Wm8960	929
54.8.1	Overview	929
54.8.2	Data Structure Documentation	933
54.8.3	Macro Definition Documentation	934
54.8.4	Typedef Documentation	934
54.8.5	Enumeration Type Documentation	934
54.8.6	Function Documentation	937
54.9	Serial_port_swo	943
54.9.1	Overview	943
54.9.2	Data Structure Documentation	943
54.9.3	Enumeration Type Documentation	944
54.10	Serial_port_uart	945
54.10.1	Overview	945
54.10.2	Enumeration Type Documentation	945

Chapter 1

Introduction

The MCUXpresso Software Development Kit (MCUXpresso SDK) is a collection of software enablement for NXP Microcontrollers that includes peripheral drivers, multicore support and integrated RTOS support for FreeRTOSTM. In addition to the base enablement, the MCUXpresso SDK is augmented with demo applications, driver example projects, and API documentation to help users quickly leverage the support provided by MCUXpresso SDK. The [MCUXpresso SDK Web Builder](#) is available to provide access to all MCUXpresso SDK packages. See the *MCUXpresso Software Development Kit (SDK) Release Notes* (document MCUXSDKRNN) in the Supported Devices section at [MCUXpresso-SDK: Software Development Kit for MCUXpresso](#) for details.

The MCUXpresso SDK is built with the following runtime software components:

- Arm[®] and DSP standard libraries, and CMSIS-compliant device header files which provide direct access to the peripheral registers.
- Peripheral drivers that provide stateless, high-performance, ease-of-use APIs. Communication drivers provide higher-level transactional APIs for a higher-performance option.
- RTOS wrapper driver built on top of MCUXpresso SDK peripheral drivers and leverage native RTOS services to better comply to the RTOS cases.
- Real time operation systems (RTOS) for FreeRTOS OS.
- Stacks and middleware in source or object formats including:
- CMSIS-DSP, a suite of common signal processing functions.
- The MCUXpresso SDK comes complete with software examples demonstrating the usage of the peripheral drivers, RTOS wrapper drivers, middleware, and RTOSes.

The peripheral drivers and RTOS driver wrappers can be used across multiple devices within the product family without modification. The configuration items for each driver are encapsulated into C language data structures. Device-specific configuration information is provided as part of the MCUXpresso SDK and need not be modified by the user. If necessary, the user is able to modify the peripheral driver and RTOS wrapper driver configuration during runtime. The driver examples demonstrate how to configure the drivers by passing the proper configuration data to the APIs. The folder structure is organized to reduce the total number of includes required to compile a project.

The rest of this document describes the API references in detail for the peripheral drivers and RTOS wrapper drivers. For the latest version of this and other MCUXpresso SDK documents, see the [mcuxpresso.nxp.com/apidoc/](#).

Deliverable	Location
Demo Applications	<install_dir>/boards/<board_name>/demo_apps
Driver Examples	<install_dir>/boards/<board_name>/driver_examples
Documentation	<install_dir>/docs
Middleware	<install_dir>/middleware
Drivers	<install_dir>/<device_name>/drivers/
CMSIS Standard Arm Cortex-M Headers, math and DSP Libraries	<install_dir>/CMSIS
Device Startup and Linker	<install_dir>/<device_name>/<toolchain>/
MCUXpresso SDK Utilities	<install_dir>/devices/<device_name>/utilities
RTOS Kernel Code	<install_dir>/rtos

MCUXpresso SDK Folder Structure

Chapter 2

Trademarks

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EM-BRACE, GREENCHIP, HITAG, I2C BUS,ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4M-OBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TD-MI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2021 NXP B.V.

Chapter 3


Architectural Overview

This chapter provides the architectural overview for the MCUXpresso Software Development Kit (MCUXpresso SDK). It describes each layer within the architecture and its associated components.

Overview

The MCUXpresso SDK architecture consists of five key components listed below.

1. The Arm Cortex Microcontroller Software Interface Standard (CMSIS) CORE compliance device-specific header files, SOC Header, and CMSIS math/DSP libraries.
2. Peripheral Drivers
3. Real-time Operating Systems (RTOS)
4. Stacks and Middleware that integrate with the MCUXpresso SDK
5. Demo Applications based on the MCUXpresso SDK



MCU header files

Each supported MCU device in the MCUXpresso SDK has an overall System-on Chip (SoC) memory-

mapped header file. This header file contains the memory map and register base address for each peripheral and the IRQ vector table with associated vector numbers. The overall SoC header file provides access to the peripheral registers through pointers and predefined bit masks. In addition to the overall SoC memory-mapped header file, the MCUXpresso SDK includes a feature header file for each device. The feature header file allows NXP to deliver a single software driver for a given peripheral. The feature file ensures that the driver is properly compiled for the target SOC.

CMSIS Support

Along with the SoC header files and peripheral extension header files, the MCUXpresso SDK also includes common CMSIS header files for the Arm Cortex-M core and the math and DSP libraries from the latest CMSIS release. The CMSIS DSP library source code is also included for reference.

MCUXpresso SDK Peripheral Drivers

The MCUXpresso SDK peripheral drivers mainly consist of low-level functional APIs for the MCU product family on-chip peripherals and also of high-level transactional APIs for some bus drivers/DM-A driver/eDMA driver to quickly enable the peripherals and perform transfers.

All MCUXpresso SDK peripheral drivers only depend on the CMSIS headers, device feature files, fsl_common.h, and fsl_clock.h files so that users can easily pull selected drivers and their dependencies into projects. With the exception of the clock/power-relevant peripherals, each peripheral has its own driver. Peripheral drivers handle the peripheral clock gating/ungating inside the drivers during initialization and deinitialization respectively.

Low-level functional APIs provide common peripheral functionality, abstracting the hardware peripheral register accesses into a set of stateless basic functional operations. These APIs primarily focus on the control, configuration, and function of basic peripheral operations. The APIs hide the register access details and various MCU peripheral instantiation differences so that the application can be abstracted from the low-level hardware details. The API prototypes are intentionally similar to help ensure easy portability across supported MCUXpresso SDK devices.

Transactional APIs provide a quick method for customers to utilize higher-level functionality of the peripherals. The transactional APIs utilize interrupts and perform asynchronous operations without user intervention. Transactional APIs operate on high-level logic that requires data storage for internal operation context handling. However, the Peripheral Drivers do not allocate this memory space. Rather, the user passes in the memory to the driver for internal driver operation. Transactional APIs ensure the NVIC is enabled properly inside the drivers. The transactional APIs do not meet all customer needs, but provide a baseline for development of custom user APIs.

Note that the transactional drivers never disable an NVIC after use. This is due to the shared nature of interrupt vectors on devices. It is up to the user to ensure that NVIC interrupts are properly disabled after usage is complete.

Interrupt handling for transactional APIs

A double weak mechanism is introduced for drivers with transactional API. The double weak indicates two levels of weak vector entries. See the examples below:

```
PUBWEAK SPI0_IRQHandler  
PUBWEAK SPI0_DriverIRQHandler  
SPI0_IRQHandler
```

```
LDR      R0, =SPI0_DriverIRQHandler  
BX      R0
```

The first level of the weak implementation are the functions defined in the vector table. In the devices/<DEVICE_NAME>/<TOOLCHAIN>/startup_<DEVICE_NAME>.s/.S file, the implementation of the first layer weak function calls the second layer of weak function. The implementation of the second layer weak function (ex. SPI0_DriverIRQHandler) jumps to itself (B). The MCUXpresso SDK drivers with transactional APIs provide the reimplementation of the second layer function inside of the peripheral driver. If the MCUXpresso SDK drivers with transactional APIs are linked into the image, the SPI0_DriverIRQHandler is replaced with the function implemented in the MCUXpresso SDK SPI driver.

The reason for implementing the double weak functions is to provide a better user experience when using the transactional APIs. For drivers with a transactional function, call the transactional APIs and the drivers complete the interrupt-driven flow. Users are not required to redefine the vector entries out of the box. At the same time, if users are not satisfied by the second layer weak function implemented in the MCUXpresso SDK drivers, users can redefine the first layer weak function and implement their own interrupt handler functions to suit their implementation.

The limitation of the double weak mechanism is that it cannot be used for peripherals that share the same vector entry. For this use case, redefine the first layer weak function to enable the desired peripheral interrupt functionality. For example, if the MCU's UART0 and UART1 share the same vector entry, redefine the UART0_UART1_IRQHandler according to the use case requirements.

Feature Header Files

The peripheral drivers are designed to be reusable regardless of the peripheral functional differences from one MCU device to another. An overall Peripheral Feature Header File is provided for the MCUXpresso SDK-supported MCU device to define the features or configuration differences for each sub-family device.

Application

See the *Getting Started with MCUXpresso SDK* document (MCUXSDKGSUG).

Chapter 4

Clock Driver

4.1 Overview

The MCUXpresso SDK provides APIs for MCUXpresso SDK devices' clock operation.

The clock driver supports:

- Clock generator (SOSC, FRO, PLL and so on) configuration
- Clock mux and divider configuration
- Getting clock frequency

Modules

- System Clock Generator (SCG)

Files

- file `fsl_clock.h`

Data Structures

- struct `_cgc_rtd_sys_clk_config`
CGC system clock configuration for RTD. [More...](#)
- struct `_cgc_hifi_sys_clk_config`
CGC system clock configuration for HIFI4 DSP. [More...](#)
- struct `_cgc_lpac_sys_clk_config`
CGC system clock configuration for LPAV. [More...](#)
- struct `_cgc_ddr_sys_clk_config`
CGC system clock configuration for DDR in LPAV. [More...](#)
- struct `_cgc_sosc_config`
CGC system OSC configuration. [More...](#)
- struct `_cgc_fro_config`
CGC FRO clock configuration. [More...](#)
- struct `_cgc_lposc_config`
CGC LPOSC clock configuration. [More...](#)
- struct `_cgc_pll0_config`
CGC PLL0 configuration. [More...](#)
- struct `_cgc_rosoc_config`
CGC RTC OSC configuration. [More...](#)
- struct `_cgc_pll1_config`
CGC PLL1 configuration. [More...](#)
- struct `_cgc_pll4_config`
CGC PLL4 configuration. [More...](#)

Macros

- `#define FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL 0`
Configure whether driver controls clock.
- `#define CGC_PLLPFD_PFD_VAL(pfdClkout, fracValue) ((uint32_t)((uint32_t)(fracValue) << (uint32_t)(pfdClkout)))
CGC (A/S)PLL_PFD[PFDx] value.`
- `#define CGC_PLLPFD_PFD_MASK(pfdClkout) ((uint32_t)((uint32_t)(CGC_PLL0PFDCFG_PFD0_MASK) << (uint32_t)(pfdClkout)))
CGC (A/S)PLL_PFD[PFD] mask.`
- `#define CGC_PLLPFD_PFD_VALID_MASK(pfdClkout) ((uint32_t)((uint32_t)CGC_PLL0PFD-CFG_PFD0_VALID_MASK << (uint32_t)(pfdClkout)))
CGC (A/S)PLL_PFD[PFDx_VALID] mask.`
- `#define CGC_PLLPFD_PFD_CLKGATE_MASK(pfdClkout) ((uint32_t)((uint32_t)CGC_PLL0PFD-FCFG_PFD0_CLKGATE_MASK << (uint32_t)(pfdClkout)))
CGC (A/S)PLL_PFD[PFDx_CLKGATE] mask.`
- `#define PCC_CLKCFG_PCD_MASK (0x7U)`
Re-define PCC register masks and bitfield operations to unify the different namings in the soc header file.
- `#define PCC_PCS_VAL(reg) (((reg)&PCC_CLKCFG_PCS_MASK) >> PCC_CLKCFG_PCS_SHIFT)`
Bitfield values for general PCC registers.
- `#define CLOCK_IP_SOURCE_PCC_INDEX(idx) ((idx) << 8U)`
Clock source index macros for clock_ip_src_t.
- `#define PCC_PCS_AVAIL_MASK (0x2U)`
Define PCC bit available mask for clock_ip_name_t.
- `#define IP_NAME_NON_PCC_FLAG_MASK ((uint32_t)1U << 30)`
Define Non-PCC register flag mask for clock_ip_name_t.
- `#define PCC_REG(name) (*(volatile uint32_t *)((uint32_t)(name) & ~(PCC_PCS_AVAIL_MASK | PCC_PCD_FRAC_AVAIL_MASK)))`
Define PCC register content for clock_ip_name_t.
- `#define GPIO_CLOCKS`
Clock ip name array for GPIO2P.
- `#define SAI_CLOCKS`
Clock ip name array for SAI.
- `#define PCTL_CLOCKS`
Clock ip name array for PCTL.
- `#define LPI2C_CLOCKS`
Clock ip name array for LPI2C.
- `#define I3C_CLOCKS`
Clock ip name array for I3C.
- `#define FLEXIO_CLOCKS`
Clock ip name array for FLEXIO.
- `#define FLEXCAN_CLOCKS`
Clock ip name array for FLEXCAN.
- `#define PDM_CLOCKS`
Clock ip name array for PDM.
- `#define LCDIF_CLOCKS`
Clock ip name array for LCDIF/DCNANO.
- `#define MIPI_DSI_HOST_CLOCKS`
Clock ip name array for MIPI DSI.
- `#define EDMA_CLOCKS`

- `#define EDMA_CHAN_CLOCKS`
Clock ip name array for EDMA.
- `#define LPUART_CLOCKS`
Clock ip name array for LPUART Channels.
- `#define DAC_CLOCKS`
Clock ip name array for DAC.
- `#define LPTMR_CLOCKS`
Clock ip name array for LPTMR.
- `#define LPADC_CLOCKS`
Clock ip name array for LPADC.
- `#define LPSPI_CLOCKS`
Clock ip name array for LPSPI.
- `#define TPM_CLOCKS`
Clock ip name array for TPM.
- `#define LPIT_CLOCKS`
Clock ip name array for LPIT.
- `#define CMP_CLOCKS`
Clock ip name array for CMP.
- `#define WDOG_CLOCKS`
Clock ip name array for MU.
- `#define SEMA42_CLOCKS`
Clock ip name array for SEMA42.
- `#define TPIU_CLOCKS`
Clock ip name array for TPIU.
- `#define FLEXSPI_CLOCKS`
Clock ip name array for QSPI.
- `#define MRT_CLOCKS`
Clock ip name array for MRT.
- `#define BBNSM_CLOCKS`
Clock ip name array for BBNSM.
- `#define PXP_CLOCKS`
Clock ip name array for PXP.
- `#define EPDC_CLOCKS`
Clock ip name array for EPDC.

Typedefs

- `typedef enum _clock_name clock_name_t`
Clock name used to get clock frequency.
- `typedef enum _clock_ip_src clock_ip_src_t`
Clock source for peripherals that support various clock selections.
- `typedef enum _clock_lptmr_src clock_lptmr_src_t`
Clock source for LPTMR.
- `typedef enum _clock_ip_name clock_ip_name_t`
Peripheral clock name definition used for clock gate, clock source and clock divider setting.
- `typedef enum _cgc_sys_clk cgc_sys_clk_t`
CGC system clock type.
- `typedef enum _cgc_rtd_sys_clk_src cgc_rtd_sys_clk_src_t`
CGC system clock source for RTD.
- `typedef enum _cgc_nic_sys_clk_src cgc_nic_sys_clk_src_t`

- `typedef enum _cgc_hifi_sys_clk_src cgc_hifi_sys_clk_src_t`
CGC system clock source for HIFI4 in AD.
- `typedef enum _cgc_lpav_sys_clk_src cgc_lpav_sys_clk_src_t`
CGC system clock source for LPAV.
- `typedef enum _cgc_ddr_sys_clk_src cgc_ddr_sys_clk_src_t`
CGC system clock source for DDR.
- `typedef struct _cgc_rtd_sys_clk_config cgc_rtd_sys_clk_config_t`
CGC system clock configuration for RTD.
- `typedef struct _cgc_hifi_sys_clk_config cgc_hifi_sys_clk_config_t`
CGC system clock configuration for HIFI4 DSP.
- `typedef struct _cgc_lpav_sys_clk_config cgc_lpav_sys_clk_config_t`
CGC system clock configuration for LPAV.
- `typedef struct _cgc_ddr_sys_clk_config cgc_ddr_sys_clk_config_t`
CGC system clock configuration for DDR in LPAV.
- `typedef enum _clock_rtd_clkout_src clock_rtd_clkout_src_t`
CGC clock out configuration (CLKOUTCFG) in RTD.
- `typedef enum _clock_lpav_clkout_src clock_lpav_clkout_src_t`
CGC clock out configuration (CLKOUTCFG) in LPAV.
- `typedef enum _cgc_async_clk cgc_async_clk_t`
CGC asynchronous clock type.
- `typedef enum _cgc_sosc_monitor_mode cgc_sosc_monitor_mode_t`
CGC system OSC monitor mode.
- `typedef enum _cgc_sosc_mode cgc_sosc_mode_t`
OSC work mode.
- `typedef struct _cgc_sosc_config cgc_sosc_config_t`
CGC system OSC configuration.
- `typedef struct _cgc_fro_config cgc_fro_config_t`
CGC FRO clock configuration.
- `typedef struct _cgc_lposc_config cgc_lposc_config_t`
CGC LPOSOC clock configuration.
- `typedef enum _cgc_pll_src cgc_pll_src_t`
CGC PLL clock source.
- `typedef enum _cgc_pll_pfd_clkout cgc_pll_pfd_clkout_t`
CGC PLL PFD clouk out select.
- `typedef enum _cgc_pll0_mult cgc_pll0_mult_t`
PLL0 Multiplication Factor.
- `typedef struct _cgc_pll0_config cgc_pll0_config_t`
CGC PLL0 configuration.
- `typedef enum _cgc_rosc_monitor_mode cgc_rosc_monitor_mode_t`
CGC RTC OSC monitor mode.
- `typedef struct _cgc_rosc_config cgc_rosc_config_t`
CGC RTC OSC configuration.
- `typedef enum _cgc_pll1_mult cgc_pll1_mult_t`
PLL1 Multiplication Factor.
- `typedef struct _cgc_pll1_config cgc_pll1_config_t`
CGC PLL1 configuration.

- `typedef enum _cgc_pll4_mult cgc_pll4_mult_t`
PLL4 Multiplication Factor.
- `typedef struct _cgc_pll4_config cgc_pll4_config_t`
CGC PLL4 configuration.
- `typedef enum _cgc_rtd_audclk_src cgc_rtd_audclk_src_t`
AUD_CLK0 source in RTD.
- `typedef enum _cgc_ad_audclk_src cgc_ad_audclk_src_t`
AUD_CLK1 source in AD.
- `typedef enum _cgc_lpav_audclk_src cgc_lpav_audclk_src_t`
AUD_CLK2 source in LPAV.

Enumerations

- enum `_clock_name` {
 `kCLOCK_Cm33CorePlatClk`,
 `kCLOCK_Cm33BusClk`,
 `kCLOCK_Cm33SlowClk`,
 `kCLOCK_FusionDspCorePlatClk`,
 `kCLOCK_FusionDspBusClk`,
 `kCLOCK_FusionDspSlowClk`,
 `kCLOCK_XbarBusClk`,
 `kCLOCK_HifiDspClk`,
 `kCLOCK_HifiNicPlatClk`,
 `kCLOCK_NicLpavAxiClk`,
 `kCLOCK_NicLpavAhbClk`,
 `kCLOCK_NicLpavBusClk`,
 `kCLOCK_DdrClk`,
 `kCLOCK_SysOscClk`,
 `kCLOCK_FroClk`,
 `kCLOCK_LpOscClk`,
 `kCLOCK_RtcOscClk`,
 `kCLOCK_LvdsClk`,
 `kCLOCK_RtdFroDiv1Clk`,
 `kCLOCK_RtdFroDiv2Clk`,
 `kCLOCK_RtdFroDiv3Clk`,
 `kCLOCK_RtdSysOscDiv1Clk`,
 `kCLOCK_RtdSysOscDiv2Clk`,
 `kCLOCK_RtdSysOscDiv3Clk`,
 `kCLOCK_AdFroDiv1Clk`,
 `kCLOCK_AdFroDiv2Clk`,
 `kCLOCK_AdFroDiv3Clk`,
 `kCLOCK_AdSysOscDiv1Clk`,
 `kCLOCK_AdSysOscDiv2Clk`,
 `kCLOCK_AdSysOscDiv3Clk`,
 `kCLOCK_LpavFroDiv1Clk`,
 `kCLOCK_LpavFroDiv2Clk`,
 `kCLOCK_LpavFroDiv3Clk`,
 `kCLOCK_LpavSysOscDiv1Clk`,
 `kCLOCK_LpavSysOscDiv2Clk`,
 `kCLOCK_LpavSysOscDiv3Clk`,
 `kCLOCK_Pll0Clk`,
 `kCLOCK_Pll1Clk`,
 `kCLOCK_Pll3Clk`,
 `kCLOCK_Pll4Clk`,
 `kCLOCK_Pll0Pfd0Clk`,
 `kCLOCK_Pll0Pfd1Clk`,
 `kCLOCK_Pll0Pfd2Clk`,
 `kCLOCK_Pll0Pfd3Clk`,
 `kCLOCK_Pll1Pfd0Clk`,
 `kCLOCK_Pll1Pfd1Clk`,
 `kCLOCK_Pll1Pfd2Clk`,

`kCLOCK_Pll4Pfd3Div2Clk }`

Clock name used to get clock frequency.

- enum `_clock_ip_src {`

kCLOCK_IpSrcNone = 0U,
kCLOCK_Pcc0PlatIpSrcSysOscDiv1,
kCLOCK_Pcc0PlatIpSrcFroDiv1,
kCLOCK_Pcc0PlatIpSrcCm33Plat,
kCLOCK_Pcc0PlatIpSrcFro,
kCLOCK_Pcc0PlatIpSrcPll0Pfd3,
kCLOCK_Pcc0BusIpSrcLpo = CLOCK_IP_SOURCE_PCC_INDEX(0U) | 1U,
kCLOCK_Pcc0BusIpSrcSysOscDiv2,
kCLOCK_Pcc0BusIpSrcFroDiv2,
kCLOCK_Pcc0BusIpSrcCm33Bus,
kCLOCK_Pcc0BusIpSrcPll1Pfd1Div,
kCLOCK_Pcc0BusIpSrcPll0Pfd2Div,
kCLOCK_Pcc0BusIpSrcPll0Pfd1Div,
kCLOCK_Pcc1PlatIpSrcSysOscDiv1,
kCLOCK_Pcc1PlatIpSrcFroDiv1,
kCLOCK_Pcc1PlatIpSrcCm33Plat,
kCLOCK_Pcc1PlatIpSrcFro,
kCLOCK_Pcc1PlatIpSrcPll0Pfd3,
kCLOCK_Pcc1BusIpSrcLpo = CLOCK_IP_SOURCE_PCC_INDEX(1U) | 1U,
kCLOCK_Pcc1BusIpSrcSysOscDiv2,
kCLOCK_Pcc1BusIpSrcFroDiv2,
kCLOCK_Pcc1BusIpSrcCm33Bus,
kCLOCK_Pcc1BusIpSrcPll1VcoDiv,
kCLOCK_Pcc1BusIpSrcPll0Pfd2Div,
kCLOCK_Pcc1BusIpSrcPll0Pfd1Div,
kCLOCK_Pcc2BusIpSrcLpo = CLOCK_IP_SOURCE_PCC_INDEX(2U) | 1U,
kCLOCK_Pcc2BusIpSrcSysOscDiv3,
kCLOCK_Pcc2BusIpSrcFroDiv3,
kCLOCK_Pcc2BusIpSrcFusionDspBus,
kCLOCK_Pcc2BusIpSrcPll1VcoDiv,
kCLOCK_Pcc2BusIpSrcPll0Pfd2Div,
kCLOCK_Pcc2BusIpSrcPll0Pfd1Div,
kCLOCK_Pcc3BusIpSrcLpo = CLOCK_IP_SOURCE_PCC_INDEX(3U) | 1U,
kCLOCK_Pcc3BusIpSrcSysOscDiv2,
kCLOCK_Pcc3BusIpSrcFroDiv2,
kCLOCK_Pcc3BusIpSrcXbarBus = CLOCK_IP_SOURCE_PCC_INDEX(3U) | 4U,
kCLOCK_Pcc3BusIpSrcPll3Pfd1Div1,
kCLOCK_Pcc3BusIpSrcPll3Pfd0Div2,
kCLOCK_Pcc3BusIpSrcPll3Pfd0Div1,
kCLOCK_Pcc4PlatIpSrcSysOscDiv1,
kCLOCK_Pcc4PlatIpSrcFroDiv1,
kCLOCK_Pcc4PlatIpSrcPll3Pfd3Div2,
kCLOCK_Pcc4PlatIpSrcPll3Pfd3Div1,
kCLOCK_Pcc4PlatIpSrcPll3Pfd2Div2,
kCLOCK_Pcc4PlatIpSrcPll3Pfd2Div1,
kCLOCK_Pcc4PlatIpSrcPll3Pfd1Div2,

`kCLOCK_LpavTpm8ClkSrcPll4Pfd3Div1 }`

Clock source for peripherals that support various clock selections.

- enum `_clock_lptmr_src` {

`kCLOCK_LptmrSrcLPO1M` = 0U,

`kCLOCK_LptmrSrcRtc1K` = 1U,

`kCLOCK_LptmrSrcRtc32K` = 2U,

`kCLOCK_LptmrSrcSysOsc` = 3U }

Clock source for LPTMR.

- enum `_clock_ip_name`

Peripheral clock name definition used for clock gate, clock source and clock divider setting.
- enum {

`kStatus_CGC_Busy` = MAKE_STATUS(kStatusGroup_SCG, 1),

`kStatus_CGC_InvalidSrc` = MAKE_STATUS(kStatusGroup_SCG, 2) }

CGC status return codes.

- enum `_cgc_sys_clk` {

`kCGC_SysClkSlow`,

`kCGC_SysClkBus`,

`kCGC_SysClkCorePlat`,

`kCGC_SysClkHifi4`,

`kCGC_SysClkNicHifi`,

`kCGC_SysClkLpavAxi`,

`kCGC_SysClkLpavAhb`,

`kCGC_SysClkLpavBus` }

CGC system clock type.

- enum `_cgc_rtd_sys_clk_src` {

`kCGC_RtdSysClkSrcFro` = 0U,

`kCGC_RtdSysClkSrcPll0Pfd0` = 1U,

`kCGC_RtdSysClkSrcPll1Pfd0` = 2U,

`kCGC_RtdSysClkSrcSysOsc` = 3U,

`kCGC_RtdSysClkSrcRtcOsc` = 4U,

`kCGC_RtdSysClkSrcLvds` = 5U,

`kCGC_RtdSysClkSrcPll0` = 6U }

CGC system clock source for RTD.

- enum `_cgc_nic_sys_clk_src` {

`kCGC_NicSysClkSrcFro` = 0U,

`kCGC_NicSysClkSrcPll3Pfd0` = 1U,

`kCGC_NicSysClkSrcSysOsc` = 2U,

`kCGC_NicSysClkSrcLvds` = 3U }

CGC system clock source for NIC in AD.

- enum `_cgc_hifi_sys_clk_src` {

`kCGC_HifiSysClkSrcFro` = 0U,

`kCGC_HifiSysClkSrcPll4` = 1U,

`kCGC_HifiSysClkSrcPll4Pfd0` = 2U,

`kCGC_HifiSysClkSrcSysOsc` = 3U,

`kCGC_HifiSysClkSrcLvds` = 4U }

CGC system clock source for HIFI4 in LPAV.

- enum `_cgc_lpav_sys_clk_src` {

```
kCGC_LpavSysClkSrcFro = 0U,
kCGC_LpavSysClkSrcPll4Pfd1 = 1U,
kCGC_LpavSysClkSrcSysOsc = 2U,
kCGC_LpavSysClkSrcLvdS = 3U }
```

CGC system clock source for LPAV.

- enum `_cgc_ddr_sys_clk_src` {
 kCGC_DdrSysClkSrcFro = 0U,
 kCGC_DdrSysClkSrcPll4Pfd1 = 1U,
 kCGC_DdrSysClkSrcSysOsc = 2U,
 kCGC_DdrSysClkSrcLvdS = 3U }

CGC system clock source for DDR.

- enum `_clock_rtd_clkout_src` {
 kClockRtdClkoutSelCm33Core = 0U,
 kClockRtdClkoutSelCm33Bus = 1U,
 kClockRtdClkoutSelCm33Slow = 2U,
 kClockRtdClkoutSelFusionDspCore = 3U,
 kClockRtdClkoutSelFusionDspBus = 4U,
 kClockRtdClkoutSelFusionDspSlow = 5U,
 kClockRtdClkoutSelFro48 = 6U,
 kClockRtdClkoutSelPll0VcoDiv = 7U,
 kClockRtdClkoutSelPll1VcoDiv = 8U,
 kClockRtdClkoutSelSysOsc = 9U,
 kClockRtdClkoutSelLpOsc = 10U }

CGC clock out configuration (CLKOUTCFG) in RTD.

- enum `_clock_lpav_clkout_src` {
 kClockLpavClkoutSelHifi4 = 0U,
 kClockLpavClkoutSelNicHifi = 1U,
 kClockLpavClkoutSelLpavAxi = 2U,
 kClockLpavClkoutSelLpavAhb = 3U,
 kClockLpavClkoutSelLpavBus = 4U,
 kClockLpavClkoutSelDdr = 5U,
 kClockLpavClkoutSelFro48 = 6U,
 kClockLpavClkoutSelPll4VcoDiv = 7U,
 kClockLpavClkoutSelSysOsc = 9U,
 kClockLpavClkoutSelLpOsc = 10U }

CGC clock out configuration (CLKOUTCFG) in LPAV.

- enum `_cgc_async_clk` {

```
kCGC_AsyncDiv1Clk = 1U,
kCGC_AsyncDiv2Clk = 2U,
kCGC_AsyncDiv3Clk = 3U,
kCGC_AsyncVcoClk = 4U,
kCGC_AsyncPfd0Div1Clk = 5U,
kCGC_AsyncPfd0Div2Clk = 6U,
kCGC_AsyncPfd1Div1Clk = 7U,
kCGC_AsyncPfd1Div2Clk = 8U,
kCGC_AsyncPfd2Div1Clk = 9U,
kCGC_AsyncPfd2Div2Clk = 10U,
kCGC_AsyncPfd3Div1Clk = 11U,
kCGC_AsyncPfd3Div2Clk = 12U }
```

CGC asynchronous clock type.

- enum `_cgc_sosc_monitor_mode` {


```
kCGC_SysOscMonitorDisable = 0U,
kCGC_SysOscMonitorInt = CGC_SOSCCSR_SOSCCM_MASK,
kCGC_SysOscMonitorReset }
```

CGC system OSC monitor mode.
- enum `_cgc_sosc_mode` {


```
kCGC_SysOscModeExt = CGC_SOSCCFG_SYSOSC_BYPASS_EN_MASK,
kCGC_SysOscModeOscLowPower = 0,
kCGC_SysOscModeOscHighGain = CGC_SOSCCFG_HGO_MASK }
```

OSC work mode.
- enum `_cgc_sosc_enable_mode` {


```
kCGC_SysOscEnableInDeepSleep = CGC_SOSCCSR_SOSCDSEN_MASK,
kCGC_SysOscEnableInPowerDown = CGC_SOSCCSR_SOSCPDEN_MASK }
```

OSC enable mode.
- enum `_cgc_fro_enable_mode` { `kCGC_FroEnableInDeepSleep` = CGC_FROCSR_FRODSEN_M-ASK }

FRO enable mode.
- enum `_cgc_lposc_enable_mode` {


```
kCGC_LposcEnableInDeepSleep = CGC_LPOSCCSR_LPOS_CDSEN_MASK,
kCGC_LposcEnableInPowerDown = CGC_LPOSCCSR_LPOS_CPDEN_MASK }
```

LPOSC enable mode.
- enum `_cgc_pll_src` {


```
kCGC_PlISrcSysOsc,
kCGC_PlISrcFro24M }
```

CGC PLL clock source.
- enum `_cgc_pll_enable_mode` {


```
kCGC_PlIEnable = CGC_PLL0CSR_PLL0EN_MASK,
kCGC_PlIEnableInDeepSleep = CGC_PLL0CSR_PLL0DSEN_MASK }
```

PLL enable mode.
- enum `_cgc_pll_pfd_clkout` {


```
kCGC_PlIPfd0Clk = 0U,
kCGC_PlIPfd1Clk = 8U,
kCGC_PlIPfd2Clk = 16U,
kCGC_PlIPfd3Clk = 24U }
```

CGC PLL PFD clouk out select.

- enum `_cgc_pll0_mult` {

 `kCGC_Pll0Mult15` = 1U,

 `kCGC_Pll0Mult16` = 2U,

 `kCGC_Pll0Mult20` = 3U,

 `kCGC_Pll0Mult22` = 4U,

 `kCGC_Pll0Mult25` = 5U,

 `kCGC_Pll0Mult30` = 6U }

PLL0 Multiplication Factor.

- enum `_cgc_rosc_monitor_mode` {

 `kCGC_RtcOscMonitorDisable` = 0U,

 `kCGC_RtcOscMonitorInt` = CGC_ROSCCTRL_ROSCCM_MASK,

 `kCGC_RtcOscMonitorReset` }

CGC RTC OSC monitor mode.

- enum `_cgc_pll1_mult` {

 `kCGC_Pll1Mult16` = 16U,

 `kCGC_Pll1Mult17` = 17U,

 `kCGC_Pll1Mult20` = 20U,

 `kCGC_Pll1Mult22` = 22U,

 `kCGC_Pll1Mult27` = 27U,

 `kCGC_Pll1Mult33` = 33U }

PLL1 Multiplication Factor.

- enum `_cgc_pll4_mult` {

 `kCGC_Pll4Mult16` = 16U,

 `kCGC_Pll4Mult17` = 17U,

 `kCGC_Pll4Mult20` = 20U,

 `kCGC_Pll4Mult22` = 22U,

 `kCGC_Pll4Mult27` = 27U,

 `kCGC_Pll4Mult33` = 33U }

PLL4 Multiplication Factor.

- enum `_cgc_rtd_audclk_src` {

 `kCGC_RtdAudClkSrcExtMclk0` = 0,

 `kCGC_RtdAudClkSrcExtMclk1` = 1,

 `kCGC_RtdAudClkSrcSai0RxBclk` = 2,

 `kCGC_RtdAudClkSrcSai0TxBclk` = 3,

 `kCGC_RtdAudClkSrcSai1RxBclk` = 4,

 `kCGC_RtdAudClkSrcSai1TxBclk` = 5,

 `kCGC_RtdAudClkSrcSai2RxBclk` = 6,

 `kCGC_RtdAudClkSrcSai2TxBclk` = 7,

 `kCGC_RtdAudClkSrcSai3RxBclk` = 8,

 `kCGC_RtdAudClkSrcSai3TxBclk` = 9 }

AUD_CLK0 source in RTD.

- enum `_cgc_ad_audclk_src` {

```
kCGC_AdAudClkSrcExtMclk2 = 0,
kCGC_AdAudClkSrcSai4RxBclk = 1,
kCGC_AdAudClkSrcSai4TxBclk = 2,
kCGC_AdAudClkSrcSai5RxBclk = 3,
kCGC_AdAudClkSrcSai5TxBclk = 4 }
```

AUD_CLK1 source in AD.

- enum `_cgc_lpav_audclk_src` {


```
kCGC_LpavAudClkSrcExtMclk3 = 0,
kCGC_LpavAudClkSrcSai6RxBclk = 1,
kCGC_LpavAudClkSrcSai6TxBclk = 2,
kCGC_LpavAudClkSrcSai7RxBclk = 3,
kCGC_LpavAudClkSrcSai7TxBclk = 4,
kCGC_LpavAudClkSrcSpdifRx = 5 }
```

AUD_CLK2 source in LPAV.

Functions

- static void `CLOCK_EnableClock (clock_ip_name_t name)`

Enable the clock for specific IP.
- static void `CLOCK_DisableClock (clock_ip_name_t name)`

Disable the clock for specific IP.
- static bool `CLOCK_IsEnabledByOtherCore (clock_ip_name_t name)`

Check whether the clock is already enabled and configured by any other core.
- void `CLOCK_SetIpSrc (clock_ip_name_t name, clock_ip_src_t src)`

Set the clock source for specific IP module.
- void `CLOCK_SetIpSrcDiv (clock_ip_name_t name, clock_ip_src_t src, uint8_t divValue, uint8_t fracValue)`

Set the clock source and divider for specific IP module.
- static void `CLOCK_SetRtdAudClkSrc (cgc_rtd_audclk_src_t src)`

Set the AUD_CLK0 source in RTD.
- static void `CLOCK_SetAdAudClkSrc (cgc_ad_audclk_src_t src)`

Set the AUD_CLK1 source in AD.
- static void `CLOCK_SetLpavAudClkSrc (cgc_lpav_audclk_src_t src)`

Set the AUD_CLK2 source in LPAV.
- uint32_t `CLOCK_GetFreq (clock_name_t clockName)`

Gets the clock frequency for a specific clock name.
- uint32_t `CLOCK_GetCm33CorePlatClkFreq (void)`

Get the CM33 core/platform clock frequency.
- uint32_t `CLOCK_GetCm33BusClkFreq (void)`

Get the CM33 bus clock frequency.
- uint32_t `CLOCK_GetCm33SlowClkFreq (void)`

Get the CM33 slow clock frequency.
- uint32_t `CLOCK_GetFusionDspCorePlatClkFreq (void)`

Get the Fusion DSP core/platform clock frequency.
- uint32_t `CLOCK_GetFusionDspBusClkFreq (void)`

Get the Fusion DSP bus clock frequency.
- uint32_t `CLOCK_GetFusionDspSlowClkFreq (void)`

Get the Fusion DSP slow clock frequency.
- uint32_t `CLOCK_GetLvdsClkFreq (void)`

Get the external LVDS pad clock frequency (LVDS).

- `uint32_t CLOCK_GetIpFreq (clock_ip_name_t name)`
Gets the clock frequency for a specific IP module.
- `uint32_t CLOCK_GetRtdSysClkFreq (uint32_t config, cgc_sys_clk_t type)`
Gets the CGC system clock frequency in RTD.

Variables

- `volatile uint32_t g_xtal0Freq`
External XTAL (SYSOSC) clock frequency.
- `volatile uint32_t g_xtal32Freq`
External XTAL32/EXTAL32 clock frequency.
- `volatile uint32_t g_lvdsFreq`
External LVDS pad clock frequency.
- `volatile uint32_t g_mclkFreq [4]`
External MCLK pad clock frequency.
- `volatile uint32_t g_rxBclkFreq [8]`
External RX_BCLK pad clock frequency.
- `volatile uint32_t g_txBclkFreq [8]`
External TX_BCLK pad clock frequency.
- `volatile uint32_t g_spdifRxFreq`
Recovered SPDIF_RX clock frequency.

Driver version

- `#define FSL_CLOCK_DRIVER_VERSION (MAKE_VERSION(2, 0, 5))`
CLOCK driver version 2.0.5.

MCU System Clock.

- `uint32_t CLOCK_GetCm33SysClkFreq (cgc_sys_clk_t type)`
Gets the CGC CM33 system clock frequency.
- `static void CLOCK_SetCm33SysClkConfig (cgc_rtd_sys_clk_config_t *config)`
Sets the system clock configuration for CM33 domain.
- `uint32_t CLOCK_GetFusionDspSysClkFreq (cgc_sys_clk_t type)`
Gets the CGC Fusion DSP system clock frequency.
- `static void CLOCK_SetFusionSysClkConfig (const cgc_rtd_sys_clk_config_t *config)`
Sets the system clock configuration for FusionF1 DSP domain.
- `static void CLOCK_GetCm33SysClkConfig (cgc_rtd_sys_clk_config_t *config)`
Gets the system clock configuration for CM33 domain.
- `static void CLOCK_GetFusionDspSysClkConfig (cgc_rtd_sys_clk_config_t *config)`
Gets the system clock configuration for FusionF1 DSP domain.
- `static void CLOCK_SetRtdClkOutConfig (clock_rtd_clkout_src_t setting, uint8_t div, bool enable)`
Sets the clock out configuration in RTD.
- `static void CLOCK_SetRtcClkOutConfig (uint8_t div)`
Sets the RTC_CLOCKOUT configuration.
- `uint32_t CLOCK_GetXbarBusClkFreq (void)`
Gets the CGC XBAR bus clock frequency in AD.
- `uint32_t CLOCK_GetHifiDspSysClkFreq (cgc_sys_clk_t type)`
Gets the CGC HIFI DSP system clock frequency in LPAV.
- `static void CLOCK_SetHifiDspSysClkConfig (const cgc_hifi_sys_clk_config_t *config)`
Sets the system clock configuration for HIFI4 DSP domain.

- static void **CLOCK_GetHifiDspSysClkConfig** (`cgc_hifi_sys_clk_config_t` *config)
Gets the system clock configuration for HIFI4 DSP domain.
- uint32_t **CLOCK_GetLpavSysClkFreq** (`cgc_sys_clk_t` type)
Gets the CGC NIC LPAV system clock frequency in LPAV.
- static void **CLOCK_SetLpavSysClkConfig** (const `cgc_lpav_sys_clk_config_t` *config)
Sets the system clock configuration for NIC LPAV domain.
- static void **CLOCK_GetLpavSysClkConfig** (`cgc_lpav_sys_clk_config_t` *config)
Gets the system clock configuration for NIC LPAV domain.
- uint32_t **CLOCK_GetDdrClkFreq** (void)
Gets the CGC DDR clock frequency in LPAV.
- static void **CLOCK_SetLpavClkOutConfig** (`clock_lpav_clkout_src_t` setting, `uint8_t` div, `bool` enable)
Sets the clock out configuration in LPAV.

CGC System OSC Clock.

- status_t **CLOCK_InitSysOsc** (const `cgc_sosc_config_t` *config)
Initializes the CGC system OSC.
- status_t **CLOCK_DeinitSysOsc** (void)
De-initializes the CGC system OSC.
- void **CLOCK_SetRtdSysOscAsyncClkDiv** (`cgc_async_clk_t` asyncClk, `uint8_t` divider)
Set the asynchronous clock divider in RTD.
- void **CLOCK_SetAdSysOscAsyncClkDiv** (`cgc_async_clk_t` asyncClk, `uint8_t` divider)
Set the asynchronous clock divider in AD.
- void **CLOCK_SetLpavSysOscAsyncClkDiv** (`cgc_async_clk_t` asyncClk, `uint8_t` divider)
Set the asynchronous clock divider in LPAV.
- uint32_t **CLOCK_GetSysOscFreq** (void)
Gets the CGC system OSC clock frequency (SYSOSC).
- uint32_t **CLOCK_GetRtdSysOscAsyncFreq** (`cgc_async_clk_t` type)
Gets the CGC asynchronous clock frequency from the system OSC in RTD.
- uint32_t **CLOCK_GetAdSysOscAsyncFreq** (`cgc_async_clk_t` type)
Gets the CGC asynchronous clock frequency from the system OSC in AD.
- uint32_t **CLOCK_GetLpavSysOscAsyncFreq** (`cgc_async_clk_t` type)
Gets the CGC asynchronous clock frequency from the system OSC in LPAV.
- static bool **CLOCK_IsSysOscErr** (void)
Checks whether the system OSC clock error occurs.
- static void **CLOCK_ClearSysOscErr** (void)
Clears the system OSC clock error.
- static void **CLOCK_SetSysOscMonitorMode** (`cgc_sosc_monitor_mode_t` mode)
Sets the system OSC monitor mode.
- static bool **CLOCK_IsSysOscSelected** (void)
Checks whether the system OSC clock is used as clock source.
- static bool **CLOCK_IsSysOscValid** (void)
Checks whether the system OSC clock is valid.

CGC FRO Clock.

- status_t **CLOCK_InitFro** (const `cgc_fro_config_t` *config)
Initializes the CGC FRO clock.
- status_t **CLOCK_DeinitFro** (void)
De-initializes the CGC FRO.

- void **CLOCK_SetRtdFroAsyncClkDiv** (`cgc_async_clk_t` asyncClk, `uint8_t` divider)
Set the asynchronous clock divider in RTD.
- void **CLOCK_SetAdFroAsyncClkDiv** (`cgc_async_clk_t` asyncClk, `uint8_t` divider)
Set the asynchronous clock divider in AD.
- void **CLOCK_SetLpavFroAsyncClkDiv** (`cgc_async_clk_t` asyncClk, `uint8_t` divider)
Set the asynchronous clock divider in LPAV.
- void **CLOCK_EnableFroTuning** (bool enable)
Enable/Disable FRO tuning.
- `uint32_t` **CLOCK_GetFroFreq** (void)
Gets the CGC FRO clock frequency.
- `uint32_t` **CLOCK_GetRtdFroAsyncFreq** (`cgc_async_clk_t` type)
Gets the CGC asynchronous clock frequency from the FRO in RTD.
- `uint32_t` **CLOCK_GetAdFroAsyncFreq** (`cgc_async_clk_t` type)
Gets the CGC asynchronous clock frequency from the FRO in AD.
- `uint32_t` **CLOCK_GetLpavFroAsyncFreq** (`cgc_async_clk_t` type)
Gets the CGC asynchronous clock frequency from the FRO in LPAV.
- static bool **CLOCK_IsFroSelected** (void)
Checks whether the FRO clock is used as clock source.
- static bool **CLOCK_IsFroValid** (void)
Checks whether the FRO clock is valid.

CGC LPOSC Clock.

- `status_t` **CLOCK_InitLpose** (`const cgc_lposc_config_t *config`)
Initializes the CGC LPOSC clock.
- `status_t` **CLOCK_DeinitLposc** (void)
De-initializes the CGC LPOSC.
- static bool **CLOCK_IsLpOscValid** (void)
Checks whether the LPOSC clock is valid.
- `uint32_t` **CLOCK_GetLpOscFreq** (void)
Gets the CGC LPOSC clock frequency.

CGC RTCOSC Clock.

- `uint32_t` **CLOCK_GetRtcOscFreq** (void)
Gets the CGC RTC OSC clock frequency.
- static bool **CLOCK_IsRtcOscErr** (void)
Checks whether the RTC OSC clock error occurs.
- static void **CLOCK_ClearRtcOscErr** (void)
Clears the RTC OSC clock error.
- void **CLOCK_SetRtcOscMonitorMode** (`cgc_rosco_monitor_mode_t` mode)
Sets the RTC OSC monitor mode.
- static bool **CLOCK_IsRtcOscSelected** (void)
Checks whether the RTCOSC clock is used as clock source.
- static bool **CLOCK_IsRtcOscValid** (void)
Checks whether the RTC OSC clock is valid.

CGC PLL0 Clock.

- `status_t` **CLOCK_InitPll0** (`const cgc_pll0_config_t *config`)
Initializes the CGC PLL0.

- **status_t CLOCK_DeinitPll0 (void)**
De-initializes the CGC PLL0.
- **void CLOCK_SetPll0AsyncClkDiv (cgc_async_clk_t asyncClk, uint8_t divider)**
Set the asynchronous clock divider.
- **uint32_t CLOCK_GetPll0Freq (void)**
Gets the CGC PLL0 clock frequency.
- **uint32_t CLOCK_GetPll0AsyncFreq (cgc_async_clk_t type)**
Gets the CGC asynchronous clock frequency from the PLL0.
- **uint32_t CLOCK_GetPll0PfdFreq (cgc_pll_pfd_clkout_t pfdClkout)**
Gets the CGC PLL0 PFD clock frequency.
- **void CLOCK_EnablePll0PfdClkout (cgc_pll_pfd_clkout_t pfdClkout, uint8_t fracValue)**
Enables the CGC PLL0 Fractional Divide (PFD) clock out with configurations.
- **static void CLOCK_DisablePll0PfdClkout (cgc_pll_pfd_clkout_t pfdClkout)**
Disables the CGC PLL0 Fractional Divide (PFD) clock out.
- **static void CLOCK_SetPll0LockTime (uint16_t lockTime)**
Sets the CGC PLL0 lock time.
- **static bool CLOCK_IsPll0Selected (void)**
Checks whether the PLL0 clock is used as clock source.
- **static bool CLOCK_IsPll0Valid (void)**
Checks whether the PLL0 clock is valid.

CGC PLL1 Clock.

- **status_t CLOCK_InitPll1 (const cgc_pll1_config_t *config)**
Initializes the CGC PLL1.
- **status_t CLOCK_DeinitPll1 (void)**
De-initializes the CGC PLL1.
- **void CLOCK_SetPll1AsyncClkDiv (cgc_async_clk_t asyncClk, uint8_t divider)**
Set the asynchronous clock divider.
- **uint32_t CLOCK_GetPll1Freq (void)**
Gets the CGC PLL1 clock frequency.
- **uint32_t CLOCK_GetPll1AsyncFreq (cgc_async_clk_t type)**
Gets the CGC asynchronous clock frequency from the PLL1.
- **uint32_t CLOCK_GetPll1PfdFreq (cgc_pll_pfd_clkout_t pfdClkout)**
Gets the CGC PLL1 PFD clock frequency.
- **void CLOCK_EnablePll1PfdClkout (cgc_pll_pfd_clkout_t pfdClkout, uint8_t fracValue)**
Enables the CGC PLL1 Fractional Divide (PFD) clock out with configurations.
- **static void CLOCK_DisablePll1PfdClkout (cgc_pll_pfd_clkout_t pfdClkout)**
Disables the CGC PLL1 Fractional Divide (PFD) clock out.
- **static void CLOCK_EnablePll1SpectrumModulation (uint16_t step, uint16_t stop)**
Enables the CGC PLL1 spread spectrum modulation feature with configurations.
- **static void CLOCK_DisablePll1SpectrumModulation (void)**
Disables the CGC PLL1 spread spectrum modulation.
- **static void CLOCK_SetPll1LockTime (uint16_t lockTime)**
Sets the CGC PLL1 lock time.
- **static bool CLOCK_IsPll1Selected (void)**
Checks whether the PLL1 clock is used as clock source.
- **static bool CLOCK_IsPll1Valid (void)**
Checks whether the PLL1 clock is valid.

CGC PLL3 Clock.

- `uint32_t CLOCK_GetPll3Freq (void)`
Gets the CGC PLL3 clock frequency.
- `uint32_t CLOCK_GetPll3AsyncFreq (cgc_async_clk_t type)`
Gets the CGC asynchronous clock frequency from the PLL3.
- `uint32_t CLOCK_GetPll3PfdFreq (cgc_pll_pfd_clkout_t pfdClkout)`
Gets the CGC PLL3 PFD clock frequency.

CGC PLL4 Clock.

- `status_t CLOCK_InitPll4 (const cgc_pll4_config_t *config)`
Initializes the CGC PLL4.
- `status_t CLOCK_DeinitPll4 (void)`
De-initializes the CGC PLL4.
- `void CLOCK_SetPll4AsyncClkDiv (cgc_async_clk_t asyncClk, uint8_t divider)`
Set the asynchronous clock divider.
- `uint32_t CLOCK_GetPll4Freq (void)`
Gets the CGC PLL4 clock frequency.
- `uint32_t CLOCK_GetPll4AsyncFreq (cgc_async_clk_t type)`
Gets the CGC asynchronous clock frequency from the PLL4.
- `uint32_t CLOCK_GetPll4PfdFreq (cgc_pll_pfd_clkout_t pfdClkout)`
Gets the CGC PLL4 PFD clock frequency.
- `void CLOCK_EnablePll4PfdClkout (cgc_pll_pfd_clkout_t pfdClkout, uint8_t fracValue)`
Enables the CGC PLL4 Fractional Divide (PFD) clock out with configurations.
- `static void CLOCK_DisablePll4PfdClkout (cgc_pll_pfd_clkout_t pfdClkout)`
Disables the CGC PLL4 Fractional Divide (PFD) clock out.
- `static void CLOCK_EnablePll4SpectrumModulation (uint16_t step, uint16_t stop)`
Enables the CGC PLL4 spread spectrum modulation feature with configurations.
- `static void CLOCK_SetPll4LockTime (uint16_t lockTime)`
Sets the CGC PLL4 lock time.
- `static bool CLOCK_IsPll4Selected (void)`
Checks whether the PLL4 clock is used as clock source.
- `static bool CLOCK_IsPll4Valid (void)`
Checks whether the PLL4 clock is valid.

External clock frequency

- `static void CLOCK_SetXtal0Freq (uint32_t freq)`
Sets the XTAL0 frequency based on board settings.
- `static void CLOCK_SetXtal32Freq (uint32_t freq)`
Sets the XTAL32 frequency based on board settings.
- `static void CLOCK_SetLvdsFreq (uint32_t freq)`
Sets the LVDS pad frequency based on board settings.
- `static void CLOCK_SetMclkFreq (uint32_t index, uint32_t freq)`
Sets the MCLK pad frequency based on Audio settings.
- `static void CLOCK_SetRxBclkFreq (uint32_t instance, uint32_t freq)`
Sets the RX_BCLK pad frequency based on Audio settings.
- `static void CLOCK_SetTxBclkFreq (uint32_t instance, uint32_t freq)`
Sets the TX_BCLK pad frequency based on Audio settings.
- `static void CLOCK_SetSpdifRxFreq (uint32_t freq)`
Sets the SPDIF_RX frequency based on Audio settings.

Get peripheral frequency

- `uint32_t CLOCK_GetWdogClkFreq (uint32_t instance)`
Gets the WDOG clock frequency in RTD and LPAV.
- `uint32_t CLOCK_GetFlexspiClkFreq (uint32_t instance)`
Gets the FlexSPI clock frequency in RTD.
- `uint32_t CLOCK_GetLpitClkFreq (void)`
Gets the LPIT clock frequency in RTD.
- `uint32_t CLOCK_GetFlexioClkFreq (void)`
Gets the FlexIO clock frequency in RTD.
- `uint32_t CLOCK_GetI3cClkFreq (uint32_t instance)`
Gets the I3C clock frequency in RTD and LPAV.
- `uint32_t CLOCK_GetLpspiClkFreq (uint32_t instance)`
Gets the LPSPI clock frequency in RTD.
- `uint32_t CLOCK_GetAdcClkFreq (uint32_t instance)`
Gets the ADC clock frequency.
- `uint32_t CLOCK_GetDacClkFreq (uint32_t instance)`
Gets the DAC clock frequency.
- `uint32_t CLOCK_GetTpiuClkFreq (void)`
Gets the TPIU clock frequency.
- `uint32_t CLOCK_GetSwoClkFreq (void)`
Gets the SWO clock frequency.
- `uint32_t CLOCK_GetTpmClkFreq (uint32_t instance)`
Gets the TPM clock frequency.
- `uint32_t CLOCK_GetLpi2cClkFreq (uint32_t instance)`
Gets the LPI2C clock frequency in RTD.
- `uint32_t CLOCK_GetLpuartClkFreq (uint32_t instance)`
Gets the LPUART clock frequency in RTD.
- `uint32_t CLOCK_GetFlexcanClkFreq (void)`
Gets the FlexCAN clock frequency.
- `uint32_t CLOCK_GetCsiClkFreq (void)`
Gets the CSI clock frequency.
- `uint32_t CLOCK_GetDsiClkFreq (void)`
Gets the DSI clock frequency.
- `uint32_t CLOCK_GetEpdcClkFreq (void)`
Gets the EPDC clock frequency.
- `uint32_t CLOCK_GetGpu2dClkFreq (void)`
Gets the GPU2D clock frequency.
- `uint32_t CLOCK_GetGpu3dClkFreq (void)`
Gets the GPU3D clock frequency.
- `uint32_t CLOCK_GetDcnanoClkFreq (void)`
Gets the DC Nano clock frequency.
- `uint32_t CLOCK_GetCsiUiClkFreq (void)`
Gets the CSI clk_ui clock frequency.
- `uint32_t CLOCK_GetCsiEscClkFreq (void)`
Gets the CSI clk_esc clock frequency.
- `uint32_t CLOCK_GetRtdAudClkFreq (void)`
Gets the audio clock frequency in RTD.
- `uint32_t CLOCK_GetAdAudClkFreq (void)`
Gets the audio clock frequency in AD.
- `uint32_t CLOCK_GetLpavAudClkFreq (void)`
Gets the audio clock frequency in LPAV.

- `uint32_t CLOCK_GetSaiFreq (uint32_t instance)`
Gets the SAI clock frequency.
- `uint32_t CLOCK_GetSpdifFreq (void)`
Gets the SPDIF clock frequency.
- `uint32_t CLOCK_GetMqsFreq (uint32_t instance)`
Gets the MQS clock frequency.
- `uint32_t CLOCK_GetMicfilFreq (void)`
Gets the EMICFIL clock frequency.
- `uint32_t CLOCK_GetMrtFreq (void)`
Gets the MRT clock frequency.

4.2 Data Structure Documentation

4.2.1 struct _cgc_rtd_sys_clk_config

Data Fields

- `uint32_t divSlow: 6`
Slow clock divider, selected division is the value of the field + 1.
- `uint32_t __pad0__: 1`
Reserved.
- `uint32_t divBus: 6`
Bus clock divider, selected division is the value of the field + 1.
- `uint32_t __pad1__: 8`
Reserved.
- `uint32_t divCore: 6`
Core/Platform clock divider, selected division is the value of the field + 1.
- `uint32_t switchFin: 1`
1: Clock is running.
- `uint32_t src: 3`
System clock source, see `cgc_rtd_sys_clk_src_t`.
- `uint32_t locked: 1`
Clock register locked.

Field Documentation

- (1) `uint32_t _cgc_rtd_sys_clk_config::__pad0__`
- (2) `uint32_t _cgc_rtd_sys_clk_config::divBus`
- (3) `uint32_t _cgc_rtd_sys_clk_config::__pad1__`
- (4) `uint32_t _cgc_rtd_sys_clk_config::divCore`
- (5) `uint32_t _cgc_rtd_sys_clk_config::switchFin`

0: Clock is not running.

- (6) `uint32_t _cgc_rtd_sys_clk_config::src`
- (7) `uint32_t _cgc_rtd_sys_clk_config::locked`

4.2.2 struct _cgc_hifi_sys_clk_config

Data Fields

- `uint32_t __pad0__`: 14
Reserved.
- `uint32_t divPlat`: 6
Platform clock divider, selected division is the value of the field + 1.
- `uint32_t __pad1__`: 1
Reserved.
- `uint32_t divCore`: 6
Core clock divider, selected division is the value of the field + 1.
- `uint32_t switchFin`: 1
1: Clock is running.
- `uint32_t src`: 3
System clock source, see [cgc_hifi_sys_clk_src_t](#).
- `uint32_t locked`: 1
Clock register locked.

Field Documentation

- (1) `uint32_t _cgc_hifi_sys_clk_config::__pad0__`
- (2) `uint32_t _cgc_hifi_sys_clk_config::divPlat`
- (3) `uint32_t _cgc_hifi_sys_clk_config::__pad1__`
- (4) `uint32_t _cgc_hifi_sys_clk_config::divCore`
- (5) `uint32_t _cgc_hifi_sys_clk_config::switchFin`

0: Clock is not running.

- (6) `uint32_t _cgc_hifi_sys_clk_config::src`
- (7) `uint32_t _cgc_hifi_sys_clk_config::locked`

4.2.3 struct _cgc_ipav_sys_clk_config

Data Fields

- `uint32_t __pad0__`: 7
Reserved.
- `uint32_t divBus`: 6
Platform clock divider, selected division is the value of the field + 1.

- `uint32_t __pad1__`: 1
Reserved.
- `uint32_t divAhb`: 6
Platform clock divider, selected division is the value of the field + 1.
- `uint32_t __pad2__`: 1
Reserved.
- `uint32_t divAxi`: 6
Core clock divider, selected division is the value of the field + 1.
- `uint32_t switchFin`: 1
1: Clock is running.
- `uint32_t src`: 2
System clock source, see [cgc_lpav_sys_clk_src_t](#).
- `uint32_t __pad3__`: 1
Reserved.
- `uint32_t locked`: 1
Clock register locked.

Field Documentation

- (1) `uint32_t _cgc_lpav_sys_clk_config::__pad0__`
- (2) `uint32_t _cgc_lpav_sys_clk_config::divBus`
- (3) `uint32_t _cgc_lpav_sys_clk_config::__pad1__`
- (4) `uint32_t _cgc_lpav_sys_clk_config::divAhb`
- (5) `uint32_t _cgc_lpav_sys_clk_config::__pad2__`
- (6) `uint32_t _cgc_lpav_sys_clk_config::divAxi`
- (7) `uint32_t _cgc_lpav_sys_clk_config::switchFin`

0: Clock is not running.

- (8) `uint32_t _cgc_lpav_sys_clk_config::src`
- (9) `uint32_t _cgc_lpav_sys_clk_config::__pad3__`
- (10) `uint32_t _cgc_lpav_sys_clk_config::locked`

4.2.4 struct _cgc_ddr_sys_clk_config

Data Fields

- `uint32_t __pad0__`: 21
Reserved.
- `uint32_t divDdr`: 6
DDR clock divider, selected division is the value of the field + 1.
- `uint32_t switchFin`: 1

- `uint32_t src`: 3
System clock source, see [cgc_lpav_sys_clk_src_t](#).
- `uint32_t locked`: 1
Clock register locked.

Field Documentation

- (1) `uint32_t _cgc_ddr_sys_clk_config::__pad0__`
- (2) `uint32_t _cgc_ddr_sys_clk_config::divDdr`
- (3) `uint32_t _cgc_ddr_sys_clk_config::switchFin`
- 0: Clock is not running.
- (4) `uint32_t _cgc_ddr_sys_clk_config::src`
- (5) `uint32_t _cgc_ddr_sys_clk_config::locked`

4.2.5 struct _cgc_sosc_config

Data Fields

- `uint32_t freq`
System OSC frequency.
- `cgc_sosc_monitor_mode_t monitorMode`
Clock monitor mode selected.
- `uint8_t enableMode`
Enable mode, OR'ed value of _cgc_sosc_enable_mode.
- `cgc_sosc_mode_t workMode`
OSC work mode.

Field Documentation

- (1) `uint32_t _cgc_sosc_config::freq`
- (2) `cgc_sosc_monitor_mode_t _cgc_sosc_config::monitorMode`
- (3) `uint8_t _cgc_sosc_config::enableMode`
- (4) `cgc_sosc_mode_t _cgc_sosc_config::workMode`

4.2.6 struct _cgc_fro_config

Data Fields

- `uint32_t enableMode`
Enable mode, OR'ed value of _cgc_fro_enable_mode.

Field Documentation(1) `uint32_t _cgc_fro_config::enableMode`**4.2.7 struct _cgc_lposc_config****Data Fields**

- `uint32_t enableMode`
Enable mode, OR'ed value of _cgc_lposc_enable_mode.

Field Documentation(1) `uint32_t _cgc_lposc_config::enableMode`**4.2.8 struct _cgc_pll0_config****Data Fields**

- `uint8_t enableMode`
Enable mode, OR'ed value of _cgc_pll_enable_mode.
- `uint8_t div1`
PLLDIV_VCO divider value.
- `uint8_t pfd1Div`
PLLDIV_PFD_0 DIV1 divider value.
- `uint8_t pfd2Div`
PLLDIV_PFD_0 DIV2 divider value.
- `cgc_pll_src_t src`
Clock source.
- `cgc_pll0_mult_t mult`
PLL multiplier.

Field Documentation(1) `uint8_t _cgc_pll0_config::div1`

Disabled when div1 == 0.

(2) `uint8_t _cgc_pll0_config::pfd1Div`

Disabled when pfd1Div == 0.

(3) `uint8_t _cgc_pll0_config::pfd2Div`

Disabled when pfd2Div == 0.

- (4) `cgc_pll_src_t _cgc_pll0_config::src`
- (5) `cgc_pll0_mult_t _cgc_pll0_config::mult`

4.2.9 struct _cgc_rosc_config

Data Fields

- `cgc_rosc_monitor_mode_t monitorMode`
Clock monitor mode selected.

Field Documentation

- (1) `cgc_rosc_monitor_mode_t _cgc_rosc_config::monitorMode`

4.2.10 struct _cgc_pll1_config

Data Fields

- `uint8_t enableMode`
Enable mode, OR'ed value of _cgc_pll_enable_mode.
- `uint8_t div1`
PLLDIV_VCO divider value.
- `uint8_t pfd1Div`
PLLDIV_PFD_0 DIV1 divider value.
- `uint8_t pfd2Div`
PLLDIV_PFD_0 DIV2 divider value.
- `cgc_pll_src_t src`
Clock source.
- `cgc_pll1_mult_t mult`
PLL1 multiplier.
- `uint32_t num: 30`
30-bit numerator of the PLL1 Fractional-Loop divider.
- `uint32_t denom: 30`
30-bit denominator of the PLL1 Fractional-Loop divider.

Field Documentation

- (1) `uint8_t _cgc_pll1_config::div1`

Disabled when div1 == 0.

- (2) `uint8_t _cgc_pll1_config::pfd1Div`

Disabled when pfd1Div == 0.

- (3) `uint8_t _cgc_pll1_config::pfd2Div`

Disabled when pfd2Div == 0.

- (4) `cgc_pll_src_t _cgc_pll1_config::src`
- (5) `cgc_pll1_mult_t _cgc_pll1_config::mult`
- (6) `uint32_t _cgc_pll1_config::num`
- (7) `uint32_t _cgc_pll1_config::denom`

4.2.11 struct _cgc_pll4_config

Data Fields

- `uint8_t enableMode`
Enable mode, OR'ed value of _cgc_pll_enable_mode.
- `uint8_t div1`
PLLDIV_VCO divider value.
- `uint8_t pfd0Div1`
PLLDIV_PFD_0 DIV1 divider value.
- `uint8_t pfd0Div2`
PLLDIV_PFD_0 DIV2 divider value.
- `uint8_t pfd1Div1`
PLLDIV_PFD_0 DIV3 divider value.
- `uint8_t pfd1Div2`
PLLDIV_PFD_0 DIV4 divider value.
- `uint8_t pfd2Div1`
PLLDIV_PFD_1 DIV1 divider value.
- `uint8_t pfd2Div2`
PLLDIV_PFD_1 DIV2 divider value.
- `uint8_t pfd3Div1`
PLLDIV_PFD_2 DIV3 divider value.
- `uint8_t pfd3Div2`
PLLDIV_PFD_2 DIV4 divider value.
- `cgc_pll_src_t src`
Clock source.
- `cgc_pll4_mult_t mult`
PLL4 multiplier.
- `uint32_t num: 30`
30-bit numerator of the PLL4 Fractional-Loop divider.
- `uint32_t denom: 30`
30-bit denominator of the PLL4 Fractional-Loop divider.

Field Documentation

- (1) `uint8_t _cgc_pll4_config::div1`

Disabled when div1 == 0.

- (2) `uint8_t _cgc_pll4_config::pfd0Div1`

Disabled when pfd0Div1 == 0.

(3) `uint8_t _cgc_pll4_config::pfld0Div2`

Disabled when pfld0Div2 == 0.

(4) `uint8_t _cgc_pll4_config::pfld1Div1`

Disabled when pfld1Div1 == 0.

(5) `uint8_t _cgc_pll4_config::pfld1Div2`

Disabled when pfld1Div2 == 0.

(6) `uint8_t _cgc_pll4_config::pfld2Div1`

Disabled when pfld2Div1 == 0.

(7) `uint8_t _cgc_pll4_config::pfld2Div2`

Disabled when pfld2Div2 == 0.

(8) `uint8_t _cgc_pll4_config::pfld3Div1`

Disabled when pfld3Div1 == 0.

(9) `uint8_t _cgc_pll4_config::pfld3Div2`

Disabled when pfld3Div2 == 0.

(10) `cgc_pll_src_t _cgc_pll4_config::src`(11) `cgc_pll4_mult_t _cgc_pll4_config::mult`(12) `uint32_t _cgc_pll4_config::num`(13) `uint32_t _cgc_pll4_config::denom`

4.3 Macro Definition Documentation

4.3.1 `#define FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL 0`

When set to 0, peripheral drivers will enable clock in initialize function and disable clock in de-initialize function. When set to 1, peripheral driver will not control the clock, application could control the clock out of the driver.

Note

All drivers share this feature switcher. If it is set to 1, application should handle clock enable and disable for all drivers.

- 4.3.2 `#define FSL_CLOCK_DRIVER_VERSION(MAKE_VERSION(2, 0, 5))`
- 4.3.3 `#define PCC_PCS_VAL(reg) (((reg)&PCC_CLKCFG_PCS_MASK) >> PCC_CLKCFG_PCS_SHIFT)`
- 4.3.4 `#define GPIO_CLOCKS`

Value:

```
{
    kCLOCK_RgpioA, kCLOCK_RgpioB, kCLOCK_RgpioC, kCLOCK_RgpioD, kCLOCK_RgpioE, kCLOCK_RgpioF \
}
```

- 4.3.5 `#define SAI_CLOCKS`

Value:

```
{
    \
    kCLOCK_Sai0, kCLOCK_Sai1, kCLOCK_Sai2, kCLOCK_Sai3, kCLOCK_Sai4, kCLOCK_Sai5, kCLOCK_Sai6,
    kCLOCK_Sai7 \
}
```

- 4.3.6 `#define PCTL_CLOCKS`

Value:

```
{
    kCLOCK_PctlA, kCLOCK_PctlB, kCLOCK_IpInvalid, kCLOCK_IpInvalid, kCLOCK_PctlE, kCLOCK_PctlF \
}
```

- 4.3.7 `#define LPI2C_CLOCKS`

Value:

```
{
    \
    kCLOCK_Lpi2c0, kCLOCK_Lpi2c1, kCLOCK_Lpi2c2, kCLOCK_Lpi2c3, kCLOCK_Lpi2c4, kCLOCK_Lpi2c5,
    kCLOCK_Lpi2c6, \
        kCLOCK_Lpi2c7
    \
}
```

4.3.8 #define I3C_CLOCKS

Value:

```
{  
    kCLOCK_I3c0, kCLOCK_I3c1, kCLOCK_I3c2 \  
}
```

4.3.9 #define FLEXIO_CLOCKS

Value:

```
{  
    kCLOCK_Flexio0, kCLOCK_Flexio1 \  
}
```

4.3.10 #define FLEXCAN_CLOCKS

Value:

```
{  
    kCLOCK_Flexcan \  
}
```

4.3.11 #define PDM_CLOCKS

Value:

```
{  
    kCLOCK_Micfil \  
}
```

4.3.12 #define LCDIF_CLOCKS

Value:

```
{  
    kCLOCK_Dcnano \  
}
```

4.3.13 #define MIPI_DSI_HOST_CLOCKS

Value:

```
{           \
    kCLOCK_Dsi \
}
```

4.3.14 #define EDMA_CLOCKS

Value:

```
{           \
    kCLOCK_Dma0, kCLOCK_Dma1, kCLOCK_Dma2 \
}
```

4.3.15 #define EDMA_CHAN_CLOCKS

Value:

```
{           \
    kCLOCK_Dma0Ch0, kCLOCK_Dma1Ch0, kCLOCK_Dma2Ch0 \
}
```

4.3.16 #define LPUART_CLOCKS

Value:

```
{           \
    kCLOCK_Lpuart0, kCLOCK_Lpuart1, kCLOCK_Lpuart2, kCLOCK_Lpuart3, kCLOCK_Lpuart4, kCLOCK_Lpuart5, \
        kCLOCK_Lpuart6, kCLOCK_Lpuart7 \
}
```

4.3.17 #define DAC_CLOCKS

Value:

```
{           \
    kCLOCK_Dac0, kCLOCK_Dac1 \
}
```

4.3.18 #define LPTMR_CLOCKS**Value:**

```
{
    kCLOCK_Lptmr0, kCLOCK_Lptmr1 \
}
```

4.3.19 #define LPADC_CLOCKS**Value:**

```
{
    kCLOCK_Adco, kCLOCK_Adcl \
}
```

4.3.20 #define LPSPI_CLOCKS**Value:**

```
{
    kCLOCK_Lpspi0, kCLOCK_Lpspi1, kCLOCK_Lpspi2, kCLOCK_Lpspi3, kCLOCK_Lpspi4, kCLOCK_Lpspi5 \
}
```

4.3.21 #define TPM_CLOCKS**Value:**

```
{
    \
    kCLOCK_Tpm0, kCLOCK_Tpm1, kCLOCK_Tpm2, kCLOCK_Tpm3, kCLOCK_Tpm4, kCLOCK_Tpm5, kCLOCK_Tpm6,
    kCLOCK_Tpm7, \
    kCLOCK_Tpm8
}
```

4.3.22 #define LPIT_CLOCKS**Value:**

```
{
    kCLOCK_Lpit0, kCLOCK_Lpit1 \
}
```

4.3.23 #define CMP_CLOCKS**Value:**

```
{
    kCLOCK_Cmp0, kCLOCK_Cmp1 \
}
```

4.3.24 #define WDOG_CLOCKS**Value:**

```
{
    kCLOCK_Wdog0, kCLOCK_Wdog1, kCLOCK_Wdog2, kCLOCK_Wdog3, kCLOCK_Wdog4, kCLOCK_Wdog5 \
}
```

Clock ip name array for WDOG.

4.3.25 #define SEMA42_CLOCKS**Value:**

```
{
    kCLOCK_Sema420, kCLOCK_Sema421, kCLOCK_Sema422 \
}
```

4.3.26 #define TPIU_CLOCKS**Value:**

```
{
    kCLOCK_Tpiu \
}
```

4.3.27 #define FLEXSPI_CLOCKS**Value:**

```
{
    kCLOCK_Flexspi0, kCLOCK_Flexspi1, kCLOCK_Flexspi2 \
}
```

4.3.28 #define MRT_CLOCKS

Value:

```
{
    kCLOCK_Mrt \
}
```

4.3.29 #define BBNM_CLOCKS

Value:

```
{
    kCLOCK_Bbnsm \
}
```

4.3.30 #define PXP_CLOCKS

Value:

```
{
    kCLOCK_Pxp \
}
```

4.3.31 #define EPDC_CLOCKS

Value:

```
{
    kCLOCK_Epdc \
}
```

4.4 Typedef Documentation

4.4.1 typedef enum _clock_name clock_name_t

4.4.2 typedef enum _clock_ip_name clock_ip_name_t

[31:2] is defined as the corresponding register address. [1:1] is used as indicator of existing of PCS. [0:0] is used as indicator of existing of PCD/FRAC.

4.4.3 `typedef enum _cgc_sosc_mode cgc_sosc_mode_t`

4.5 Enumeration Type Documentation

4.5.1 `enum _clock_name`

Enumerator

kCLOCK_Cm33CorePlatClk RTD : CM33 Core/Platform clock.
kCLOCK_Cm33BusClk RTD : CM33 Bus clock.
kCLOCK_Cm33SlowClk RTD : CM33 Slow clock.
kCLOCK_FusionDspCorePlatClk RTD : FusionF1 DSP Core/Platform clock.
kCLOCK_FusionDspBusClk RTD : FusionF1 DSP Bus clock.
kCLOCK_FusionDspSlowClk RTD : FusionF1 DSP Slow clock.
kCLOCK_XbarBusClk AD : XBAR Bus clock.
kCLOCK_HifiDspClk LPAV: HIFI4 clock.
kCLOCK_HifiNicPlatClk LPAV: NIC HIFI clock.
kCLOCK_NicLpavAxiClk LPAV: NIC LPAV AXI clock.
kCLOCK_NicLpavAhbClk LPAV: NIC LPAV AHB clock.
kCLOCK_NicLpavBusClk LPAV: LPAV Bus clock.
kCLOCK_DdrClk LPAV: DDR clock.
kCLOCK_SysOscClk CGC system OSC clock. (SYSOSC)
kCLOCK_FroClk CGC FRO 192MHz clock.
kCLOCK_LpOscClk CGC LPOSC clock. (LPOS)
kCLOCK_RtcOscClk CGC RTC OSC clock. (RTOSC)
kCLOCK_LvdsClk LVDS pad input clock frequency.
kCLOCK_RtdFroDiv1Clk FRODIV1_CLK in RTD.
kCLOCK_RtdFroDiv2Clk FRODIV2_CLK in RTD.
kCLOCK_RtdFroDiv3Clk FRODIV3_CLK in RTD.
kCLOCK_RtdSysOscDiv1Clk SOSCDIV1_CLK in RTD.
kCLOCK_RtdSysOscDiv2Clk SOSCDIV2_CLK in RTD.
kCLOCK_RtdSysOscDiv3Clk SOSCDIV3_CLK in RTD.
kCLOCK_AdFroDiv1Clk FRODIV1_CLK in AD.
kCLOCK_AdFroDiv2Clk FRODIV2_CLK in AD.
kCLOCK_AdFroDiv3Clk FRODIV3_CLK in AD.
kCLOCK_AdSysOscDiv1Clk SOSCDIV1_CLK in AD.
kCLOCK_AdSysOscDiv2Clk SOSCDIV2_CLK in AD.
kCLOCK_AdSysOscDiv3Clk SOSCDIV3_CLK in AD.
kCLOCK_LpavFroDiv1Clk FRODIV1_CLK in LPAV.
kCLOCK_LpavFroDiv2Clk FRODIV2_CLK in LPAV.
kCLOCK_LpavFroDiv3Clk FRODIV3_CLK in LPAV.
kCLOCK_LpavSysOscDiv1Clk SOSCDIV1_CLK in LPAV.
kCLOCK_LpavSysOscDiv2Clk SOSCDIV2_CLK in LPAV.
kCLOCK_LpavSysOscDiv3Clk SOSCDIV3_CLK in LPAV.
kCLOCK_PlloClk CGC PLL0 clock. (PLL0CLK)

kCLOCK_Pll1Clk CGC PLL1 clock. (PLL1CLK)
kCLOCK_Pll3Clk CGC PLL3 clock. (PLL3CLK)
kCLOCK_Pll4Clk CGC PLL4 clock. (PLL4CLK)
kCLOCK_Pll0Pfd0Clk pll0 pfd0.
kCLOCK_Pll0Pfd1Clk pll0 pfd1.
kCLOCK_Pll0Pfd2Clk pll0 pfd2.
kCLOCK_Pll0Pfd3Clk pll0 pfd3.
kCLOCK_Pll1Pfd0Clk pll1 pfd0.
kCLOCK_Pll1Pfd1Clk pll1 pfd1.
kCLOCK_Pll1Pfd2Clk pll1 pfd2.
kCLOCK_Pll1Pfd3Clk pll1 pfd3.
kCLOCK_Pll3Pfd0Clk pll3 pfd0.
kCLOCK_Pll3Pfd1Clk pll3 pfd1.
kCLOCK_Pll3Pfd2Clk pll3 pfd2.
kCLOCK_Pll3Pfd3Clk pll3 pfd3.
kCLOCK_Pll4Pfd0Clk pll4 pfd0.
kCLOCK_Pll4Pfd1Clk pll4 pfd1.
kCLOCK_Pll4Pfd2Clk pll4 pfd2.
kCLOCK_Pll4Pfd3Clk pll4 pfd3.
kCLOCK_Pll0VcoDivClk PLL0VCODIV.
kCLOCK_Pll0Pfd1DivClk PLL0PFD1DIV.
kCLOCK_Pll0Pfd2DivClk PLL0PFD2DIV.
kCLOCK_Pll1VcoDivClk PLL1VCODIV.
kCLOCK_Pll1Pfd1DivClk PLL1PFD1DIV.
kCLOCK_Pll1Pfd2DivClk PLL1PFD2DIV.
kCLOCK_Pll3VcoDivClk PLL3VCODIV.
kCLOCK_Pll3Pfd0Div1Clk PLL3PFD0DIV1.
kCLOCK_Pll3Pfd0Div2Clk PLL3PFD0DIV2.
kCLOCK_Pll3Pfd1Div1Clk PLL3PFD1DIV1.
kCLOCK_Pll3Pfd1Div2Clk PLL3PFD1DIV2.
kCLOCK_Pll3Pfd2Div1Clk PLL3PFD2DIV1.
kCLOCK_Pll3Pfd2Div2Clk PLL3PFD2DIV2.
kCLOCK_Pll3Pfd3Div1Clk PLL3PFD3DIV1.
kCLOCK_Pll3Pfd3Div2Clk PLL3PFD3DIV2.
kCLOCK_Pll4VcoDivClk PLL4VCODIV.
kCLOCK_Pll4Pfd0Div1Clk PLL4PFD0DIV1.
kCLOCK_Pll4Pfd0Div2Clk PLL4PFD0DIV2.
kCLOCK_Pll4Pfd1Div1Clk PLL4PFD1DIV1.
kCLOCK_Pll4Pfd1Div2Clk PLL4PFD1DIV2.
kCLOCK_Pll4Pfd2Div1Clk PLL4PFD2DIV1.
kCLOCK_Pll4Pfd2Div2Clk PLL4PFD2DIV2.
kCLOCK_Pll4Pfd3Div1Clk PLL4PFD3DIV1.
kCLOCK_Pll4Pfd3Div2Clk PLL4PFD3DIV2.

4.5.2 enum _clock_ip_src

Enumerator

kCLOCK_IpSrcNone Clock is off.

kCLOCK_Pcc0PlatIpSrcSysOscDiv1 PCC0, PCC1 Platform clock selection: kCLOCK_RtdSys-OscDiv1Clk.

kCLOCK_Pcc0PlatIpSrcFroDiv1 PCC0, PCC1 Platform clock selection: kCLOCK_RtdFroDiv1-Clk.

kCLOCK_Pcc0PlatIpSrcCm33Plat PCC0, PCC1 Platform clock selection: kCLOCK_Cm33Core-PlatClk.

kCLOCK_Pcc0PlatIpSrcFro PCC0, PCC1 Platform clock selection: kCLOCK_FroClk.

kCLOCK_Pcc0PlatIpSrcPll0Pfd3 PCC0, PCC1 Platform clock selection: kCLOCK_Pll0Pfd3Clk.

kCLOCK_Pcc0BusIpSrcLpo PCC0, PCC1 Bus clock selection: kCLOCK_LpOscClk.

kCLOCK_Pcc0BusIpSrcSysOscDiv2 PCC0, PCC1 Bus clock selection: kCLOCK_RtdSysOsc-Div2Clk.

kCLOCK_Pcc0BusIpSrcFroDiv2 PCC0, PCC1 Bus clock selection: kCLOCK_RtdFroDiv2Clk.

kCLOCK_Pcc0BusIpSrcCm33Bus PCC0, PCC1 Bus clock selection: kCLOCK_Cm33BusClk.

kCLOCK_Pcc0BusIpSrcPll1Pfd1Div PCC0 Bus clock selection: kCLOCK_Pll1Pfd1DivClk.

kCLOCK_Pcc0BusIpSrcPll0Pfd2Div PCC0, PCC1 Bus clock selection: kCLOCK_Pll0Pfd2Div-Clk.

kCLOCK_Pcc0BusIpSrcPll0Pfd1Div PCC0, PCC1 Bus clock selection: kCLOCK_Pll0Pfd1Div-Clk.

kCLOCK_Pcc1PlatIpSrcSysOscDiv1 PCC0, PCC1 Platform clock selection: kCLOCK_RtdSys-OscDiv1Clk.

kCLOCK_Pcc1PlatIpSrcFroDiv1 PCC0, PCC1 Platform clock selection: kCLOCK_RtdFroDiv1-Clk.

kCLOCK_Pcc1PlatIpSrcCm33Plat PCC0, PCC1 Platform clock selection: kCLOCK_Cm33Core-PlatClk.

kCLOCK_Pcc1PlatIpSrcFro PCC0, PCC1 Platform clock selection: kCLOCK_FroClk.

kCLOCK_Pcc1PlatIpSrcPll0Pfd3 PCC0, PCC1 Platform clock selection: kCLOCK_Pll0Pfd3Clk.

kCLOCK_Pcc1BusIpSrcLpo PCC0, PCC1 Bus clock selection: kCLOCK_LpOscClk.

kCLOCK_Pcc1BusIpSrcSysOscDiv2 PCC0, PCC1 Bus clock selection: kCLOCK_RtdSysOsc-Div2Clk.

kCLOCK_Pcc1BusIpSrcFroDiv2 PCC0, PCC1 Bus clock selection: kCLOCK_RtdFroDiv2Clk.

kCLOCK_Pcc1BusIpSrcCm33Bus PCC0, PCC1 Bus clock selection: kCLOCK_Cm33BusClk.

kCLOCK_Pcc1BusIpSrcPll1VcoDiv PCC1 Bus clock selection: kCLOCK_Pll1VcoDivClk.

kCLOCK_Pcc1BusIpSrcPll0Pfd2Div PCC0, PCC1 Bus clock selection: kCLOCK_Pll0Pfd2Div-Clk.

kCLOCK_Pcc1BusIpSrcPll0Pfd1Div PCC0, PCC1 Bus clock selection: kCLOCK_Pll0Pfd1Div-Clk.

kCLOCK_Pcc2BusIpSrcLpo PCC2 Bus clock selection: kCLOCK_LpOscClk.

kCLOCK_Pcc2BusIpSrcSysOscDiv3 PCC2 Bus clock selection: kCLOCK_RtdSysOscDiv3Clk.

kCLOCK_Pcc2BusIpSrcFroDiv3 PCC2 Bus clock selection: kCLOCK_RtdFroDiv3Clk.

kCLOCK_Pcc2BusIpSrcFusionDspBus PCC2 Bus clock selection: kCLOCK_FusionDspBusClk.

kCLOCK_Pcc2BusIpSrcPll1VcoDiv PCC2 Bus clock selection: kCLOCK_Pl11VcoDivClk.

kCLOCK_Pcc2BusIpSrcPll0Pfd2Div PCC2 Bus clock selection: kCLOCK_Pl10Pfd2DivClk.

kCLOCK_Pcc2BusIpSrcPll0Pfd1Div PCC2 Bus clock selection: kCLOCK_Pl10Pfd1DivClk.

kCLOCK_Pcc3BusIpSrcLpo PCC3 Bus clock selection: kCLOCK_LpOscClk.

kCLOCK_Pcc3BusIpSrcSysOscDiv2 PCC3 Bus clock selection: kCLOCK_AdSysOscDiv2Clk.

kCLOCK_Pcc3BusIpSrcFroDiv2 PCC3 Bus clock selection: kCLOCK_AdFroDiv2Clk.

kCLOCK_Pcc3BusIpSrcXbarBus PCC3 Bus clock selection: kCLOCK_XbarBusClk.

kCLOCK_Pcc3BusIpSrcPll3Pfd1Div1 PCC3 Bus clock selection: kCLOCK_Pl13Pfd1Div1Clk.

kCLOCK_Pcc3BusIpSrcPll3Pfd0Div2 PCC3 Bus clock selection: kCLOCK_Pl13Pfd0Div2Clk.

kCLOCK_Pcc3BusIpSrcPll3Pfd0Div1 PCC3 Bus clock selection: kCLOCK_Pl13Pfd0Div1Clk.

kCLOCK_Pcc4PlatIpSrcSysOscDiv1 PCC4 Platform clock selection: kCLOCK_AdSysOscDiv1-Clk.

kCLOCK_Pcc4PlatIpSrcFroDiv1 PCC4 Platform clock selection: kCLOCK_AdFroDiv1Clk.

kCLOCK_Pcc4PlatIpSrcPll3Pfd3Div2 PCC4 Platform clock selection: kCLOCK_Pl13Pfd3Div2-Clk.

kCLOCK_Pcc4PlatIpSrcPll3Pfd3Div1 PCC4 Platform clock selection: kCLOCK_Pl13Pfd3Div1-Clk.

kCLOCK_Pcc4PlatIpSrcPll3Pfd2Div2 PCC4 Platform clock selection: kCLOCK_Pl13Pfd2Div2-Clk.

kCLOCK_Pcc4PlatIpSrcPll3Pfd2Div1 PCC4 Platform clock selection: kCLOCK_Pl13Pfd2Div1-Clk.

kCLOCK_Pcc4PlatIpSrcPll3Pfd1Div2 PCC4 Platform clock selection: kCLOCK_Pl13Pfd1Div2-Clk.

kCLOCK_Pcc4BusIpSrcLpo PCC4 Bus clock selection: kCLOCK_LpOscClk.

kCLOCK_Pcc4BusIpSrcSysOscDiv2 PCC4 Bus clock selection: kCLOCK_AdSysOscDiv2Clk.

kCLOCK_Pcc4BusIpSrcFroDiv2 PCC4 Bus clock selection: kCLOCK_AdFroDiv2Clk.

kCLOCK_Pcc4BusIpSrcXbarBus PCC4 Bus clock selection: kCLOCK_XbarBusClk.

kCLOCK_Pcc4BusIpSrcPll3VcoDiv PCC4 Bus clock selection: kCLOCK_Pl13VcoDivClk.

kCLOCK_Pcc4BusIpSrcPll3Pfd0Div1 PCC4 Bus clock selection: kCLOCK_Pl13Pfd0Div1Clk.

kCLOCK_Pcc5PlatIpSrcPll4Pfd3Div2 PCC5 Platform clock selection: kCLOCK_Pl14Pfd3Div2-Clk.

kCLOCK_Pcc5PlatIpSrcPll4Pfd2Div2 PCC5 Platform clock selection: kCLOCK_Pl14Pfd2Div2-Clk.

kCLOCK_Pcc5PlatIpSrcPll4Pfd2Div1 PCC5 Platform clock selection: kCLOCK_Pl14Pfd2Div1-Clk.

kCLOCK_Pcc5PlatIpSrcPll4Pfd1Div2 PCC5 Platform clock selection: kCLOCK_Pl14Pfd1Div2-Clk.

kCLOCK_Pcc5PlatIpSrcPll4Pfd1Div1 PCC5 Platform clock selection: kCLOCK_Pl14Pfd1Div1-Clk.

kCLOCK_Pcc5PlatIpSrcPll4Pfd0Div2 PCC5 Platform clock selection: kCLOCK_Pl14Pfd0Div2-Clk.

kCLOCK_Pcc5PlatIpSrcPll4Pfd0Div1 PCC5 Platform clock selection: kCLOCK_Pl14Pfd0Div1-Clk.

kCLOCK_Pcc5BusIpSrcLpo PCC5 Bus clock selection: kCLOCK_LpOscClk.

kCLOCK_Pcc5BusIpSrcSysOscDiv2 PCC5 Bus clock selection: kCLOCK_LpavSysOscDiv2Clk.

kCLOCK_Pcc5BusIpSrcFroDiv2 PCC5 Bus clock selection: kCLOCK_LpavFroDiv2Clk.

kCLOCK_Pcc5BusIpSrcLpavBus PCC5 Bus clock selection: kCLOCK_NicLpavBusClk.

kCLOCK_Pcc5BusIpSrcPlI4VcoDiv PCC5 Bus clock selection: kCLOCK_PlI4VcoDivClk.

kCLOCK_Pcc5BusIpSrcPlI4Pfd3Div1 PCC5 Bus clock selection: kCLOCK_PlI4Pfd3Div1Clk.

kCLOCK_Cm33SaiClkSrcPlI1Pfd2Div PLL1 PFD2 DIV in RTD: kCLOCK_PlI1Pfd2DivClk.

kCLOCK_Cm33SaiClkSrcRtdAudClk Common audio clock in RTD, see cgc_rtd_audclk_src_t.

kCLOCK_Cm33SaiClkSrcLpavAudClk Common audio clock in LPAV, see cgc_lpav_audclk_src_t.

kCLOCK_Cm33SaiClkSrcSysOsc SYSOSC main reference clock to the chip: kCLOCK_SysOscClk.

kCLOCK_FusionSaiClkSrcPlI1Pfd2Div PLL1 PFD2 DIV in RTD: kCLOCK_PlI1Pfd2DivClk.

kCLOCK_FusionSaiClkSrcExtMclk1 External audio master clock input 1.

kCLOCK_FusionSaiClkSrcSai3Rx SAI3 receiver serial bit clock. Only for SAI2.

kCLOCK_FusionSaiClkSrcSai2Tx SAI2 transmitter serial bit clock. Only for SAI3.

kCLOCK_FusionSaiClkSrcSysOsc SYSOSC main reference clock to the chip: kCLOCK_SysOscClk.

kCLOCK_FusionMicfilClkSrcPlI1Pfd2Div PLL1 PFD2 DIV in RTD: kCLOCK_PlI1Pfd2DivClk.

kCLOCK_FusionMicfilClkSrcFro24 FRO24: kCLOCK_FroClk/8.

kCLOCK_FusionMicfilClkSrcSysOsc SYSOSC main reference clock to the chip: kCLOCK_SysOscClk.

kCLOCK_FusionMicfilClkSrcExtMclk1 External audio master clock input 1.

kCLOCK_FusionMicfilClkSrcRtcOsc kCLOCK_RtcOscClk.

kCLOCK_FusionMicfilClkSrcLpo kCLOCK_LpOscClk.

kCLOCK_FusionTpm2ClkSrcPlI1Pfd2Div PLL1 PFD2 DIV in RTD: kCLOCK_PlI1Pfd2DivClk.

kCLOCK_FusionTpm2ClkSrcExtMclk1 External audio master clock input 1.

kCLOCK_FusionTpm2ClkSrcLpo PCC2 Bus clock selection: kCLOCK_LpOscClk.

kCLOCK_FusionTpm2ClkSrcSysOscDiv3 PCC2 Bus clock selection: kCLOCK_RtdSysOscDiv3Clk.

kCLOCK_FusionTpm2ClkSrcFroDiv3 PCC2 Bus clock selection: kCLOCK_RtdFroDiv3Clk.

kCLOCK_FusionTpm2ClkSrcFusionDspBus PCC2 Bus clock selection: kCLOCK_FusionDspBusClk.

kCLOCK_FusionTpm2ClkSrcPlI1VcoDiv PCC2 Bus clock selection: kCLOCK_PlI1VcoDivClk.

kCLOCK_FusionTpm2ClkSrcPlI0Pfd2Div PCC2 Bus clock selection: kCLOCK_PlI0Pfd2DivClk.

kCLOCK_FusionTpm2ClkSrcPlI0Pfd1Div PCC2 Bus clock selection: kCLOCK_PlI0Pfd1DivClk.

kCLOCK_FusionTpm3ClkSrcPlI1Pfd2Div PLL1 PFD2 DIV in RTD: kCLOCK_PlI1Pfd2DivClk.

kCLOCK_FusionTpm3ClkSrcRtdAudClk Common audio clock in RTD, see cgc_rtd_audclk_src_t.

kCLOCK_FusionTpm3ClkSrcLpavAudClk Common audio clock in LPAV, see cgc_lpav_audclk_src_t.

kCLOCK_FusionTpm3ClkSrcLpo PCC2 Bus clock selection: kCLOCK_LpOscClk.

kCLOCK_FusionTpm3ClkSrcSysOscDiv3 PCC2 Bus clock selection: kCLOCK_RtdSysOscDiv3Clk.

kCLOCK_FusionTpm3ClkSrcFroDiv3 PCC2 Bus clock selection: kCLOCK_RtdFroDiv3Clk.

kCLOCK_FusionTpm3ClkSrcFusionDspBus PCC2 Bus clock selection: kCLOCK_FusionDsp-BusClk.

kCLOCK_FusionTpm3ClkSrcPll1VcoDiv PCC2 Bus clock selection: kCLOCK_Pll1VcoDivClk.

kCLOCK_FusionTpm3ClkSrcPll0Pfd2Div PCC2 Bus clock selection: kCLOCK_Pll0Pfd2DivClk.

kCLOCK_FusionTpm3ClkSrcPll0Pfd1Div PCC2 Bus clock selection: kCLOCK_Pll0Pfd1DivClk.

kCLOCK_AdSaiClkSrcPll3Pfd1Div1 PLL3 PFD1 DIV1 in AD: kCLOCK_Pll3Pfd1Div2Clk.

kCLOCK_AdSaiClkSrcAdAudClk Common audio clock in AD, see cgc_ad_audclk_src_t.

kCLOCK_AdSaiClkSrcLpavAudClk Common audio clock in LPAV, see cgc_lpav_audclk_src_t.

kCLOCK_AdSaiClkSrcSysOsc SYSOSC main reference clock to the chip: kCLOCK_SysOscClk.

kCLOCK_AdTpm67ClkSrcPll3Pfd1Div1 PLL3 PFD1 DIV1 in AD: kCLOCK_Pll3Pfd1Div2Clk.

kCLOCK_AdTpm67ClkSrcAdAudClk Common audio clock in AD, see cgc_ad_audclk_src_t.

kCLOCK_AdTpm67ClkSrcLpavAudClk Common audio clock in LPAV, see cgc_lpav_audclk_src_t.

kCLOCK_AdTpm67ClkSrcLpo PCC4 Bus clock selection: kCLOCK_LpOscClk.

kCLOCK_AdTpm67ClkSrcSysOscDiv2 PCC4 Bus clock selection: kCLOCK_AdSysOscDiv2Clk.

kCLOCK_AdTpm67ClkSrcFroDiv2 PCC4 Bus clock selection: kCLOCK_AdFroDiv2Clk.

kCLOCK_AdTpm67ClkSrcXbarBus PCC4 Bus clock selection: kCLOCK_XbarBusClk.

kCLOCK_AdTpm67ClkSrcPll3VcoDiv PCC4 Bus clock selection: kCLOCK_Pll3VcoDivClk.

kCLOCK_AdTpm67ClkSrcPll3Pfd0Div1 PCC4 Bus clock selection: kCLOCK_Pll3Pfd0Div1Clk.

kCLOCK_LpavSaiClkSrcPll1Pfd2Div PLL1 PFD2 DIV in RTD: kCLOCK_Pll1Pfd2DivClk.

kCLOCK_LpavSaiClkSrcPll3Pfd1Div1 PLL3 PFD1 DIV1 in AD: kCLOCK_Pll3Pfd1Div1Clk.

kCLOCK_LpavSaiClkSrcRtdAudClk Common audio clock in RTD, see cgc_rtd_audclk_src_t.

kCLOCK_LpavSaiClkSrcAdAudClk Common audio clock in AD, see cgc_ad_audclk_src_t.

kCLOCK_LpavSaiClkSrcLpavAudClk Common audio clock in LPAV, see cgc_lpav_audclk_src_t.

kCLOCK_LpavSaiClkSrcSysOsc SYSOSC main reference clock to the chip.

kCLOCK_LpavTpm8ClkSrcPll1Pfd2Div PLL1 PFD2 DIV in RTD: kCLOCK_Pll1Pfd2DivClk.

kCLOCK_LpavTpm8ClkSrcPll3Pfd1Div1 PLL3 PFD1 DIV1 in AD: kCLOCK_Pll3Pfd1Div1Clk.

kCLOCK_LpavTpm8ClkSrcRtdAudClk Common audio clock in RTD, see cgc_rtd_audclk_src_t.

kCLOCK_LpavTpm8ClkSrcAdAudClk Common audio clock in AD, see cgc_ad_audclk_src_t.

kCLOCK_LpavTpm8ClkSrcLpavAudClk Common audio clock in LPAV, see cgc_lpav_audclk_src_t.

kCLOCK_LpavTpm8ClkSrcLpo PCC5 Bus clock selection: kCLOCK_LpOscClk.

kCLOCK_LpavTpm8ClkSrcSysOscDiv2 PCC5 Bus clock selection: kCLOCK_LpavSysOscDiv2-Clk.

kCLOCK_LpavTpm8ClkSrcFroDiv2 PCC5 Bus clock selection: kCLOCK_LpavFroDiv2Clk.

kCLOCK_LpavTpm8ClkSrcLpavBus PCC5 Bus clock selection: kCLOCK_NicLpavBusClk.

kCLOCK_LpavTpm8ClkSrcPll4VcoDiv PCC5 Bus clock selection: kCLOCK_Pll4VcoDivClk.

kCLOCK_LpavTpm8ClkSrcPll4Pfd3Div1 PCC5 Bus clock selection: kCLOCK_Pll4Pfd3Div1Clk.

4.5.3 enum _clock_lptmr_src

Enumerator

kCLOCK_LptmrSrcLPO1M LPO 1MHz clock.
kCLOCK_LptmrSrcRtc1K RTC 1KHz clock.
kCLOCK_LptmrSrcRtc32K RTC 32KHz clock.
kCLOCK_LptmrSrcSysOsc system OSC clock.

4.5.4 enum _clock_ip_name

[31:2] is defined as the corresponding register address. [1:1] is used as indicator of existing of PCS. [0:0] is used as indicator of existing of PCD/FRAC.

4.5.5 anonymous enum

Enumerator

kStatus_CGC_Busy Clock is busy.
kStatus_CGC_InvalidSrc Invalid source.

4.5.6 enum _cgc_sys_clk

Enumerator

kCGC_SysClkSlow System slow clock.
kCGC_SysClkBus Bus clock.
kCGC_SysClkCorePlat Core/Platform clock.
kCGC_SysClkHifi4 Hifi4 core clock.
kCGC_SysClkNicHifi Hifi4 platform clock.
kCGC_SysClkLpavAxi LPAV AXI clock.
kCGC_SysClkLpavAhb LPAV AHB clock.
kCGC_SysClkLpavBus LPAV Bus clock.

4.5.7 enum _cgc_rtd_sys_clk_src

Enumerator

kCGC_RtdSysClkSrcFro FRO192.
kCGC_RtdSysClkSrcPll0Pfd0 PLL0 PFD0.
kCGC_RtdSysClkSrcPll1Pfd0 PLL1 PFD0.

kCGC_RtdSysClkSrcSysOsc System OSC.
kCGC_RtdSysClkSrcRtcOsc RTC OSC.
kCGC_RtdSysClkSrcLvds LVDS XCVR.
kCGC_RtdSysClkSrcPll0 PLL0.

4.5.8 enum _cgc_nic_sys_clk_src

Enumerator

kCGC_NicSysClkSrcFro FRO192.
kCGC_NicSysClkSrcPll3Pfd0 PLL0 PFD0.
kCGC_NicSysClkSrcSysOsc System OSC.
kCGC_NicSysClkSrcLvds LVDS XCVR.

4.5.9 enum _cgc_hifi_sys_clk_src

Enumerator

kCGC_HifiSysClkSrcFro FRO192.
kCGC_HifiSysClkSrcPll4 PLL4.
kCGC_HifiSysClkSrcPll4Pfd0 PLL4 PFD0.
kCGC_HifiSysClkSrcSysOsc System OSC.
kCGC_HifiSysClkSrcLvds LVDS XCVR.

4.5.10 enum _cgc_lpav_sys_clk_src

Enumerator

kCGC_LpavSysClkSrcFro FRO192.
kCGC_LpavSysClkSrcPll4Pfd1 PLL4 PFD1.
kCGC_LpavSysClkSrcSysOsc System OSC.
kCGC_LpavSysClkSrcLvds LVDS XCVR.

4.5.11 enum _cgc_ddr_sys_clk_src

Enumerator

kCGC_DdrSysClkSrcFro FRO192.
kCGC_DdrSysClkSrcPll4Pfd1 PLL4 PFD1.
kCGC_DdrSysClkSrcSysOsc System OSC.
kCGC_DdrSysClkSrcLvds LVDS XCVR.

4.5.12 enum _clock_rtd_clkout_src

Enumerator

kClockRtdClkoutSelCm33Core CGC CM33 Core/Platform clock.
kClockRtdClkoutSelCm33Bus CGC CM33 Bus clock.
kClockRtdClkoutSelCm33Slow CGC CM33 Slow clock.
kClockRtdClkoutSelFusionDspCore CGC Fusion DSP Core/Platform clock.
kClockRtdClkoutSelFusionDspBus CGC Fusion DSP Bus clock.
kClockRtdClkoutSelFusionDspSlow CGC Fusion DSP Slow clock.
kClockRtdClkoutSelFro48 FRO48: kCLOCK_FroClk/4.
kClockRtdClkoutSelPll0VcoDiv PLL0 VCO DIV: kCLOCK_Pll0VcoDivClk.
kClockRtdClkoutSelPll1VcoDiv PLL1 VCO DIV: kCLOCK_Pll1VcoDivClk.
kClockRtdClkoutSelSysOsc System OSC.
kClockRtdClkoutSelLpOsc CGC LPOSC clock.

4.5.13 enum _clock_lpav_clkout_src

Enumerator

kClockLpavClkoutSelHifi4 CGC HIFI4 core clock.
kClockLpavClkoutSelNicHifi CGC HIFI4 platform clock.
kClockLpavClkoutSelLpavAxi CGC NIC LPAV AXI clock.
kClockLpavClkoutSelLpavAhb CGC NIC LPAV AHB clock.
kClockLpavClkoutSelLpavBus CGC LPAV Bus clock.
kClockLpavClkoutSelDdr CGC DDR clock.
kClockLpavClkoutSelFro48 FRO48: kCLOCK_FroClk/4.
kClockLpavClkoutSelPll4VcoDiv PLL4 VCO DIV: kCLOCK_Pll4VcoDivClk.
kClockLpavClkoutSelSysOsc System OSC.
kClockLpavClkoutSelLpOsc CGC LPOSC clock.

4.5.14 enum _cgc_async_clk

Enumerator

kCGC_AsyncDiv1Clk The async clock by DIV1, e.g. SOSCDIV1_CLK, FRODIV1_CLK.
kCGC_AsyncDiv2Clk The async clock by DIV2, e.g. SOSCDIV2_CLK, FRODIV2_CLK.
kCGC_AsyncDiv3Clk The async clock by DIV3, e.g. SOSCDIV3_CLK, FRODIV3_CLK.
kCGC_AsyncVcoClk The async clock by PLL VCO DIV.
kCGC_AsyncPfd0Div1Clk The async clock by PLL PFD0 DIV1.
kCGC_AsyncPfd0Div2Clk The async clock by PLL PFD0 DIV2.
kCGC_AsyncPfd1Div1Clk The async clock by PLL PFD1 DIV or DIV1.
kCGC_AsyncPfd1Div2Clk The async clock by PLL PFD1 DIV2.

- kCGC_AsyncPfd2Div1Clk* The async clock by PLL PFD2 DIV or DIV1.
kCGC_AsyncPfd2Div2Clk The async clock by PLL PFD2 DIV2.
kCGC_AsyncPfd3Div1Clk The async clock by PLL PFD3 DIV1.
kCGC_AsyncPfd3Div2Clk The async clock by PLL PFD3 DIV2.

4.5.15 enum_cgc_sosc_monitor_mode

Enumerator

- kCGC_SysOscMonitorDisable* Monitor disabled.
kCGC_SysOscMonitorInt Interrupt when the system OSC error is detected.
kCGC_SysOscMonitorReset Reset when the system OSC error is detected.

4.5.16 enum_cgc_sosc_mode

Enumerator

- kCGC_SysOscModeExt* Use external clock.
kCGC_SysOscModeOscLowPower Oscillator low power.
kCGC_SysOscModeOscHighGain Oscillator high gain.

4.5.17 enum_cgc_sosc_enable_mode

Enumerator

- kCGC_SysOscEnableInDeepSleep* Enable OSC in deep sleep mode.
kCGC_SysOscEnableInPowerDown Enable OSC in low power mode.

4.5.18 enum_cgc_fro_enable_mode

Enumerator

- kCGC_FroEnableInDeepSleep* Enable FRO in deep sleep mode.

4.5.19 enum_cgc_lposc_enable_mode

Enumerator

- kCGC_LposcEnableInDeepSleep* Enable OSC in deep sleep mode.
kCGC_LposcEnableInPowerDown Enable OSC in low power mode.

4.5.20 enum _cgc_pll_src

Enumerator

kCGC_PlSrcSysOsc PLL clock source is system OSC.

kCGC_PlSrcFro24M PLL clock source is FRO 24M.

4.5.21 enum _cgc_pll_enable_mode

Enumerator

kCGC_PlEnable Enable PLL clock.

kCGC_PlEnableInDeepSleep Enable PLL in deep sleep mode.

4.5.22 enum _cgc_pll_pfd_clkout

Enumerator

kCGC_PlPfd0Clk PFD0 output clock selected.

kCGC_PlPfd1Clk PFD1 output clock selected.

kCGC_PlPfd2Clk PFD2 output clock selected.

kCGC_PlPfd3Clk PFD3 output clock selected.

4.5.23 enum _cgc_pll0_mult

Enumerator

kCGC_Pl0Mult15 Divide by 15.

kCGC_Pl0Mult16 Divide by 16.

kCGC_Pl0Mult20 Divide by 20.

kCGC_Pl0Mult22 Divide by 22.

kCGC_Pl0Mult25 Divide by 25.

kCGC_Pl0Mult30 Divide by 30.

4.5.24 enum _cgc_rosc_monitor_mode

Enumerator

kCGC_RtcOscMonitorDisable Monitor disabled.

kCGC_RtcOscMonitorInt Interrupt when the RTC OSC error is detected.

kCGC_RtcOscMonitorReset Reset when the RTC OSC error is detected.

4.5.25 enum _cgc_pll1_mult

Enumerator

- kCGC_Pl1Mult16* Divide by 16.
- kCGC_Pl1Mult17* Divide by 17.
- kCGC_Pl1Mult20* Divide by 20.
- kCGC_Pl1Mult22* Divide by 22.
- kCGC_Pl1Mult27* Divide by 27.
- kCGC_Pl1Mult33* Divide by 33.

4.5.26 enum _cgc_pll4_mult

Enumerator

- kCGC_Pl4Mult16* Divide by 16.
- kCGC_Pl4Mult17* Divide by 17.
- kCGC_Pl4Mult20* Divide by 20.
- kCGC_Pl4Mult22* Divide by 22.
- kCGC_Pl4Mult27* Divide by 27.
- kCGC_Pl4Mult33* Divide by 33.

4.5.27 enum _cgc_rtd_audclk_src

Enumerator

- kCGC_RtdAudClkSrcExtMclk0* External audio master clock input 0 from pin.
- kCGC_RtdAudClkSrcExtMclk1* External audio master clock input 1 from pin.
- kCGC_RtdAudClkSrcSai0RxBclk* SAI0 receiver serial bit clock.
- kCGC_RtdAudClkSrcSai0TxBclk* SAI0 transmitter serial bit clock.
- kCGC_RtdAudClkSrcSai1RxBclk* SAI1 receiver serial bit clock.
- kCGC_RtdAudClkSrcSai1TxBclk* SAI1 transmitter serial bit clock.
- kCGC_RtdAudClkSrcSai2RxBclk* SAI2 receiver serial bit clock.
- kCGC_RtdAudClkSrcSai2TxBclk* SAI2 transmitter serial bit clock.
- kCGC_RtdAudClkSrcSai3RxBclk* SAI3 receiver serial bit clock.
- kCGC_RtdAudClkSrcSai3TxBclk* SAI3 transmitter serial bit clock.

4.5.28 enum _cgc_ad_audclk_src

Enumerator

- kCGC_AdAudClkSrcExtMclk2* External audio master clock input 2 from pin.

kCGC_AdAudClkSrcSai4RxBclk SAI4 receiver serial bit clock.
kCGC_AdAudClkSrcSai4TxBclk SAI4 transmitter serial bit clock.
kCGC_AdAudClkSrcSai5RxBclk SAI5 receiver serial bit clock.
kCGC_AdAudClkSrcSai5TxBclk SAI5 transmitter serial bit clock.

4.5.29 enum _cgc_lpav_audclk_src

Enumerator

kCGC_LpavAudClkSrcExtMclk3 External audio master clock input 3 from pin.
kCGC_LpavAudClkSrcSai6RxBclk SAI6 receiver serial bit clock.
kCGC_LpavAudClkSrcSai6TxBclk SAI6 transmitter serial bit clock.
kCGC_LpavAudClkSrcSai7RxBclk SAI7 receiver serial bit clock.
kCGC_LpavAudClkSrcSai7TxBclk SAI7 transmitter serial bit clock.
kCGC_LpavAudClkSrcSpdifRx SPDIF receiver clock.

4.6 Function Documentation

4.6.1 static void CLOCK_EnableClock (*clock_ip_name_t name*) [inline], [static]

Parameters

<i>name</i>	Which clock to enable, see clock_ip_name_t .
-------------	--------------------------------------------------------------

4.6.2 static void CLOCK_DisableClock (*clock_ip_name_t name*) [inline], [static]

Parameters

<i>name</i>	Which clock to disable, see clock_ip_name_t .
-------------	---------------------------------------------------------------

4.6.3 static bool CLOCK_IsEnabledByOtherCore (*clock_ip_name_t name*) [inline], [static]

Parameters

<i>name</i>	Which peripheral to check, see clock_ip_name_t .
-------------	------------------------------------------------------------------

Returns

True if clock is already enabled, otherwise false.

4.6.4 void CLOCK_SetIpSrc ([clock_ip_name_t name](#), [clock_ip_src_t src](#))

Set the clock source for specific IP, not all modules need to set the clock source, should only use this function for the modules need source setting.

Parameters

<i>name</i>	Which peripheral to check, see clock_ip_name_t .
<i>src</i>	Clock source to set.

4.6.5 void CLOCK_SetIpSrcDiv ([clock_ip_name_t name](#), [clock_ip_src_t src](#), [uint8_t divValue](#), [uint8_t fracValue](#))

Set the clock source and divider for specific IP, not all modules need to set the clock source and divider, should only use this function for the modules need source and divider setting.

Divider output clock = Divider input clock x [(fracValue+1)/(divValue+1)].

Parameters

<i>name</i>	Which peripheral to check, see clock_ip_name_t .
<i>src</i>	Clock source to set.
<i>divValue</i>	The divider value.
<i>fracValue</i>	The fraction multiply value.

4.6.6 static void CLOCK_SetRtdAudClkSrc ([cgc_rtd_audclk_src_t src](#)) [[inline](#)], [[static](#)]

NOTE: The audio clock pin frequency is decided by SAI, but clock driver cannot depend on SAI driver to get its pin frequencies, user need to explicitly set the MCLK/BCLK frequencies if other modules use the AUD_CLK0 source and need to get correct frequency.

Parameters

<i>src</i>	Clock source to set.
------------	----------------------

4.6.7 static void CLOCK_SetAdAudClkSrc (*cgc_ad_audclk_src_t src*) [inline], [static]

NOTE: The audio clock pin frequency is decided by SAI, but clock driver cannot depend on SAI driver to get its pin frequencies, user need to explicitly set the MCLK/BCLK frequencies if other modules use the AUD_CLK1 source and need to get correct frequency.

Parameters

<i>src</i>	Clock source to set.
------------	----------------------

4.6.8 static void CLOCK_SetLpavAudClkSrc (*cgc_lpav_audclk_src_t src*) [inline], [static]

NOTE: The audio clock pin frequency is decided by SAI, but clock driver cannot depend on SAI driver to get its pin frequencies, user need to explicitly set the MCLK/BCLK frequencies if other modules use the AUD_CLK2 source and need to get correct frequency.

Parameters

<i>src</i>	Clock source to set.
------------	----------------------

4.6.9 uint32_t CLOCK_GetFreq (*clock_name_t clockName*)

This function checks the current clock configurations and then calculates the clock frequency for a specific clock name defined in *clock_name_t*.

Parameters

<i>clockName</i>	Clock names defined in <i>clock_name_t</i>
------------------	--------------------------------------------

Returns

Clock frequency value in hertz

4.6.10 uint32_t CLOCK_GetCm33CorePlatClkFreq (void)

Returns

Clock frequency in Hz.

4.6.11 uint32_t CLOCK_GetCm33BusClkFreq (void)

Returns

Clock frequency in Hz.

4.6.12 uint32_t CLOCK_GetCm33SlowClkFreq (void)

Returns

Clock frequency in Hz.

4.6.13 uint32_t CLOCK_GetFusionDspCorePlatClkFreq (void)

Returns

Clock frequency in Hz.

4.6.14 uint32_t CLOCK_GetFusionDspBusClkFreq (void)

Returns

Clock frequency in Hz.

4.6.15 uint32_t CLOCK_GetFusionDspSlowClkFreq (void)

Returns

Clock frequency in Hz.

4.6.16 uint32_t CLOCK_GetLvdsClkFreq(void)

Returns

Clock frequency in Hz.

4.6.17 uint32_t CLOCK_GetIpFreq(clock_ip_name_t name)

This function gets the IP module clock frequency. It is only used for the IP modules which could select clock source by [CLOCK_SetIpSrc\(\)](#).

Parameters

<i>name</i>	Which peripheral to get, see clock_ip_name_t .
-------------	----------------------------------------------------------------

Returns

Clock frequency value in hertz

4.6.18 uint32_t CLOCK_GetCm33SysClkFreq(cgc_sys_clk_t type)

This function gets the CGC CM33 system clock frequency. These clocks are used for core, platform, bus and slow clock domains.

Parameters

<i>type</i>	Which type of clock to get.
-------------	-----------------------------

Returns

Clock frequency.

4.6.19 static void CLOCK_SetCm33SysClkConfig(cgc_rtd_sys_clk_config_t * config) [inline], [static]

This function sets the system clock configuration for CM33 domain.

Parameters

<i>config</i>	Pointer to the configuration.
---------------	-------------------------------

4.6.20 **uint32_t CLOCK_GetFusionDspSysClkFreq (cgc_sys_clk_t *type*)**

This function gets the CGC Fusion DSP system clock frequency. These clocks are used for core, platform, bus and slow clock domains.

Parameters

<i>type</i>	Which type of clock to get.
-------------	-----------------------------

Returns

Clock frequency.

4.6.21 **static void CLOCK_SetFusionSysClkConfig (const cgc_rtd_sys_clk_config_t * *config*) [inline], [static]**

This function sets the system clock configuration for FusionF1 DSP domain.

Parameters

<i>config</i>	Pointer to the configuration.
---------------	-------------------------------

4.6.22 **static void CLOCK_GetCm33SysClkConfig (cgc_rtd_sys_clk_config_t * *config*) [inline], [static]**

This function gets the system configuration for CM33 domain.

Parameters

<i>config</i>	Pointer to the configuration.
---------------	-------------------------------

4.6.23 **static void CLOCK_GetFusionDspSysClkConfig (cgc_rtd_sys_clk_config_t * *config*) [inline], [static]**

This function gets the system configuration for FusionF1 DSP domain.

Parameters

<i>config</i>	Pointer to the configuration.
---------------	-------------------------------

4.6.24 static void CLOCK_SetRtdClkOutConfig (`clock_rtd_clkout_src_t setting,` `uint8_t div, bool enable`) [inline], [static]

This function sets the clock out configuration.

Parameters

<i>setting</i>	The selection to set.
<i>div</i>	The divider to set (div > 0).
<i>enable</i>	Enable clock out.

4.6.25 static void CLOCK_SetRtcClkOutConfig (`uint8_t div`) [inline], [static]

This function sets the RTC_CLOCKOUT configuration.

Parameters

<i>div</i>	The divider to set (div > 0).
------------	-------------------------------

4.6.26 uint32_t CLOCK_GetXbarBusClkFreq (void)

This function gets the CGC XBAR bus clock frequency.

Returns

Clock frequency.

4.6.27 uint32_t CLOCK_GetHifiDspSysClkFreq (`cgc_sys_clk_t type`)

This function gets the CGC HIFI DSP system clock frequency. These clocks are used for core, platform domains.

Parameters

<i>type</i>	Which type of clock to get.
-------------	-----------------------------

Returns

Clock frequency.

4.6.28 static void CLOCK_SetHifiDspSysClkConfig (const cgc_hifi_sys_clk_config_t * *config*) [inline], [static]

This function sets the system clock configuration for HIFI4 DSP domain.

Parameters

<i>config</i>	Pointer to the configuration.
---------------	-------------------------------

4.6.29 static void CLOCK_GetHifiDspSysClkConfig (cgc_hifi_sys_clk_config_t * *config*) [inline], [static]

This function gets the system configuration for HIFI4 DSP domain.

Parameters

<i>config</i>	Pointer to the configuration.
---------------	-------------------------------

4.6.30 uint32_t CLOCK_GetLpavSysClkFreq (cgc_sys_clk_t *type*)

This function gets the CGC NIC LPAV system clock frequency. These clocks are used for AXI, AHB, Bus domains.

Parameters

<i>type</i>	Which type of clock to get.
-------------	-----------------------------

Returns

Clock frequency.

4.6.31 static void CLOCK_SetLpavSysClkConfig (const cgc_lpav_sys_clk_config_t * *config*) [inline], [static]

This function sets the system clock configuration for NIC LPAV domain.

Parameters

<i>config</i>	Pointer to the configuration.
---------------	-------------------------------

4.6.32 static void CLOCK_GetLpavSysClkConfig (*cgc_lpav_sys_clk_config_t* * *config*) [inline], [static]

This function gets the system configuration for NIC LPAV domain.

Parameters

<i>config</i>	Pointer to the configuration.
---------------	-------------------------------

4.6.33 uint32_t CLOCK_GetDdrClkFreq (void)

This function gets the CGC DDR clock frequency.

Returns

Clock frequency.

4.6.34 static void CLOCK_SetLpavClkOutConfig (*clock_lpav_clkout_src_t setting*, *uint8_t div*, *bool enable*) [inline], [static]

This function sets the clock out configuration.

Parameters

<i>setting</i>	The selection to set.
<i>div</i>	The divider to set (<i>div</i> > 0).
<i>enable</i>	Enable clock out.

4.6.35 status_t CLOCK_InitSysOsc (*const cgc_sosc_config_t* * *config*)

This function enables the CGC system OSC clock according to the configuration.

Parameters

<i>config</i>	Pointer to the configuration structure.
---------------	-----------------------------------------

Return values

<i>kStatus_Success</i>	System OSC is initialized.
<i>kStatus_CGC_Busy</i>	System OSC has been enabled and is used by the system clock.
<i>kStatus_ReadOnly</i>	System OSC control register is locked.

Note

This function can't detect whether the system OSC has been enabled and used by an IP.

4.6.36 status_t CLOCK_DeinitSysOsc (void)

This function disables the CGC system OSC clock.

Return values

<i>kStatus_Success</i>	System OSC is deinitialized.
<i>kStatus_CGC_Busy</i>	System OSC is used by the system clock.
<i>kStatus_ReadOnly</i>	System OSC control register is locked.

Note

This function can't detect whether the system OSC is used by an IP.

4.6.37 void CLOCK_SetRtdSysOscAsyncClkDiv (cgc_async_clk_t *asyncClk*, uint8_t *divider*)

Parameters

<i>asyncClk</i>	Which asynchronous clock to configure.
-----------------	----------------------------------------

<i>divider</i>	The divider value to set. Disabled when divider == 0.
----------------	-------------------------------------------------------

Note

There might be glitch when changing the asynchronous divider, so make sure the asynchronous clock is not used while changing divider.

4.6.38 void CLOCK_SetAdSysOscAsyncClkDiv (`cgc_async_clk_t asyncClk,` `uint8_t divider`)

Parameters

<i>asyncClk</i>	Which asynchronous clock to configure.
<i>divider</i>	The divider value to set. Disabled when divider == 0.

Note

There might be glitch when changing the asynchronous divider, so make sure the asynchronous clock is not used while changing divider.

4.6.39 void CLOCK_SetLpavSysOscAsyncClkDiv (`cgc_async_clk_t asyncClk,` `uint8_t divider`)

Parameters

<i>asyncClk</i>	Which asynchronous clock to configure.
<i>divider</i>	The divider value to set. Disabled when divider == 0.

Note

There might be glitch when changing the asynchronous divider, so make sure the asynchronous clock is not used while changing divider.

4.6.40 uint32_t CLOCK_GetSysOscFreq (`void`)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.41 uint32_t CLOCK_GetRtdSysOscAsyncFreq (`cgc_async_clk_t type`)

Parameters

<i>type</i>	The asynchronous clock type.
-------------	------------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.42 `uint32_t CLOCK_GetAdSysOscAsyncFreq (cgc_async_clk_t type)`

Parameters

<i>type</i>	The asynchronous clock type.
-------------	------------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.43 `uint32_t CLOCK_GetLpavSysOscAsyncFreq (cgc_async_clk_t type)`

Parameters

<i>type</i>	The asynchronous clock type.
-------------	------------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.44 `static bool CLOCK_IsSysOscErr (void) [inline], [static]`

Returns

True if the error occurs, false if not.

4.6.45 `static void CLOCK_SetSysOscMonitorMode (cgc_sosc_monitor_mode_t mode) [inline], [static]`

This function sets the system OSC monitor mode. The mode can be disabled, it can generate an interrupt when the error is disabled, or reset when the error is detected.

Parameters

<i>mode</i>	Monitor mode to set.
-------------	----------------------

4.6.46 static bool CLOCK_IsSysOscSelected(void) [inline], [static]

Returns

True if system OSC is used as clock source, false if not.

4.6.47 static bool CLOCK_IsSysOscValid(void) [inline], [static]

Returns

True if clock is valid, false if not.

4.6.48 status_t CLOCK_InitFro(const cgc_fro_config_t * *config*)

This function initializes the CGC FRO clock according to the configuration.

Parameters

<i>config</i>	Pointer to the configuration structure.
---------------	-----------------------------------------

Return values

<i>kStatus_Success</i>	FRO is initialized.
<i>kStatus_CGC_Busy</i>	FRO has been enabled and is used by system clock.
<i>kStatus_ReadOnly</i>	FRO control register is locked.

Note

This function can't detect whether the FRO has been enabled and used by an IP.

4.6.49 status_t CLOCK_DeinitFro(void)

This function deinitializes the CGC FRO.

Return values

<i>kStatus_Success</i>	FRO is deinitialized.
<i>kStatus_CGC_Busy</i>	FRO is used by system clock.
<i>kStatus_ReadOnly</i>	FRO control register is locked.

Note

This function can't detect whether the FRO is used by an IP.

4.6.50 void CLOCK_SetRtdFroAsyncClkDiv (*cgc_async_clk_t asyncClk*, *uint8_t divider*)

Parameters

<i>asyncClk</i>	Which asynchronous clock to configure.
<i>divider</i>	The divider value to set. Disabled when divider == 0.

Note

There might be glitch when changing the asynchronous divider, so make sure the asynchronous clock is not used while changing divider.

4.6.51 void CLOCK_SetAdFroAsyncClkDiv (*cgc_async_clk_t asyncClk*, *uint8_t divider*)

Parameters

<i>asyncClk</i>	Which asynchronous clock to configure.
<i>divider</i>	The divider value to set. Disabled when divider == 0.

Note

There might be glitch when changing the asynchronous divider, so make sure the asynchronous clock is not used while changing divider.

4.6.52 void CLOCK_SetLpavFroAsyncClkDiv (*cgc_async_clk_t asyncClk*, *uint8_t divider*)

Parameters

<i>asyncClk</i>	Which asynchronous clock to configure.
<i>divider</i>	The divider value to set. Disabled when divider == 0.

Note

There might be glitch when changing the asynchronous divider, so make sure the asynchronous clock is not used while changing divider.

4.6.53 void CLOCK_EnableFroTuning (bool *enable*)

On enable, the function will wait until FRO is close to the target frequency.

4.6.54 uint32_t CLOCK_GetFroFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.55 uint32_t CLOCK_GetRtdFroAsyncFreq (cgc_async_clk_t *type*)

Parameters

<i>type</i>	The asynchronous clock type.
-------------	------------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.56 uint32_t CLOCK_GetAdFroAsyncFreq (cgc_async_clk_t *type*)

Parameters

<i>type</i>	The asynchronous clock type.
-------------	------------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.57 **uint32_t CLOCK_GetLpavFroAsyncFreq (cgc_async_clk_t *type*)**

Parameters

<i>type</i>	The asynchronous clock type.
-------------	------------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.58 **static bool CLOCK_IsFroSelected (void) [inline], [static]**

Returns

True if FRO is used as clock source, false if not.

4.6.59 **static bool CLOCK_IsFroValid (void) [inline], [static]**

Returns

True if clock is valid, false if not.

4.6.60 **status_t CLOCK_InitLposc (const cgc_lposc_config_t * *config*)**

This function initializes the CGC LPOSOC clock according to the configuration.

Parameters

<i>config</i>	Pointer to the configuration structure.
---------------	-----------------------------------------

Return values

<i>kStatus_Success</i>	LPOSC is initialized.
<i>kStatus_ReadOnly</i>	FRO control register is locked.

Note

This function can't detect whether the LPOSC has been enabled and used by an IP.

4.6.61 **status_t CLOCK_DeinitLposc(void)**

This function deinitializes the CGC LPOSC.

Return values

<i>kStatus_Success</i>	LPOSC is deinitialized.
<i>kStatus_ReadOnly</i>	LPOSC control register is locked.

Note

This function can't detect whether the LPOSC is used by an IP.

4.6.62 **static bool CLOCK_IsLpOscValid(void) [inline], [static]**

Returns

True if clock is valid, false if not.

4.6.63 **uint32_t CLOCK_GetLpOscFreq(void)**

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.64 **uint32_t CLOCK_GetRtcOscFreq(void)**

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.65 static bool CLOCK_IsRtcOscErr(void) [inline], [static]

Returns

True if error occurs, false if not.

4.6.66 void CLOCK_SetRtcOscMonitorMode(cgc_rosr_monitor_mode_t mode)

This function sets the RTC OSC monitor mode. The mode can be disabled. It can generate an interrupt when the error is disabled, or reset when the error is detected.

Parameters

<i>mode</i>	Monitor mode to set.
-------------	----------------------

4.6.67 static bool CLOCK_IsRtcOscSelected(void) [inline], [static]

Returns

True if RTCOSC is used as clock source, false if not.

4.6.68 static bool CLOCK_IsRtcOscValid(void) [inline], [static]

Returns

True if the clock is valid, false if not.

4.6.69 status_t CLOCK_InitPll0(const cgc_pll0_config_t * config)

This function enables the CGC PLL0 clock according to the configuration. The PLL0 can use the OSC or FRO as the clock source. Ensure that the source clock is valid before calling this function.

Example code for initializing PLL0 clock output:

```
* const cgc_pll0_config_t g_cgcPll0Config = { .enableMode =
    kCGC_PllEnable,
*
*                                         .div1 = 1U,
*                                         .pfld1Div = 2U,
*                                         .pfld2Div = 0U,
*                                         .src = kCGC_PllSrcSysOsc,
*                                         .mult = kCGC_Pll0Mult20 };
*
* CLOCK_InitPll0(&g_cgcPll0Config);
*
```

Parameters

<i>config</i>	Pointer to the configuration structure.
---------------	-----------------------------------------

Return values

<i>kStatus_Success</i>	PLL0 is initialized.
<i>kStatus_CGC_Busy</i>	PLL0 has been enabled and is used by the system clock.
<i>kStatus_ReadOnly</i>	PLL0 control register is locked.

Note

This function can't detect whether the PLL0 has been enabled and used by an IP.

4.6.70 status_t CLOCK_DeinitPll0 (void)

This function disables the CGC PLL0.

Return values

<i>kStatus_Success</i>	PLL0 is deinitialized.
<i>kStatus_CGC_Busy</i>	PLL0 is used by the system clock.
<i>kStatus_ReadOnly</i>	PLL0 control register is locked.

Note

This function can't detect whether the PLL0 is used by an IP.

4.6.71 void CLOCK_SetPll0AsyncClkDiv (cgc_async_clk_t *asyncClk*, uint8_t *divider*)

Parameters

<i>asyncClk</i>	Which asynchronous clock to configure.
-----------------	----------------------------------------

<i>divider</i>	The divider value to set. Disabled when divider == 0.
----------------	-------------------------------------------------------

Note

There might be glitch when changing the asynchronous divider, so make sure the asynchronous clock is not used while changing divider.

4.6.72 `uint32_t CLOCK_GetPII0Freq(void)`

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.73 `uint32_t CLOCK_GetPII0AsyncFreq(cgc_async_clk_t type)`

Parameters

<i>type</i>	The asynchronous clock type.
-------------	------------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.74 `uint32_t CLOCK_GetPII0PfdFreq(cgc_pll_pfd_clkout_t pfdClkout)`

Parameters

<i>pfdClkout</i>	The selected PFD clock out. See "cgc_pll_pfd_clkout_t".
------------------	---------------------------------------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.75 `void CLOCK_EnablePII0PfdClkout(cgc_pll_pfd_clkout_t pfdClkout, uint8_t fracValue)`

PLL Frequency = Fref * MULT
 PFD Clock Frequency = PLL output frequency * 18/frac value

```
* Example code for configuring PLL0 PFD0 clock output:
* const cgc_pll0_config_t g_cgcPll0Config = { .enableMode =
    kCGC_PllEnable,
*
*                                         .div1 = 1U,
*                                         .pfld1Div = 2U,
*                                         .pfld2Div = 0U,
*                                         .src = kCGC_PllSrcSysOsc,
*                                         .mult = kCGC_Pll0Mult20 };
*
* CLOCK_InitPll0(&g_cgcPll0Config);
* CLOCK_EnablePll0PfdClkout(kCGC_PllPfd0Clk, 15U);
*
```

Parameters

<i>pfldClkout</i>	PLL0 PFD clock out select.
<i>fracValue</i>	Fractional Divider value. Recommended to be kept between 12-35 for all PFDs.

4.6.76 static void CLOCK_SetPll0LockTime (uint16_t *lockTime*) [inline], [static]

Parameters

<i>lockTime</i>	Reference clocks to count before PLL0 is considered locked and valid.
-----------------	-----------------------------------------------------------------------

4.6.77 static bool CLOCK_IsPll0Selected (void) [inline], [static]

Returns

True if PLL0 is used as clock source, false if not.

4.6.78 static bool CLOCK_IsPll0Valid (void) [inline], [static]

Returns

True if the clock is valid, false if not.

4.6.79 status_t CLOCK_InitPll1 (const cgc_pll1_config_t * *config*)

This function enables the CGC PLL1 clock according to the configuration. The PLL1 can use the system OSC or FRO as the clock source. Ensure that the source clock is valid before calling this function.

Example code for initializing PLL1 clock output:

```

* const cgc_pll1_config_t g_cgcPll1Config = { .enableMode =
    kCGC_PllEnable,
*
*                                         .div1 = 0U,
*                                         .pfld1Div = 0U,
*                                         .pfld2Div = 0U,
*                                         .src = kCGC_PllSrcFro24M,
*                                         .mult = kCGC_Pll1Mult22,
*                                         .num = 578,
*                                         .denom = 1000 };
* CLOCK_InitPll1(&g_cgcPll1Config);
*

```

Parameters

<i>config</i>	Pointer to the configuration structure.
---------------	-----------------------------------------

Return values

<i>kStatus_Success</i>	PLL1 is initialized.
<i>kStatus_CGC_Busy</i>	PLL1 has been enabled and is used by the system clock.
<i>kStatus_ReadOnly</i>	PLL1 control register is locked.

Note

This function can't detect whether the PLL1 has been enabled and is used by an IP.

4.6.80 status_t CLOCK_DeinitPll1 (void)

This function disables the CGC PLL1.

Return values

<i>kStatus_Success</i>	PLL1 is deinitialized.
<i>kStatus_CGC_Busy</i>	PLL1 is used by the system clock.
<i>kStatus_ReadOnly</i>	PLL1 control register is locked.

Note

This function can't detect whether the PLL1 is used by an IP.

4.6.81 void CLOCK_SetPll1AsyncClkDiv (cgc_async_clk_t *asyncClk*, uint8_t *divider*)

Parameters

<i>asyncClk</i>	Which asynchronous clock to configure.
<i>divider</i>	The divider value to set. Disabled when divider == 0.

Note

There might be glitch when changing the asynchronous divider, so make sure the asynchronous clock is not used while changing divider.

4.6.82 `uint32_t CLOCK_GetPII1Freq(void)`

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.83 `uint32_t CLOCK_GetPII1AsyncFreq(cgc_async_clk_t type)`

Parameters

<i>type</i>	The asynchronous clock type.
-------------	------------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.84 `uint32_t CLOCK_GetPII1PfdFreq(cgc_pll_pfd_clkout_t pfdClkout)`

Parameters

<i>pfdClkout</i>	The selected PFD clocks out. See "cgc_pll_pfd_clkout_t".
------------------	----------------------------------------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.85 void CLOCK_EnablePll1PfdClkout (*cgc_pll_pfd_clkout_t pfdClkout*, *uint8_t fracValue*)

PLL1 Frequency = Fref * (MULT + NUM/DENOM) PFD Clock Frequency = PLL output frequency * 18/frac value

Example code for configuring PLL1 as PLL1 PFD clock output:

```
* const cgc_pll1_config_t g_cgcPll1Config = { .enableMode =
    kCGC_PllEnable,
*
*
*
*
*
*
*
* .div1 = 0U,
* .pfd1Div = 0U,
* .pfd2Div = 0U,
* .src = kCGC_PllSrcFro24M,
* .mult = kCGC_Pll1Mult22,
* .num = 578,
* .denom = 1000 };
* CLOCK_InitPll1(&g_cgcPll1Config);
* CLOCK_EnablePll1PfdClkout(kCGC_PllPfd0Clk, 15U);
*
```

Parameters

<i>pfdClkout</i>	PLL1 PFD clock out select.
<i>fracValue</i>	Fractional Divider value. Recommended to be kept between 12-35 for all PFDs.

4.6.86 static void CLOCK_EnablePll1SpectrumModulation (*uint16_t step*, *uint16_t stop*) [inline], [static]

This function sets the CGC PLL1 spread spectrum modulation configurations. STOP and STEP together control the modulation depth (maximum frequency change) and modulation frequency.

Modulation Depth = (STOP/MFD)*Fref where MFD is the DENOM field value in DENOM register.
Modulation Frequency = (STEP/(2*STOP))*Fref.

Parameters

<i>step</i>	PLL1 Spread Spectrum STEP.
<i>stop</i>	PLL1 Spread Spectrum STOP.

4.6.87 static void CLOCK_SetPll1LockTime (*uint16_t lockTime*) [inline], [static]

Parameters

<i>lockTime</i>	Reference clocks to count before PLL1 is considered locked and valid.
-----------------	-----------------------------------------------------------------------

4.6.88 static bool CLOCK_IsPII1Selected (void) [inline], [static]

Returns

True if PLL1 is used as clock source, false if not.

4.6.89 static bool CLOCK_IsPII1Valid (void) [inline], [static]

Returns

True if the clock is valid, false if not.

4.6.90 uint32_t CLOCK_GetPII3Freq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.91 uint32_t CLOCK_GetPII3AsyncFreq (cgc_async_clk_t *type*)

Parameters

<i>type</i>	The asynchronous clock type.
-------------	------------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.92 uint32_t CLOCK_GetPII3PfdFreq (cgc_pll_pfd_clkout_t *pfdClkout*)

Parameters

<i>pfdClkout</i>	The selected PFD clock out. See "cgc_pll_pfd_clkout_t".
------------------	---------------------------------------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.93 status_t CLOCK_InitPLL4 (const cgc_pll4_config_t * config)

This function enables the CGC PLL4 clock according to the configuration. The PLL4 can use the OSC or FRO as the clock source. Ensure that the source clock is valid before calling this function.

Example code for initializing PLL4 clock output:

```
* const cgc_pll4_config_t g_cgcPll4Config = { .enableMode =
    kCGC_PllEnable,
*
*                                         .div1 = OU,
*                                         .pfld0Div1 = OU,
*                                         .pfld0Div2 = OU,
*                                         .pfld1Div1 = OU,
*                                         .pfld1Div2 = OU,
*                                         .pfld2Div1 = OU,
*                                         .pfld2Div2 = OU,
*                                         .pfld3Div1 = OU,
*                                         .pfld3Div2 = OU,
*                                         .src = kCGC_PllSrcFro24M,
*                                         .mult = kCGC_Pll4Mult22,
*                                         .num = 578,
*                                         .denom = 1000};
*
* CLOCK_InitPll4 (&g_cgcPll4Config);

```

Parameters

config Pointer to the configuration structure.

Return values

<code>kStatus_Success</code>	PLL4 is initialized.
<code>kStatus_CGC_Busy</code>	PLL4 has been enabled and is used by the system clock.
<code>kStatus_ReadOnly</code>	PLL4 control register is locked.

Note

This function can't detect whether the PLL4 has been enabled and used by an IP.

4.6.94 status_t CLOCK_DeinitPLL4(void)

This function disables the CGC PLL4.

Return values

<i>kStatus_Success</i>	PLL4 is deinitialized.
<i>kStatus_CGC_Busy</i>	PLL4 is used by the system clock.
<i>kStatus_ReadOnly</i>	PLL4 control register is locked.

Note

This function can't detect whether the PLL4 is used by an IP.

4.6.95 void CLOCK_SetPll4AsyncClkDiv (*cgc_async_clk_t asyncClk*, *uint8_t divider*)

Parameters

<i>asyncClk</i>	Which asynchronous clock to configure.
<i>divider</i>	The divider value to set. Disabled when divider == 0.

Note

There might be glitch when changing the asynchronous divider, so make sure the asynchronous clock is not used while changing divider.

4.6.96 uint32_t CLOCK_GetPll4Freq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.97 uint32_t CLOCK_GetPll4AsyncFreq (*cgc_async_clk_t type*)

Parameters

<i>type</i>	The asynchronous clock type.
-------------	------------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.98 `uint32_t CLOCK_GetPll4PfdFreq (cgc_pll_pfd_clkout_t pfdClkout)`

Parameters

<i>pfdClkout</i>	The selected PFD clock out. See "cgc_pll_pfd_clkout_t".
------------------	---------------------------------------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.99 `void CLOCK_EnablePll4PfdClkout (cgc_pll_pfd_clkout_t pfdClkout, uint8_t fracValue)`

PLL Frequency = Fref * MULT PFD Clock Frequency = PLL output frequency * 18/frac value

```
* Example code for configuring PLL4 PFD0 clock output:
* const cgc_pll4_config_t g_cgcPll4Config = { .enableMode =
    kCGC_PllEnable,
*
*                                         .div1 = 0U,
*                                         .pfd0Div1 = 0U,
*                                         .pfd0Div2 = 0U,
*                                         .pfd1Div1 = 0U,
*                                         .pfd1Div2 = 0U,
*                                         .pfd2Div1 = 0U,
*                                         .pfd2Div2 = 0U,
*                                         .pfd3Div1 = 0U,
*                                         .pfd3Div2 = 0U,
*                                         .src = kCGC_PllSrcFro24M,
*                                         .mult = kCGC_Pll4Mult22,
*                                         .num = 578,
*                                         .denom = 1000 };
*
* CLOCK_InitPll4(&g_cgcPll4Config);
* CLOCK_EnablePll4PfdClkout(kCGC_PllPfd0Clk, 15U);
*
```

Parameters

<i>pf4Clkout</i>	PLL4 PFD clock out select.
<i>fracValue</i>	Fractional Divider value. Recommended to be kept between 12-35 for all PFDs.

4.6.100 static void CLOCK_EnablePII4SpectrumModulation (*uint16_t step*, *uint16_t stop*) [inline], [static]

This function sets the CGC PLL4 spread spectrum modulation configurations. STOP and STEP together control the modulation depth (maximum frequency change) and modulation frequency.

Modulation Depth = (STOP/MFD)*Fref where MFD is the DENOM field value in DENOM register.
 Modulation Frequency = (STEP/(2*STOP))*Fref.

Parameters

<i>step</i>	PLL4 Spread Spectrum STEP.
<i>stop</i>	PLL4 Spread Spectrum STOP.

4.6.101 static void CLOCK_SetPII4LockTime (*uint16_t lockTime*) [inline], [static]

Parameters

<i>lockTime</i>	Reference clocks to count before PLL4 is considered locked and valid.
-----------------	-----------------------------------------------------------------------

4.6.102 static bool CLOCK_IsPII4Selected (void) [inline], [static]

Returns

True if PLL4 is used as clock source, false if not.

4.6.103 static bool CLOCK_IsPII4Valid (void) [inline], [static]

Returns

True if the clock is valid, false if not.

4.6.104 **static void CLOCK_SetXtal0Freq(uint32_t *freq*) [inline], [static]**

Parameters

<i>freq</i>	The XTAL0/EXTAL0 input clock frequency in Hz.
-------------	-----------------------------------------------

4.6.105 static void CLOCK_SetXtal32Freq (uint32_t *freq*) [inline], [static]

Parameters

<i>freq</i>	The XTAL32/EXTAL32 input clock frequency in Hz.
-------------	-------------------------------------------------

4.6.106 static void CLOCK_SetLvdsFreq (uint32_t *freq*) [inline], [static]

Parameters

<i>freq</i>	The LVDS pad input clock frequency in Hz.
-------------	-------------------------------------------

4.6.107 static void CLOCK_SetMclkFreq (uint32_t *index*, uint32_t *freq*) [inline], [static]

Parameters

<i>index</i>	The MCLK index.
<i>freq</i>	The MCLK pad input clock frequency in Hz.

4.6.108 static void CLOCK_SetRxBclkFreq (uint32_t *instance*, uint32_t *freq*) [inline], [static]

Parameters

<i>instance</i>	The SAI instance to contribute to this RX_BCLK pad.
<i>freq</i>	The RX_BCLK pad input clock frequency in Hz.

4.6.109 static void CLOCK_SetTxBclkFreq (uint32_t *instance*, uint32_t *freq*) [inline], [static]

Parameters

<i>instance</i>	The SAI instance to contribute to this TX_BCLK pad.
<i>freq</i>	The TX_BCLK pad input clock frequency in Hz.

4.6.110 static void CLOCK_SetSpdifRxFreq (uint32_t *freq*) [inline], [static]

Parameters

<i>freq</i>	The SPDIF_RX input clock frequency in Hz.
-------------	-------------------------------------------

4.6.111 uint32_t CLOCK_GetWdogClkFreq (uint32_t *instance*)

Parameters

<i>instance</i>	The WDOG instance (0-2,5).
-----------------	----------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.112 uint32_t CLOCK_GetFlexspiClkFreq (uint32_t *instance*)

Parameters

<i>instance</i>	The FlexSPI instance (0-1).
-----------------	-----------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.113 uint32_t CLOCK_GetLpitClkFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.114 uint32_t CLOCK_GetFlexioClkFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.115 uint32_t CLOCK_GetI3cClkFreq (uint32_t *instance*)

Parameters

<i>instance</i>	The I3C instance (0-1).
-----------------	-------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.116 uint32_t CLOCK_GetLpspiClkFreq (uint32_t *instance*)

Parameters

<i>instance</i>	The LPSPI instance (0-3).
-----------------	---------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.117 uint32_t CLOCK_GetAdcClkFreq (uint32_t *instance*)

Parameters

<i>instance</i>	The ADC instance (0-1).
-----------------	-------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.118 uint32_t CLOCK_GetDacClkFreq (uint32_t *instance*)

Parameters

<i>instance</i>	The DAC instance (0-1).
-----------------	-------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.119 `uint32_t CLOCK_GetTpiuClkFreq (void)`

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.120 `uint32_t CLOCK_GetSwoClkFreq (void)`

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.121 `uint32_t CLOCK_GetTpmClkFreq (uint32_t instance)`

Parameters

<i>instance</i>	The TPM instance (0-8).
-----------------	-------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.122 `uint32_t CLOCK_GetLpi2cClkFreq (uint32_t instance)`

Parameters

<i>instance</i>	The LPI2C instance (0-3).
-----------------	---------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.123 `uint32_t CLOCK_GetLpuartClkFreq (uint32_t instance)`

Parameters

<i>instance</i>	The LPUART instance (0-3).
-----------------	----------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.124 uint32_t CLOCK_GetFlexcanClkFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.125 uint32_t CLOCK_GetCsiClkFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.126 uint32_t CLOCK_GetDsiClkFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.127 uint32_t CLOCK_GetEpdcClkFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.128 uint32_t CLOCK_GetGpu2dClkFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.129 uint32_t CLOCK_GetGpu3dClkFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.130 uint32_t CLOCK_GetDcnanoClkFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.131 uint32_t CLOCK_GetCsiUiClkFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.132 uint32_t CLOCK_GetCsiEscClkFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.133 uint32_t CLOCK_GetRtdAudClkFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.134 uint32_t CLOCK_GetAdAudClkFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.135 uint32_t CLOCK_GetLpavAudClkFreq(void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.136 uint32_t CLOCK_GetSaiFreq(uint32_t *instance*)

Parameters

<i>instance</i>	The SAI instance (0-7).
-----------------	-------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.137 uint32_t CLOCK_GetSpdifFreq(void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.138 uint32_t CLOCK_GetMqsFreq(uint32_t *instance*)

Parameters

<i>instance</i>	The MQS instance (0-1).
-----------------	-------------------------

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.139 uint32_t CLOCK_GetMicfilFreq(void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.140 uint32_t CLOCK_GetMrtFreq(void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.6.141 uint32_t CLOCK_GetRtdSysClkFreq(uint32_t config, cgc_sys_clk_t type)

This function gets the CGC system clock frequency. These clocks are used for core, platform, bus and slow clock domains.

Parameters

<i>config</i>	Config value from CGC register.
<i>type</i>	Which type of clock to get.

Returns

Clock frequency.

4.7 Variable Documentation**4.7.1 volatile uint32_t g_xtal0Freq**

The XTAL (SYSOSC) clock frequency in Hz. When the clock is set up, use the function CLOCK_SetXtalFreq to set the value in the clock driver. For example, if XTAL is 24 MHz:

```
* CLOCK_InitSysOsc(...);
* CLOCK_SetXtalFreq(24000000);
*
```

This is important for the multicore platforms where only one core needs to set up the OSC/SYSOSC using CLOCK_InitSysOsc. All other cores need to call the CLOCK_SetXtalFreq to get a valid clock frequency.

4.7.2 volatile uint32_t g_xtal32Freq

The XTAL32/EXTAL32 clock frequency in Hz. When the clock is set up, use the function CLOCK_SetXtal32Freq to set the value in the clock driver.

This is important for the multicore platforms where only one core needs to set up the clock. All other cores need to call the CLOCK_SetXtal32Freq to get a valid clock frequency.

4.7.3 volatile uint32_t g_lvdsFreq

The LVDS pad clock frequency in Hz. When the clock is set up, use the function CLOCK_SetLvdsFreq to set the value in the clock driver.

4.7.4 volatile uint32_t g_mclkFreq[4]

The MCLK pad clock frequency in Hz. When the clock is set up, use the function CLOCK_SetMclkFreq to set the value in the clock driver.

4.7.5 volatile uint32_t g_rxBclkFreq[8]

The RX_BCLK pad clock frequency in Hz. When the clock is set up, use the function CLOCK_SetRx-BclkFreq to set the value in the clock driver.

4.7.6 volatile uint32_t g_txBclkFreq[8]

The TX_BCLK pad clock frequency in Hz. When the clock is set up, use the function CLOCK_SetTx-BclkFreq to set the value in the clock driver.

4.7.7 volatile uint32_t g_spdifRxFreq

The SPDIF_RX clock frequency in Hz. When the clock is sampled, use the function CLOCK_SetSpdif-RxFreq to set the value in the clock driver.

Chapter 5

Fusion Driver

Fusion driver provides APIs for Fusion (DSP Domain) operation.

The fusion driver supports:

- Fusion (DSP Domain) init
- Fusion core start and stop

Chapter 6

IOMUXC: IOMUX Controller

IOMUXC driver provides APIs for pin configuration. It also supports the miscellaneous functions integrated in IOMUXC.

Chapter 7

Reset Driver

Reset driver supports peripheral reset.

7.1 System Clock Generator (SCG)

The MCUXpresso SDK provides a peripheral driver for the System Clock Generator (SCG) module of MCUXpresso SDK devices.

7.1.1 Function description

The SCG module contains the system PLL (SPLL), a slow internal reference clock (SIRC), a fast internal reference clock (FIRC), a low power FLL, and the system oscillator clock (SOSC). They can be configured separately as the source of MCU system clocks. Accordingly, the SCG driver provides these functions:

- MCU system clock configuration.
- SCG SOSC configuration.
- SCG SIRC configuration.
- SCG FIRC configuration.
- SCG SPLL configuration.
- SCG LPFLL configuration.

7.1.1.1 MCU System Clock

MCU system clock configurations include the clock source selection and the clock dividers. The configurations for VLPR, RUN, and HSRUN modes are set separately using the `CLOCK_SetVlprModeSysClkConfig()`, `CLOCK_SetRunModeSysClkConfig()`, and the `CLOCK_SetHsrunModeSysClkConfig()` functions to configure the MCU system clock.

The current MCU system clock configuration can be obtained with the function `CLOCK_GetCurSysClkConfig()`. The current MCU system clock frequency can be obtained with the `CLOCK_GetSysClkFreq()` function.

7.1.1.2 SCG System OSC Clock

The functions `CLOCK_InitSysOsc()`/`CLOCK_DeinitSysOsc()` are used for the SOSC clock initialization. The function `CLOCK_InitSysOsc` disables the SOSC internally and re-configures it. As a result, ensure that the SOSC is not used while calling these functions.

The SOSC clock can be used directly as the MCU system clock source. The SOSCDIV1_CLK, SOSCDIV2_CLK, and SOSCDIV3_CLK can be used as the peripheral clock source. The clocks frequencies can be obtained by functions `CLOCK_GetSysOscFreq()` and `CLOCK_GetSysOscAsyncFreq()`.

To configure the SOSC monitor mode, use the function `CLOCK_SetSysOscMonitorMode()`. The clock error status can be received and cleared with the `CLOCK_IsSysOscErr()` and `CLOCK_ClearSysOscErr()` functions.

7.1.1.3 SCG Slow IRC Clock

The functions `CLOCK_InitSirc()`/`CLOCK_DeinitSirc()` are used for the SIRC clock initialization. The function `CLOCK_InitSirc` disables the SIRC internally and re-configures it. Ensure that the SIRC is not used while calling these functions.

The SIRC clock can be used directly as the MCU system clock source. The `SIRCDIV1_CLK`, `SIRCDIV2_CLK`, and `SIRCDIV3_CLK` can be used as the peripheral clock source. The clocks frequencies can be received with functions `CLOCK_GetSircFreq()` and `CLOCK_GetSircAsyncFreq()`.

7.1.1.4 SCG Fast IRC Clock

The functions `CLOCK_InitFirc()`/`CLOCK_DeinitFirc()` are used for the FIRC clock initialization. The function `CLOCK_InitFirc` disables the FIRC internally and re-configures it. Ensure that the FIRC is not used while calling these functions.

The FIRC clock can be used directly as the MCU system clock source. The `FIRCDIV1_CLK`, `FIRCDIV2_CLK`, and `FIRCDIV3_CLK` can be used as the peripheral clock source. The clocks frequencies could be obtained by functions `CLOCK_GetFircFreq()` and `CLOCK_GetFircAsyncFreq()`.

The FIRC can be trimmed by the external clock. See the Section "Typical use case" to enable the FIRC trim.

7.1.1.5 SCG Low Power FLL Clock

The functions `CLOCK_InitLpFll()`/`CLOCK_DeinitLpFll()` are used for the LPFLL clock initialization. The function `CLOCK_InitLpFll` disables the LPFLL internally and re-configures it. Ensure that the LPFLL is not used while calling these functions.

The LPFLL clock can be used directly as the MCU system clock source. The `LPFLLDIV1_CLK`, `LPFLLDIV2_CLK`, and `LPFLLDIV3_CLK` can be used as the peripheral clock source. The clocks frequencies could be obtained by functions `CLOCK_GetLpFllFreq()` and `CLOCK_GetLpFllAsyncFreq()`.

The LPFLL can be trimmed by the external clock, specific the `trimConfig` in `scg_lppll_config_t` to enable the clock trim.

7.1.1.6 SCG System PLL Clock

The functions `CLOCK_InitSysPll()`/`CLOCK_DeinitSysPll()` are used for the SPLL clock initialization. The function `CLOCK_InitSysPll` disables the SPLL internally and re-configures it. Ensure that the SPLL is not used while calling these functions.

To generate the desired SPLL frequency, PREDIV and MULT value must be set properly while initializing the SPLL. The function `CLOCK_GetSysPllMultDiv()` calculates the PREDIV and MULT. Passing in the reference clock frequency and the desired output frequency, the function returns the PREDIV and MULT which generate the frequency closest to the desired frequency.

Because the SPLL is based on the FIRC or SOSC, the FIRC or SOSC must be enabled first before the SPLL initialization. Also, when re-configuring the FIRC or SOSC, be careful with the SPLL.

The SPLL clock can be used directly as the MCU system clock source. The SPLLDIV1_CLK, SPLLDIV2_CLK, and SPLLDIV3_CLK can be used as the peripheral clock source. The clocks frequencies can be obtained with functions `CLOCK_GetSysPllFreq()` and `CLOCK_GetSysPllAsyncFreq()`.

To configure the SPLL monitor mode, use the function `CLOCK_SetSysPllMonitorMode()`. The clock error status can be received and cleared by the `CLOCK_IsSysPllErr()` and `CLOCK_ClearSysPllErr()`.

7.1.1.7 SCG clock valid check

The functions such as the `CLOCK_IsFircValid()` are used to check whether a specific clock is valid or not. See "Typical use case" for details.

The clocks are valid after the initialization functions such as the `CLOCK_InitFirc()`. As a result, it is not necessary to call the `CLOCK_IsFircValid()` after the `CLOCK_InitFirc()`.

7.1.2 Typical use case

7.1.2.1 FIRC clock trim

During the FIRC initialization, applications can choose whether to enable trim or not.

1. Trim is not enabled. Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/scg
2. Trim is enabled. Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/scg

7.1.2.2 SPLL initialization

The following code shows how to set up the SCG SPLL. The SPLL uses the SOSC as a reference clock. Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/scg

7.1.2.3 System clock configuration

While changing the system clock configuration, the actual system clock does not change until the target clock source is valid. Ensure that the clock source is valid before using it. The functions such as `CLOCK_IsSircValid()` are used for this purpose.

The SCG has a dedicated system clock configuration registers for VLPR, RUN, and HSRUN modes. During the power mode change, the system clock configuration may change too. In this case, check whether the clock source is valid during the power mode change.

In the following example, the SIRC is used as the system clock source in VLPR mode, the FIRC is used as a system clock source in RUN mode, and the SPLL is used as a system clock source in HSRUN mode.

The example work flow:

1. SIRC, FIRC, and SPLL are all enabled in RUN mode.
2. MCU enters VLPR mode. In VLPR mode, FIRC, and SPLL are disabled automatically.
3. MCU enters RUN mode. Wait for the FIRC to become valid.
4. MCU enters HSRUN mode. In step 3, the SPLL is already enabled, but may not be valid. Wait for it to become valid when entering HSRUN mode. Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/scg

Chapter 8

ACMP: Analog Comparator Driver

8.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Comparator (ACMP) module of MCUXpresso SDK devices.

The ACMP driver is created to help the user operate the ACMP module better. This driver can be considered as a basic comparator with advanced features. The APIs for basic comparator can make the C-MP work as a general comparator, which compares the two input channel's voltage and creates the output of the comparator result immediately. The APIs for advanced feature can be used as the plug-in function based on the basic comparator, and can provide more ways to process the comparator's output.

8.2 Typical use case

8.2.1 Normal Configuration

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/acmp

8.2.2 Interrupt Configuration

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/acmp

8.2.3 Round robin Configuration

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/acmp

Data Structures

- struct `_acmp_config`
Configuration for ACMP. [More...](#)
- struct `_acmp_channel_config`
Configuration for channel. [More...](#)
- struct `_acmp_filter_config`
Configuration for filter. [More...](#)
- struct `_acmp_dac_config`
Configuration for DAC. [More...](#)
- struct `_acmp_round_robin_config`
Configuration for round robin mode. [More...](#)
- struct `_acmp_discrete_mode_config`
Configuration for discrete mode. [More...](#)

Macros

- #define **CMP_C0_CFx_MASK** (CMP_C0_CFR_MASK | CMP_C0_CFF_MASK)
The mask of status flags cleared by writing 1.

Typedefs

- typedef enum **_acmp_hysteresis_mode** acmp_hysteresis_mode_t
Comparator hard block hysteresis control.
- typedef enum **_acmp_reference_voltage_source** acmp_reference_voltage_source_t
CMP Voltage Reference source.
- typedef enum **_acmp_fixed_port** acmp_fixed_port_t
Fixed mux port.
- typedef enum **_acmp_dac_work_mode** acmp_dac_work_mode_t
Internal DAC's work mode.
- typedef struct **_acmp_config** acmp_config_t
Configuration for ACMP.
- typedef struct **_acmp_channel_config** acmp_channel_config_t
Configuration for channel.
- typedef struct **_acmp_filter_config** acmp_filter_config_t
Configuration for filter.
- typedef struct **_acmp_dac_config** acmp_dac_config_t
Configuration for DAC.
- typedef struct **_acmp_round_robin_config** acmp_round_robin_config_t
Configuration for round robin mode.
- typedef enum **_acmp_discrete_clock_source** acmp_discrete_clock_source_t
Discrete mode clock selection.
- typedef enum **_acmp_discrete_sample_time** acmp_discrete_sample_time_t
ACMP discrete sample selection.
- typedef enum **_acmp_discrete_phase_time** acmp_discrete_phase_time_t
ACMP discrete phase time selection.
- typedef struct **_acmp_discrete_mode_config** acmp_discrete_mode_config_t
Configuration for discrete mode.

Enumerations

- enum **_acmp_interrupt_enable** {

kACMP_OutputRisingInterruptEnable = (1U << 0U),

kACMP_OutputFallingInterruptEnable = (1U << 1U),

kACMP_RoundRobinInterruptEnable = (1U << 2U) }

Interrupt enable/disable mask.
- enum **_acmp_status_flags** {

kACMP_OutputRisingEventFlag = CMP_C0_CFR_MASK,

kACMP_OutputFallingEventFlag = CMP_C0_CFF_MASK,

- ```

kACMP_OutputAssertEventFlag = CMP_C0_COUT_MASK }

Status flag mask.
• enum _acmp_hysteresis_mode {
 kACMP_HysteresisLevel0 = 0U,
 kACMP_HysteresisLevel1 = 1U,
 kACMP_HysteresisLevel2 = 2U,
 kACMP_HysteresisLevel3 = 3U }

Comparator hard block hysteresis control.
• enum _acmp_reference_voltage_source {
 kACMP_VrefSourceVin1 = 0U,
 kACMP_VrefSourceVin2 = 1U }

CMP Voltage Reference source.
• enum _acmp_fixed_port {
 kACMP_FixedPlusPort = 0U,
 kACMP_FixedMinusPort = 1U }

Fixed mux port.
• enum _acmp_dac_work_mode {
 kACMP_DACWorkLowSpeedMode = 0U,
 kACMP_DACWorkHighSpeedMode = 1U }

Internal DAC's work mode.
• enum _acmp_discrete_clock_source {
 kACMP_DiscreteClockSlow = 0U,
 kACMP_DiscreteClockFast = 1U }

Discrete mode clock selection.
• enum _acmp_discrete_sample_time {
 kACMP_DiscreteSampleTimeAs1T = 0U,
 kACMP_DiscreteSampleTimeAs2T = 1U,
 kACMP_DiscreteSampleTimeAs4T = 2U,
 kACMP_DiscreteSampleTimeAs8T = 3U,
 kACMP_DiscreteSampleTimeAs16T = 4U,
 kACMP_DiscreteSampleTimeAs32T = 5U,
 kACMP_DiscreteSampleTimeAs64T = 6U,
 kACMP_DiscreteSampleTimeAs256T = 7U }

ACMP discrete sample selection.
• enum _acmp_discrete_phase_time {
 kACMP_DiscretePhaseTimeAlt0 = 0U,
 kACMP_DiscretePhaseTimeAlt1 = 1U,
 kACMP_DiscretePhaseTimeAlt2 = 2U,
 kACMP_DiscretePhaseTimeAlt3 = 3U,
 kACMP_DiscretePhaseTimeAlt4 = 4U,
 kACMP_DiscretePhaseTimeAlt5 = 5U,
 kACMP_DiscretePhaseTimeAlt6 = 6U,
 kACMP_DiscretePhaseTimeAlt7 = 7U }

ACMP discrete phase time selection.

```

## Driver version

- #define **FSL\_ACMP\_DRIVER\_VERSION** (MAKE\_VERSION(2U, 1U, 0U))  
*ACMP driver version 2.1.0.*

## Initialization and deinitialization

- void **ACMP\_Init** (CMP\_Type \*base, const acmp\_config\_t \*config)  
*Initializes the ACMP.*
- void **ACMP\_Deinit** (CMP\_Type \*base)  
*Deinitializes the ACMP.*
- void **ACMP\_GetDefaultConfig** (acmp\_config\_t \*config)  
*Gets the default configuration for ACMP.*

## Basic Operations

- void **ACMP\_Enable** (CMP\_Type \*base, bool enable)  
*Enables or disables the ACMP.*
- void **ACMP\_EnableLinkToDAC** (CMP\_Type \*base, bool enable)  
*Enables the link from CMP to DAC enable.*
- void **ACMP\_SetChannelConfig** (CMP\_Type \*base, const acmp\_channel\_config\_t \*config)  
*Sets the channel configuration.*

## Advanced Operations

- void **ACMP\_EnableDMA** (CMP\_Type \*base, bool enable)  
*Enables or disables DMA.*
- void **ACMP\_EnableWindowMode** (CMP\_Type \*base, bool enable)  
*Enables or disables window mode.*
- void **ACMP\_SetFilterConfig** (CMP\_Type \*base, const acmp\_filter\_config\_t \*config)  
*Configures the filter.*
- void **ACMP\_SetDACConfig** (CMP\_Type \*base, const acmp\_dac\_config\_t \*config)  
*Configures the internal DAC.*
- void **ACMP\_SetRoundRobinConfig** (CMP\_Type \*base, const acmp\_round\_robin\_config\_t \*config)  
*Configures the round robin mode.*
- void **ACMP\_SetRoundRobinPreState** (CMP\_Type \*base, uint32\_t mask)  
*Defines the pre-set state of channels in round robin mode.*
- static uint32\_t **ACMP\_GetRoundRobinStatusFlags** (CMP\_Type \*base)  
*Gets the channel input changed flags in round robin mode.*
- void **ACMP\_ClearRoundRobinStatusFlags** (CMP\_Type \*base, uint32\_t mask)  
*Clears the channel input changed flags in round robin mode.*
- static uint32\_t **ACMP\_GetRoundRobinResult** (CMP\_Type \*base)  
*Gets the round robin result.*

## Interrupts

- void **ACMP\_EnableInterrupts** (CMP\_Type \*base, uint32\_t mask)  
*Enables interrupts.*
- void **ACMP\_DisableInterrupts** (CMP\_Type \*base, uint32\_t mask)  
*Disables interrupts.*

## Status

- `uint32_t ACMP_GetStatusFlags (CMP_Type *base)`  
*Gets status flags.*
- `void ACMP_ClearStatusFlags (CMP_Type *base, uint32_t mask)`  
*Clears status flags.*

## Discrete mode

- `void ACMP_SetDiscreteModeConfig (CMP_Type *base, const acmp_discrete_mode_config_t *config)`  
*Configure the discrete mode.*
- `void ACMP_GetDefaultDiscreteModeConfig (acmp_discrete_mode_config_t *config)`  
*Get the default configuration for discrete mode setting.*

## 8.3 Data Structure Documentation

### 8.3.1 struct \_acmp\_config

#### Data Fields

- `acmp_hysteresis_mode_t hysteresisMode`  
*Hysteresis mode.*
- `bool enableHighSpeed`  
*Enable High Speed (HS) comparison mode.*
- `bool enableInvertOutput`  
*Enable inverted comparator output.*
- `bool useUnfilteredOutput`  
*Set compare output(COUT) to equal COUTA(true) or COUT(false).*
- `bool enablePinOut`  
*The comparator output is available on the associated pin.*

#### Field Documentation

- (1) `acmp_hysteresis_mode_t _acmp_config::hysteresisMode`
- (2) `bool _acmp_config::enableHighSpeed`
- (3) `bool _acmp_config::enableInvertOutput`
- (4) `bool _acmp_config::useUnfilteredOutput`
- (5) `bool _acmp_config::enablePinOut`

### 8.3.2 struct \_acmp\_channel\_config

The comparator's port can be input from channel mux or DAC. If port input is from channel mux, detailed channel number for the mux should be configured.

## Data Fields

- `uint32_t plusMuxInput`  
*Plus mux input channel(0~7).*
- `uint32_t minusMuxInput`  
*Minus mux input channel(0~7).*

### Field Documentation

- (1) `uint32_t _acmp_channel_config::plusMuxInput`
- (2) `uint32_t _acmp_channel_config::minusMuxInput`

## 8.3.3 struct \_acmp\_filter\_config

## Data Fields

- `bool enableSample`  
*Using external SAMPLE as sampling clock input, or using divided bus clock.*
- `uint32_t filterCount`  
*Filter Sample Count.*
- `uint32_t filterPeriod`  
*Filter Sample Period.*

### Field Documentation

- (1) `bool _acmp_filter_config::enableSample`
- (2) `uint32_t _acmp_filter_config::filterCount`

Available range is 1-7, 0 would cause the filter disabled.

- (3) `uint32_t _acmp_filter_config::filterPeriod`

The divider to bus clock. Available range is 0-255.

## 8.3.4 struct \_acmp\_dac\_config

## Data Fields

- `acmp_reference_voltage_source_t referenceVoltageSource`  
*Supply voltage reference source.*
- `uint32_t DACValue`  
*Value for DAC Output Voltage.*

**Field Documentation**

- (1) acmp\_reference\_voltage\_source\_t \_acmp\_dac\_config::referenceVoltageSource
- (2) uint32\_t \_acmp\_dac\_config::DACValue

Available range is 0-255.

**8.3.5 struct \_acmp\_round\_robin\_config****Data Fields**

- acmp\_fixed\_port\_t fixedPort  
*Fixed mux port.*
- uint32\_t fixedChannelNumber  
*Indicates which channel is fixed in the fixed mux port.*
- uint32\_t checkerChannelMask  
*Mask of checker channel index.*
- uint32\_t sampleClockCount  
*Specifies how many round-robin clock cycles(0~3) later the sample takes place.*
- uint32\_t delayModulus  
*Comparator and DAC initialization delay modulus.*

**Field Documentation**

- (1) acmp\_fixed\_port\_t \_acmp\_round\_robin\_config::fixedPort
- (2) uint32\_t \_acmp\_round\_robin\_config::fixedChannelNumber
- (3) uint32\_t \_acmp\_round\_robin\_config::checkerChannelMask

Available range is channel0:0x01 to channel7:0x80 for round-robin checker.

- (4) uint32\_t \_acmp\_round\_robin\_config::sampleClockCount
- (5) uint32\_t \_acmp\_round\_robin\_config::delayModulus

**8.3.6 struct \_acmp\_discrete\_mode\_config****Data Fields**

- bool enablePositiveChannelDiscreteMode  
*Positive Channel Continuous Mode Enable.*
- bool enableNegativeChannelDiscreteMode  
*Negative Channel Continuous Mode Enable.*
- bool enableResistorDivider  
*Resistor Divider Enable is used to enable the resistor divider for the inputs when they come from 3v domain and their values are above 1.8v.*

- `acmp_discrete_clock_source_t clockSource`  
*Select the clock source in order to generate the required timing for comparator to work in discrete mode.*
- `acmp_discrete_sample_time_t sampleTime`  
*Select the ACMP total sampling time period.*
- `acmp_discrete_phase_time_t phase1Time`  
*Select the ACMP phase 1 sampling time.*
- `acmp_discrete_phase_time_t phase2Time`  
*Select the ACMP phase 2 sampling time.*

## Field Documentation

(1) `bool _acmp_discrete_mode_config::enablePositiveChannelDiscreteMode`

By default, the continuous mode is used.

(2) `bool _acmp_discrete_mode_config::enableNegativeChannelDiscreteMode`

By default, the continuous mode is used.

(3) `bool _acmp_discrete_mode_config::enableResistorDivider`

(4) `acmp_discrete_clock_source_t _acmp_discrete_mode_config::clockSource`

(5) `acmp_discrete_sample_time_t _acmp_discrete_mode_config::sampleTime`

(6) `acmp_discrete_phase_time_t _acmp_discrete_mode_config::phase1Time`

(7) `acmp_discrete_phase_time_t _acmp_discrete_mode_config::phase2Time`

## 8.4 Macro Definition Documentation

8.4.1 `#define FSL_ACMP_DRIVER_VERSION (MAKE_VERSION(2U, 1U, 0U))`

8.4.2 `#define CMP_C0_CFx_MASK (CMP_C0_CFR_MASK | CMP_C0_CFF_MASK)`

## 8.5 Typedef Documentation

8.5.1 `typedef enum _acmp_hysteresis_mode acmp_hysteresis_mode_t`

See chip data sheet to get the actual hysteresis value with each level.

**8.5.2 `typedef enum _acmp_reference_voltage_source acmp_reference_voltage_source_t`**

**8.5.3 `typedef enum _acmp_fixed_port acmp_fixed_port_t`**

**8.5.4 `typedef enum _acmp_dac_work_mode acmp_dac_work_mode_t`**

**8.5.5 `typedef struct _acmp_config acmp_config_t`**

**8.5.6 `typedef struct _acmp_channel_config acmp_channel_config_t`**

The comparator's port can be input from channel mux or DAC. If port input is from channel mux, detailed channel number for the mux should be configured.

**8.5.7 `typedef struct _acmp_filter_config acmp_filter_config_t`**

**8.5.8 `typedef struct _acmp_dac_config acmp_dac_config_t`**

**8.5.9 `typedef struct _acmp_round_robin_config acmp_round_robin_config_t`**

**8.5.10 `typedef enum _acmp_discrete_clock_source acmp_discrete_clock_source_t`**

**8.5.11 `typedef enum _acmp_discrete_sample_time acmp_discrete_sample_time_t`**

These values configures the analog comparator sampling timing (specieified by the discrete mode clock period T which is selected by [acmp\\_discrete\\_clock\\_source\\_t](#)) in discrete mode.

**8.5.12 `typedef enum _acmp_discrete_phase_time acmp_discrete_phase_time_t`**

There are two phases for sampling input signals, phase 1 and phase 2.

**8.5.13 `typedef struct _acmp_discrete_mode_config acmp_discrete_mode_config_t`**

## 8.6 Enumeration Type Documentation

### 8.6.1 enum \_acmp\_interrupt\_enable

Enumerator

- kACMP\_OutputRisingInterruptEnable*** Enable the interrupt when comparator outputs rising.
- kACMP\_OutputFallingInterruptEnable*** Enable the interrupt when comparator outputs falling.
- kACMP\_RoundRobinInterruptEnable*** Enable the Round-Robin interrupt.

### 8.6.2 enum \_acmp\_status\_flags

Enumerator

- kACMP\_OutputRisingEventFlag*** Rising-edge on compare output has occurred.
- kACMP\_OutputFallingEventFlag*** Falling-edge on compare output has occurred.
- kACMP\_OutputAssertEventFlag*** Return the current value of the analog comparator output.

### 8.6.3 enum \_acmp\_hysteresis\_mode

See chip data sheet to get the actual hysteresis value with each level.

Enumerator

- kACMP\_HysteresisLevel0*** Offset is level 0 and Hysteresis is level 0.
- kACMP\_HysteresisLevel1*** Offset is level 0 and Hysteresis is level 1.
- kACMP\_HysteresisLevel2*** Offset is level 0 and Hysteresis is level 2.
- kACMP\_HysteresisLevel3*** Offset is level 0 and Hysteresis is level 3.

### 8.6.4 enum \_acmp\_reference\_voltage\_source

Enumerator

- kACMP\_VrefSourceVin1*** Vin1 is selected as resistor ladder network supply reference Vin.
- kACMP\_VrefSourceVin2*** Vin2 is selected as resistor ladder network supply reference Vin.

### 8.6.5 enum \_acmp\_fixed\_port

Enumerator

- kACMP\_FixedPlusPort*** Only the inputs to the Minus port are swept in each round.
- kACMP\_FixedMinusPort*** Only the inputs to the Plus port are swept in each round.

## 8.6.6 enum \_acmp\_dac\_work\_mode

Enumerator

*kACMP\_DACWorkLowSpeedMode* DAC is selected to work in low speed and low power mode.

*kACMP\_DACWorkHighSpeedMode* DAC is selected to work in high speed high power mode.

## 8.6.7 enum \_acmp\_discrete\_clock\_source

Enumerator

*kACMP\_DiscreteClockSlow* Slow clock (32kHz) is used as the discrete mode clock.

*kACMP\_DiscreteClockFast* Fast clock (16-20MHz) is used as the discrete mode clock.

## 8.6.8 enum \_acmp\_discrete\_sample\_time

These values configures the analog comparator sampling timing (specified by the discrete mode clock period T which is selected by [acmp\\_discrete\\_clock\\_source\\_t](#)) in discrete mode.

Enumerator

*kACMP\_DiscreteSampleTimeAs1T* The sampling time equals to 1xT.

*kACMP\_DiscreteSampleTimeAs2T* The sampling time equals to 2xT.

*kACMP\_DiscreteSampleTimeAs4T* The sampling time equals to 4xT.

*kACMP\_DiscreteSampleTimeAs8T* The sampling time equals to 8xT.

*kACMP\_DiscreteSampleTimeAs16T* The sampling time equals to 16xT.

*kACMP\_DiscreteSampleTimeAs32T* The sampling time equals to 32xT.

*kACMP\_DiscreteSampleTimeAs64T* The sampling time equals to 64xT.

*kACMP\_DiscreteSampleTimeAs256T* The sampling time equals to 256xT.

## 8.6.9 enum \_acmp\_discrete\_phase\_time

There are two phases for sampling input signals, phase 1 and phase 2.

Enumerator

*kACMP\_DiscretePhaseTimeAlt0* The phase x active in one sampling selection 0.

*kACMP\_DiscretePhaseTimeAlt1* The phase x active in one sampling selection 1.

*kACMP\_DiscretePhaseTimeAlt2* The phase x active in one sampling selection 2.

*kACMP\_DiscretePhaseTimeAlt3* The phase x active in one sampling selection 3.

*kACMP\_DiscretePhaseTimeAlt4* The phase x active in one sampling selection 4.

*kACMP\_DiscretePhaseTimeAlt5* The phase x active in one sampling selection 5.

*kACMP\_DiscretePhaseTimeAlt6* The phase x active in one sampling selection 6.

*kACMP\_DiscretePhaseTimeAlt7* The phase x active in one sampling selection 7.

## 8.7 Function Documentation

### 8.7.1 void ACMP\_Init ( CMP\_Type \* *base*, const acmp\_config\_t \* *config* )

The default configuration can be got by calling [ACMP\\_GetDefaultConfig\(\)](#).

Parameters

|               |                                          |
|---------------|------------------------------------------|
| <i>base</i>   | ACMP peripheral base address.            |
| <i>config</i> | Pointer to ACMP configuration structure. |

### 8.7.2 void ACMP\_Deinit ( CMP\_Type \* *base* )

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | ACMP peripheral base address. |
|-------------|-------------------------------|

### 8.7.3 void ACMP\_GetDefaultConfig ( acmp\_config\_t \* *config* )

This function initializes the user configuration structure to default value. The default value are:

Example:

```
config->enableHighSpeed = false;
config->enableInvertOutput = false;
config->useUnfilteredOutput = false;
config->enablePinOut = false;
config->enableHysteresisBothDirections = false;
config->hysteresisMode = kACMP_hysteresisMode0;
```

Parameters

|               |                                          |
|---------------|------------------------------------------|
| <i>config</i> | Pointer to ACMP configuration structure. |
|---------------|------------------------------------------|

### 8.7.4 void ACMP\_Enable ( CMP\_Type \* *base*, bool *enable* )

Parameters

|               |                               |
|---------------|-------------------------------|
| <i>base</i>   | ACMP peripheral base address. |
| <i>enable</i> | True to enable the ACMP.      |

### 8.7.5 void ACMP\_EnableLinkToDAC ( CMP\_Type \* *base*, bool *enable* )

When this bit is set, the DAC enable/disable is controlled by the bit CMP\_C0[EN] instead of CMP\_C1[D-ACEN].

Parameters

|               |                               |
|---------------|-------------------------------|
| <i>base</i>   | ACMP peripheral base address. |
| <i>enable</i> | Enable the feature or not.    |

### 8.7.6 void ACMP\_SetChannelConfig ( CMP\_Type \* *base*, const acmp\_channel\_config\_t \* *config* )

Note that the plus/minus mux's setting is only valid when the positive/negative port's input isn't from DAC but from channel mux.

Example:

```
acmp_channel_config_t configStruct = {0};
configStruct.positivePortInput = kACMP_PortInputFromDAC;
configStruct.negativePortInput = kACMP_PortInputFromMux;
configStruct.minusMuxInput = 1U;
ACMP_SetChannelConfig(CMP0, &configStruct);
```

Parameters

|               |                                             |
|---------------|---------------------------------------------|
| <i>base</i>   | ACMP peripheral base address.               |
| <i>config</i> | Pointer to channel configuration structure. |

### 8.7.7 void ACMP\_EnableDMA ( CMP\_Type \* *base*, bool *enable* )

Parameters

|               |                               |
|---------------|-------------------------------|
| <i>base</i>   | ACMP peripheral base address. |
| <i>enable</i> | True to enable DMA.           |

### 8.7.8 void ACMP\_EnableWindowMode ( CMP\_Type \* *base*, bool *enable* )

Parameters

|               |                               |
|---------------|-------------------------------|
| <i>base</i>   | ACMP peripheral base address. |
| <i>enable</i> | True to enable window mode.   |

### 8.7.9 void ACMP\_SetFilterConfig ( CMP\_Type \* *base*, const acmp\_filter\_config\_t \* *config* )

The filter can be enabled when the filter count is bigger than 1, the filter period is greater than 0 and the sample clock is from divided bus clock or the filter is bigger than 1 and the sample clock is from external clock. Detailed usage can be got from the reference manual.

Example:

```
acmp_filter_config_t configStruct = {0};
configStruct.filterCount = 5U;
configStruct.filterPeriod = 200U;
configStruct.enableSample = false;
ACMP_SetFilterConfig(CMP0, &configStruct);
```

Parameters

|               |                                            |
|---------------|--------------------------------------------|
| <i>base</i>   | ACMP peripheral base address.              |
| <i>config</i> | Pointer to filter configuration structure. |

### 8.7.10 void ACMP\_SetDACConfig ( CMP\_Type \* *base*, const acmp\_dac\_config\_t \* *config* )

Example:

```
acmp_dac_config_t configStruct = {0};
configStruct.referenceVoltageSource = kACMP_VrefSourceVin1;
configStruct.DACValue = 20U;
configStruct.enableOutput = false;
configStruct.workMode = kACMP_DACWorkLowSpeedMode;
ACMP_SetDACConfig(CMP0, &configStruct);
```

Parameters

|               |                                                                              |
|---------------|------------------------------------------------------------------------------|
| <i>base</i>   | ACMP peripheral base address.                                                |
| <i>config</i> | Pointer to DAC configuration structure. "NULL" is for disabling the feature. |

### 8.7.11 void ACMP\_SetRoundRobinConfig ( CMP\_Type \* *base*, const acmp\_round\_robin\_config\_t \* *config* )

Example:

```
acmp_round_robin_config_t configStruct = {0};
configStruct.fixedPort = kACMP_FixedPlusPort;
configStruct.fixedChannelNumber = 3U;
configStruct.checkerChannelMask = 0xF7U;
configStruct.sampleClockCount = 0U;
configStruct.delayModulus = 0U;
ACMP_SetRoundRobinConfig(CMP0, &configStruct);
```

Parameters

|               |                                                                                           |
|---------------|-------------------------------------------------------------------------------------------|
| <i>base</i>   | ACMP peripheral base address.                                                             |
| <i>config</i> | Pointer to round robin mode configuration structure. "NULL" is for disabling the feature. |

### 8.7.12 void ACMP\_SetRoundRobinPreState ( CMP\_Type \* *base*, uint32\_t *mask* )

Note: The pre-state has different circuit with get-round-robin-result in the SOC even though they are same bits. So get-round-robin-result can't return the same value as the value are set by pre-state.

Parameters

|             |                                                                                        |
|-------------|----------------------------------------------------------------------------------------|
| <i>base</i> | ACMP peripheral base address.                                                          |
| <i>mask</i> | Mask of round robin channel index. Available range is channel0:0x01 to channel7-:0x80. |

### 8.7.13 static uint32\_t ACMP\_GetRoundRobinStatusFlags ( CMP\_Type \* *base* ) [inline], [static]

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | ACMP peripheral base address. |
|-------------|-------------------------------|

Returns

Mask of channel input changed asserted flags. Available range is channel0:0x01 to channel7:0x80.

#### 8.7.14 void ACMP\_ClearRoundRobinStatusFlags ( CMP\_Type \* *base*, uint32\_t *mask* )

Parameters

|             |                                                                           |
|-------------|---------------------------------------------------------------------------|
| <i>base</i> | ACMP peripheral base address.                                             |
| <i>mask</i> | Mask of channel index. Available range is channel0:0x01 to channel7:0x80. |

#### 8.7.15 static uint32\_t ACMP\_GetRoundRobinResult ( CMP\_Type \* *base* ) [inline], [static]

Note that the set-pre-state has different circuit with get-round-robin-result in the SOC even though they are same bits. So [ACMP\\_GetRoundRobinResult\(\)](#) can't return the same value as the value are set by ACMP\_SetRoundRobinPreState.

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | ACMP peripheral base address. |
|-------------|-------------------------------|

Returns

Mask of round robin channel result. Available range is channel0:0x01 to channel7:0x80.

#### 8.7.16 void ACMP\_EnableInterrupts ( CMP\_Type \* *base*, uint32\_t *mask* )

Parameters

|             |                                                |
|-------------|------------------------------------------------|
| <i>base</i> | ACMP peripheral base address.                  |
| <i>mask</i> | Interrupts mask. See "_acmp_interrupt_enable". |

### 8.7.17 void ACMP\_DisableInterrupts ( CMP\_Type \* *base*, uint32\_t *mask* )

Parameters

|             |                                                |
|-------------|------------------------------------------------|
| <i>base</i> | ACMP peripheral base address.                  |
| <i>mask</i> | Interrupts mask. See "_acmp_interrupt_enable". |

### 8.7.18 uint32\_t ACMP\_GetStatusFlags ( CMP\_Type \* *base* )

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | ACMP peripheral base address. |
|-------------|-------------------------------|

Returns

Status flags asserted mask. See "\_acmp\_status\_flags".

### 8.7.19 void ACMP\_ClearStatusFlags ( CMP\_Type \* *base*, uint32\_t *mask* )

Parameters

|             |                                              |
|-------------|----------------------------------------------|
| <i>base</i> | ACMP peripheral base address.                |
| <i>mask</i> | Status flags mask. See "_acmp_status_flags". |

### 8.7.20 void ACMP\_SetDiscreteModeConfig ( CMP\_Type \* *base*, const acmp\_discrete\_mode\_config\_t \* *config* )

Configure the discrete mode when supporting 3V domain with 1.8V core.

Parameters

|               |                                                                        |
|---------------|------------------------------------------------------------------------|
| <i>base</i>   | ACMP peripheral base address.                                          |
| <i>config</i> | Pointer to configuration structure. See "acmp_discrete_mode_config_t". |

### 8.7.21 **void ACMP\_GetDefaultDiscreteModeConfig ( acmp\_discrete\_mode\_config\_t \* *config* )**

Parameters

|               |                                                                            |
|---------------|----------------------------------------------------------------------------|
| <i>config</i> | Pointer to configuration structure to be restored with the setting values. |
|---------------|----------------------------------------------------------------------------|

# Chapter 9

## CACHE: LMEM CACHE Memory Controller

### 9.1 Overview

The MCUXpresso SDK provides a peripheral driver for the CACHE Controller of MCUXpresso SDK devices.

The CACHE driver is created to help the user more easily operate the cache memory. The APIs for basic operations are including the following three levels: 1L. The L1 cache driver API. This level provides the level 1 caches controller drivers. The L1 caches in this arch is the previous the local memory controller (LMEM).

2L. The unified cache driver API. This level provides many APIs for unified cache driver APIs for combined L1 and L2 cache maintain operations. This is provided for SDK drivers (DMA, ENET, US-DHC, etc) which should do the cache maintenance in their transactional APIs. Because in this arch, there is no L2 cache so the unified cache driver API directly calls only L1 driver APIs.

### 9.2 Function groups

#### 9.2.1 L1 CACHE Operation

The L1 CACHE has both code cache and data cache. This function group provides two independent API groups for both code cache and data cache. There are Enable/Disable APIs for code cache and data cache control and cache maintenance operations as Invalidate/Clean/CleanInvalidate by all and by address range.

#### Macros

- #define `L1CODEBUSCACHE_LINESIZE_BYTE` FSL\_FEATURE\_L1ICACHE\_LINESIZE\_BY-  
TE  
*code bus cache line size is equal to system bus line size, so the unified I/D cache line size equals too.*
- #define `L1SYSTEMBUSCACHE_LINESIZE_BYTE` `L1CODEBUSCACHE_LINESIZE_BYTE`  
*The system bus CACHE line size is 16B = 128b.*

#### Driver version

- #define `FSL_CACHE_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 6)`)  
*cache driver version.*

#### Unified Cache Control for all caches

- static void `ICACHE_InvalidateByRange` (uint32\_t address, uint32\_t size\_byte)  
*Invalidate instruction cache by range.*
- static void `DCACHE_InvalidateByRange` (uint32\_t address, uint32\_t size\_byte)  
*Invalidate data cache by range.*

- static void **DCACHE\_CleanByRange** (uint32\_t address, uint32\_t size\_byte)  
*Clean data cache by range.*
- static void **DCACHE\_CleanInvalidateByRange** (uint32\_t address, uint32\_t size\_byte)  
*Cleans and Invalidates data cache by range.*

## 9.3 Macro Definition Documentation

### 9.3.1 #define FSL\_CACHE\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 6))

### 9.3.2 #define L1CODEBUSCACHE\_LINESIZE\_BYTE FSL\_FEATURE\_L1ICACHE\_LINESIZE\_BYTE

The code bus CACHE line size is 16B = 128b.

### 9.3.3 #define L1SYSTEMBUSCACHE\_LINESIZE\_BYTE L1CODEBUSCACHE\_LINESIZE\_BYTE

## 9.4 Function Documentation

### 9.4.1 static void ICACHE\_InvalidateByRange ( uint32\_t address, uint32\_t size\_byte ) [inline], [static]

Parameters

|                  |                                       |
|------------------|---------------------------------------|
| <i>address</i>   | The physical address.                 |
| <i>size_byte</i> | size of the memory to be invalidated. |

Note

Address and size should be aligned to 16-Byte due to the cache operation unit FSL\_FEATURE\_L1ICACHE\_LINESIZE\_BYTE. The startAddr here will be forced to align to the cache line size if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

### 9.4.2 static void DCACHE\_InvalidateByRange ( uint32\_t address, uint32\_t size\_byte ) [inline], [static]

Parameters

|                  |                                       |
|------------------|---------------------------------------|
| <i>address</i>   | The physical address.                 |
| <i>size_byte</i> | size of the memory to be invalidated. |

Note

Address and size should be aligned to 16-Byte due to the cache operation unit FSL\_FEATURE\_L1DCACHE\_LINESIZE\_BYTE. The startAddr here will be forced to align to the cache line size if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

#### 9.4.3 static void DCACHE\_CleanByRange ( **uint32\_t address, uint32\_t size\_byte** ) [inline], [static]

Parameters

|                  |                                   |
|------------------|-----------------------------------|
| <i>address</i>   | The physical address.             |
| <i>size_byte</i> | size of the memory to be cleaned. |

Note

Address and size should be aligned to 16-Byte due to the cache operation unit FSL\_FEATURE\_L1DCACHE\_LINESIZE\_BYTE. The startAddr here will be forced to align to the cache line size if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

#### 9.4.4 static void DCACHE\_CleanInvalidateByRange ( **uint32\_t address, uint32\_t size\_byte** ) [inline], [static]

Parameters

|                  |                                                   |
|------------------|---------------------------------------------------|
| <i>address</i>   | The physical address.                             |
| <i>size_byte</i> | size of the memory to be Cleaned and Invalidated. |

Note

Address and size should be aligned to 16-Byte due to the cache operation unit FSL\_FEATURE\_L1DCACHE\_LINESIZE\_BYTE. The startAddr here will be forced to align to the cache line size if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

# Chapter 10

## Common Driver

### 10.1 Overview

The MCUXpresso SDK provides a driver for the common module of MCUXpresso SDK devices.

#### Macros

- `#define FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ 1`  
*Macro to use the default weak IRQ handler in drivers.*
- `#define MAKE_STATUS(group, code) (((group)*100L) + (code))`  
*Construct a status code value from a group and code number.*
- `#define MAKE_VERSION(major, minor, bugfix) (((major)*65536L) + ((minor)*256L) + (bugfix))`  
*Construct the version number for drivers.*
- `#define ARRAY_SIZE(x) (sizeof(x) / sizeof((x)[0]))`  
*Computes the number of elements in an array.*
- `#define SUPPRESS_FALL_THROUGH_WARNING()`  
*For switch case code block, if case section ends without "break;" statement, there will be fallthrough warning with compiler flag -Wextra or -Wimplicit-fallthrough=n when using armgcc.*

#### Typedefs

- `typedef int32_t status_t`  
*Type used for all status and error return values.*

## Enumerations

- enum `_status_groups` {
   
    `kStatusGroup_Generic` = 0,
   
    `kStatusGroup_FLASH` = 1,
   
    `kStatusGroup_LP SPI` = 4,
   
    `kStatusGroup_FLEXIO_SPI` = 5,
   
    `kStatusGroup_DSPI` = 6,
   
    `kStatusGroup_FLEXIO_UART` = 7,
   
    `kStatusGroup_FLEXIO_I2C` = 8,
   
    `kStatusGroup_LPI2C` = 9,
   
    `kStatusGroup_UART` = 10,
   
    `kStatusGroup_I2C` = 11,
   
    `kStatusGroup_LPSCI` = 12,
   
    `kStatusGroup_LPUART` = 13,
   
    `kStatusGroup_SPI` = 14,
   
    `kStatusGroup_XRDC` = 15,
   
    `kStatusGroup_SEMA42` = 16,
   
    `kStatusGroup_SDHC` = 17,
   
    `kStatusGroup_SDMMC` = 18,
   
    `kStatusGroup_SAI` = 19,
   
    `kStatusGroup_MCG` = 20,
   
    `kStatusGroup_SCG` = 21,
   
    `kStatusGroup_SD SPI` = 22,
   
    `kStatusGroup_FLEXIO_I2S` = 23,
   
    `kStatusGroup_FLEXIO_MCULCD` = 24,
   
    `kStatusGroup_FLASHIAP` = 25,
   
    `kStatusGroup_FLEXCOMM_I2C` = 26,
   
    `kStatusGroup_I2S` = 27,
   
    `kStatusGroup_IUART` = 28,
   
    `kStatusGroup_CSI` = 29,
   
    `kStatusGroup_MIPI_DSI` = 30,
   
    `kStatusGroup_SDRAMC` = 35,
   
    `kStatusGroup_POWER` = 39,
   
    `kStatusGroup_ENET` = 40,
   
    `kStatusGroup_PHY` = 41,
   
    `kStatusGroup_TRGMUX` = 42,
   
    `kStatusGroup_SMARTCARD` = 43,
   
    `kStatusGroup_LMEM` = 44,
   
    `kStatusGroup_QSPI` = 45,
   
    `kStatusGroup_DMA` = 50,
   
    `kStatusGroup_EDMA` = 51,
   
    `kStatusGroup_DMAMGR` = 52,
   
    `kStatusGroup_FLEXCAN` = 53,
   
    `kStatusGroup_LTC` = 54,
   
    `kStatusGroup_FLEXIO_CAMERA` = 55,
   
    `kStatusGroup_LPC_SPI` = 56,
   
    `kStatusGroup_LPC_USART` = 57,
   
    `kStatusGroup_DMIC` = 58,
   
    `kStatusGroup_SDIF` = 59,

```

kStatusGroup_ELE = 167 }
 Status group numbers.
• enum {
 kStatus_Success = MAKE_STATUS(kStatusGroup_Generic, 0),
 kStatus_Fail = MAKE_STATUS(kStatusGroup_Generic, 1),
 kStatus_ReadOnly = MAKE_STATUS(kStatusGroup_Generic, 2),
 kStatus_OutOfRange = MAKE_STATUS(kStatusGroup_Generic, 3),
 kStatus_InvalidArgument = MAKE_STATUS(kStatusGroup_Generic, 4),
 kStatus_Timeout = MAKE_STATUS(kStatusGroup_Generic, 5),
 kStatus_NoTransferInProgress,
 kStatus_Busy = MAKE_STATUS(kStatusGroup_Generic, 7),
 kStatus_NoData }
 Generic status return codes.

```

## Functions

- void \* **SDK\_Malloc** (size\_t size, size\_t alignbytes)  
*Allocate memory with given alignment and aligned size.*
- void **SDK\_Free** (void \*ptr)  
*Free memory.*
- void **SDK\_DelayAtLeastUs** (uint32\_t delayTime\_us, uint32\_t coreClock\_Hz)  
*Delay at least for some time.*

## Driver version

- #define **FSL\_COMMON\_DRIVER\_VERSION** (MAKE\_VERSION(2, 4, 0))  
*common driver version.*

## Debug console type definition.

- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_NONE** 0U  
*No debug console.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_UART** 1U  
*Debug console based on UART.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_LPUART** 2U  
*Debug console based on LPUART.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_LPSCI** 3U  
*Debug console based on LPSCI.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_USBCDC** 4U  
*Debug console based on USBCDC.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_FLEXCOMM** 5U  
*Debug console based on FLEXCOMM.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_IUART** 6U  
*Debug console based on i.MX UART.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_VUSART** 7U  
*Debug console based on LPC\_VUSART.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_MINI\_USART** 8U  
*Debug console based on LPC\_USART.*
- #define **DEBUG\_CONSOLE\_DEVICE\_TYPE\_SWO** 9U

- `#define DEBUG_CONSOLE_DEVICE_TYPE_QSCI 10U`  
*Debug console based on QSCI.*

## Min/max macros

- `#define MIN(a, b) (((a) < (b)) ? (a) : (b))`  
*Computes the minimum of a and b.*
- `#define MAX(a, b) (((a) > (b)) ? (a) : (b))`  
*Computes the maximum of a and b.*

## UINT16\_MAX(UINT32\_MAX value

- `#define UINT16_MAX ((uint16_t)-1)`  
*Max value of uint16\_t type.*
- `#define UINT32_MAX ((uint32_t)-1)`  
*Max value of uint32\_t type.*

## 10.2 Macro Definition Documentation

### 10.2.1 #define FSL\_DRIVER\_TRANSFER\_DOUBLE\_WEAK\_IRQ 1

### 10.2.2 #define MAKE\_STATUS( group, code ) (((group)\*100L) + (code)))

### 10.2.3 #define MAKE\_VERSION( major, minor, bugfix ) (((major)\*65536L) + ((minor)\*256L) + (bugfix))

The driver version is a 32-bit number, for both 32-bit platforms(such as Cortex M) and 16-bit platforms(such as DSC).

|        |               |               |         |   |
|--------|---------------|---------------|---------|---|
| Unused | Major Version | Minor Version | Bug Fix |   |
| 31     | 25 24         | 17 16         | 9 8     | 0 |

10.2.4 #define FSL\_COMMON\_DRIVER\_VERSION (MAKE\_VERSION(2, 4, 0))

10.2.5 #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_NONE 0U

10.2.6 #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_UART 1U

10.2.7 #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_LPUART 2U

10.2.8 #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_LPSCI 3U

10.2.9 #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_USBCDC 4U

10.2.10 #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_FLEXCOMM 5U

10.2.11 #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_IUART 6U

10.2.12 #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_VUSART 7U

10.2.13 #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_MINI\_USART 8U

10.2.14 #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_SWO 9U

10.2.15 #define DEBUG\_CONSOLE\_DEVICE\_TYPE\_QSCI 10U

10.2.16 #define MIN( a, b ) (((a) < (b)) ? (a) : (b))

10.2.17 #define MAX( a, b ) (((a) > (b)) ? (a) : (b))

10.2.18 #define ARRAY\_SIZE( x ) (sizeof(x) / sizeof((x)[0]))

10.2.19 #define UINT16\_MAX ((uint16\_t)-1)

10.2.20 #define UINT32\_MAX ((uint32\_t)-1)

10.2.21 #define SUPPRESS\_FALL\_THROUGH\_WARNING( )

To suppress this warning, "SUPPRESS\_FALL\_THROUGH\_WARNING();" need to be added at the end of each case section which misses "break;" statement.

## 10.3 Typedef Documentation

### 10.3.1 `typedef int32_t status_t`

## 10.4 Enumeration Type Documentation

### 10.4.1 `enum _status_groups`

Enumerator

`kStatusGroup_Generic` Group number for generic status codes.

`kStatusGroup_FLASH` Group number for FLASH status codes.

`kStatusGroup_LP SPI` Group number for LP SPI status codes.

`kStatusGroup_FLEXIO_SPI` Group number for FLEXIO SPI status codes.

`kStatusGroup_DSPI` Group number for DSPI status codes.

`kStatusGroup_FLEXIO_UART` Group number for FLEXIO UART status codes.

`kStatusGroup_FLEXIO_I2C` Group number for FLEXIO I2C status codes.

`kStatusGroup_LPI2C` Group number for LPI2C status codes.

`kStatusGroup_UART` Group number for UART status codes.

`kStatusGroup_I2C` Group number for I2C status codes.

`kStatusGroup_LPSCI` Group number for LPSCI status codes.

`kStatusGroup_LPUART` Group number for LPUART status codes.

`kStatusGroup_SPI` Group number for SPI status code.

`kStatusGroup_XRDC` Group number for XRDC status code.

`kStatusGroup_SEMA42` Group number for SEMA42 status code.

`kStatusGroup_SDHC` Group number for SDHC status code.

`kStatusGroup_SDMMC` Group number for SDMMC status code.

`kStatusGroup_SAI` Group number for SAI status code.

`kStatusGroup_MCG` Group number for MCG status codes.

`kStatusGroup_SCG` Group number for SCG status codes.

`kStatusGroup_SD SPI` Group number for SD SPI status codes.

`kStatusGroup_FLEXIO_I2S` Group number for FLEXIO I2S status codes.

`kStatusGroup_FLEXIO_MCULCD` Group number for FLEXIO LCD status codes.

`kStatusGroup_FLASHIAP` Group number for FLASHIAP status codes.

`kStatusGroup_FLEXCOMM_I2C` Group number for FLEXCOMM I2C status codes.

`kStatusGroup_I2S` Group number for I2S status codes.

`kStatusGroup_IUART` Group number for IUART status codes.

`kStatusGroup_CSI` Group number for CSI status codes.

`kStatusGroup_MIPI_DSI` Group number for MIPI DSI status codes.

`kStatusGroup_SDRAMC` Group number for SDRAMC status codes.

`kStatusGroup_POWER` Group number for POWER status codes.

`kStatusGroup_ENET` Group number for ENET status codes.

`kStatusGroup_PHY` Group number for PHY status codes.

`kStatusGroup_TRGMUX` Group number for TRGMUX status codes.

`kStatusGroup_SMARTCARD` Group number for SMARTCARD status codes.

`kStatusGroup_LMEM` Group number for LMEM status codes.

*kStatusGroup\_QSPI* Group number for QSPI status codes.  
*kStatusGroup\_DMA* Group number for DMA status codes.  
*kStatusGroup\_EDMA* Group number for EDMA status codes.  
*kStatusGroup\_DMAMGR* Group number for DMAMGR status codes.  
*kStatusGroup\_FLEXCAN* Group number for FlexCAN status codes.  
*kStatusGroup\_LTC* Group number for LTC status codes.  
*kStatusGroup\_FLEXIO\_CAMERA* Group number for FLEXIO CAMERA status codes.  
*kStatusGroup\_LPC\_SPI* Group number for LPC\_SPI status codes.  
*kStatusGroup\_LPC\_USART* Group number for LPC\_USART status codes.  
*kStatusGroup\_DMIC* Group number for DMIC status codes.  
*kStatusGroup\_SDIF* Group number for SDIF status codes.  
*kStatusGroup\_SPIFI* Group number for SPIFI status codes.  
*kStatusGroup OTP* Group number for OTP status codes.  
*kStatusGroup\_MCAN* Group number for MCAN status codes.  
*kStatusGroup\_CAAM* Group number for CAAM status codes.  
*kStatusGroup\_ECSPI* Group number for ECSPI status codes.  
*kStatusGroup\_USDHC* Group number for USDHC status codes.  
*kStatusGroup\_LPC\_I2C* Group number for LPC\_I2C status codes.  
*kStatusGroup\_DCP* Group number for DCP status codes.  
*kStatusGroup\_MSCAN* Group number for MSCAN status codes.  
*kStatusGroup\_ESAI* Group number for ESAI status codes.  
*kStatusGroup\_FLEXSPI* Group number for FLEXSPI status codes.  
*kStatusGroup\_MMDC* Group number for MMDC status codes.  
*kStatusGroup\_PDM* Group number for MIC status codes.  
*kStatusGroup\_SDMA* Group number for SDMA status codes.  
*kStatusGroup\_ICS* Group number for ICS status codes.  
*kStatusGroup\_SPDIF* Group number for SPDIF status codes.  
*kStatusGroup\_LPC\_MINISPI* Group number for LPC\_MINISPI status codes.  
*kStatusGroup\_HASHCRYPT* Group number for Hashcrypt status codes.  
*kStatusGroup\_LPC\_SPI\_SSP* Group number for LPC\_SPI\_SSP status codes.  
*kStatusGroup\_I3C* Group number for I3C status codes.  
*kStatusGroup\_LPC\_I2C\_1* Group number for LPC\_I2C\_1 status codes.  
*kStatusGroup\_NOTIFIER* Group number for NOTIFIER status codes.  
*kStatusGroup\_DebugConsole* Group number for debug console status codes.  
*kStatusGroup\_SEMC* Group number for SEMC status codes.  
*kStatusGroup\_ApplicationRangeStart* Starting number for application groups.  
*kStatusGroup\_IAP* Group number for IAP status codes.  
*kStatusGroup\_SFA* Group number for SFA status codes.  
*kStatusGroup\_SPC* Group number for SPC status codes.  
*kStatusGroup\_PUF* Group number for PUF status codes.  
*kStatusGroup\_TOUCH\_PANEL* Group number for touch panel status codes.  
*kStatusGroup\_VBAT* Group number for VBAT status codes.  
*kStatusGroup\_HAL\_GPIO* Group number for HAL GPIO status codes.  
*kStatusGroup\_HAL\_UART* Group number for HAL UART status codes.  
*kStatusGroup\_HAL\_TIMER* Group number for HAL TIMER status codes.

*kStatusGroup\_HAL\_SPI* Group number for HAL SPI status codes.  
*kStatusGroup\_HAL\_I2C* Group number for HAL I2C status codes.  
*kStatusGroup\_HAL\_FLASH* Group number for HAL FLASH status codes.  
*kStatusGroup\_HAL\_PWM* Group number for HAL PWM status codes.  
*kStatusGroup\_HAL\_RNG* Group number for HAL RNG status codes.  
*kStatusGroup\_HAL\_I2S* Group number for HAL I2S status codes.  
*kStatusGroup\_HAL\_ADC\_SENSOR* Group number for HAL ADC SENSOR status codes.  
*kStatusGroup\_TIMERMANAGER* Group number for TiMER MANAGER status codes.  
*kStatusGroup\_SERIALMANAGER* Group number for SERIAL MANAGER status codes.  
*kStatusGroup\_LED* Group number for LED status codes.  
*kStatusGroup\_BUTTON* Group number for BUTTON status codes.  
*kStatusGroup\_EXTERN\_EEPROM* Group number for EXTERN EEPROM status codes.  
*kStatusGroup\_SHELL* Group number for SHELL status codes.  
*kStatusGroup\_MEM\_MANAGER* Group number for MEM MANAGER status codes.  
*kStatusGroup\_LIST* Group number for List status codes.  
*kStatusGroup\_OSA* Group number for OSA status codes.  
*kStatusGroup\_COMMON\_TASK* Group number for Common task status codes.  
*kStatusGroup\_MSG* Group number for messaging status codes.  
*kStatusGroup\_SDK\_OCOTP* Group number for OCOTP status codes.  
*kStatusGroup\_SDK\_FLEXSPINOR* Group number for FLEXSPINOR status codes.  
*kStatusGroup\_CODEC* Group number for codec status codes.  
*kStatusGroup\_ASRC* Group number for codec status ASRC.  
*kStatusGroup\_OTFAD* Group number for codec status codes.  
*kStatusGroup\_SDIOSLV* Group number for SDIOSLV status codes.  
*kStatusGroup\_MECC* Group number for MECC status codes.  
*kStatusGroup\_ENET\_QOS* Group number for ENET\_QOS status codes.  
*kStatusGroup\_LOG* Group number for LOG status codes.  
*kStatusGroup\_I3CBUS* Group number for I3CBUS status codes.  
*kStatusGroup\_QSCI* Group number for QSCI status codes.  
*kStatusGroup\_ELEMU* Group number for ELEMU status codes.  
*kStatusGroup\_QUEUEDSPI* Group number for QSPI status codes.  
*kStatusGroup\_POWER\_MANAGER* Group number for POWER\_MANAGER status codes.  
*kStatusGroup\_IPED* Group number for IPED status codes.  
*kStatusGroup\_ELS\_PKC* Group number for ELS PKC status codes.  
*kStatusGroup\_CSS\_PKC* Group number for CSS PKC status codes.  
*kStatusGroup\_HOSTIF* Group number for HOSTIF status codes.  
*kStatusGroup\_CLIF* Group number for CLIF status codes.  
*kStatusGroup\_BMA* Group number for BMA status codes.  
*kStatusGroup\_NETC* Group number for NETC status codes.  
*kStatusGroup\_ELE* Group number for ELE status codes.

### 10.4.2 anonymous enum

Enumerator

- kStatus\_Success* Generic status for Success.
- kStatus\_Fail* Generic status for Fail.
- kStatus\_ReadOnly* Generic status for read only failure.
- kStatus\_OutOfRange* Generic status for out of range access.
- kStatus\_InvalidArgument* Generic status for invalid argument check.
- kStatus\_Timeout* Generic status for timeout.
- kStatus\_NoTransferInProgress* Generic status for no transfer in progress.
- kStatus\_Busy* Generic status for module is busy.
- kStatus\_NoData* Generic status for no data is found for the operation.

## 10.5 Function Documentation

### 10.5.1 void\* SDK\_Malloc ( size\_t size, size\_t alignbytes )

This is provided to support the dynamically allocated memory used in cache-able region.

Parameters

|                   |                                |
|-------------------|--------------------------------|
| <i>size</i>       | The length required to malloc. |
| <i>alignbytes</i> | The alignment size.            |

Return values

|            |                   |
|------------|-------------------|
| <i>The</i> | allocated memory. |
|------------|-------------------|

### 10.5.2 void SDK\_Free ( void \* ptr )

Parameters

|            |                           |
|------------|---------------------------|
| <i>ptr</i> | The memory to be release. |
|------------|---------------------------|

### 10.5.3 void SDK\_DelayAtLeastUs ( uint32\_t delayTime\_us, uint32\_t coreClock\_Hz )

Please note that, this API uses while loop for delay, different run-time environments make the time not precise, if precise delay count was needed, please implement a new delay function with hardware timer.

## Parameters

|                     |                                    |
|---------------------|------------------------------------|
| <i>delayTime_us</i> | Delay time in unit of microsecond. |
| <i>coreClock_Hz</i> | Core clock frequency with Hz.      |

# Chapter 11

## CRC: Cyclic Redundancy Check Driver

### 11.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Cyclic Redundancy Check (CRC) module of MCUXpresso SDK devices.

The cyclic redundancy check (CRC) module generates 16/32-bit CRC code for error detection. The CRC module also provides a programmable polynomial, seed, and other parameters required to implement a 16-bit or 32-bit CRC standard.

### 11.2 CRC Driver Initialization and Configuration

`CRC_Init()` function enables the clock gate for the CRC module in the SIM module and fully (re-)configures the CRC module according to the configuration structure. The seed member of the configuration structure is the initial checksum for which new data can be added to. When starting a new checksum computation, the seed is set to the initial checksum per the CRC protocol specification. For continued checksum operation, the seed is set to the intermediate checksum value as obtained from previous calls to `CRC_Get16bitResult()` or `CRC_Get32bitResult()` function. After calling the `CRC_Init()`, one or multiple `CRC_WriteData()` calls follow to update the checksum with data and `CRC_Get16bitResult()` or `CRC_Get32bitResult()` follow to read the result. The `crcResult` member of the configuration structure determines whether the `CRC_Get16bitResult()` or `CRC_Get32bitResult()` return value is a final checksum or an intermediate checksum. The `CRC_Init()` function can be called as many times as required allowing for runtime changes of the CRC protocol.

`CRC_GetDefaultConfig()` function can be used to set the module configuration structure with parameters for CRC-16/CCIT-FALSE protocol.

### 11.3 CRC Write Data

The `CRC_WriteData()` function adds data to the CRC. Internally, it tries to use 32-bit reads and writes for all aligned data in the user buffer and 8-bit reads and writes for all unaligned data in the user buffer. This function can update the CRC with user-supplied data chunks of an arbitrary size, so one can update the CRC byte by byte or with all bytes at once. Prior to calling the CRC configuration function `CRC_Init()` fully specifies the CRC module configuration for the `CRC_WriteData()` call.

### 11.4 CRC Get Checksum

The `CRC_Get16bitResult()` or `CRC_Get32bitResult()` function reads the CRC module data register. Depending on the prior CRC module usage, the return value is either an intermediate checksum or the final checksum. For example, for 16-bit CRCs the following call sequences can be used.

`CRC_Init() / CRC_WriteData() / CRC_Get16bitResult()` to get the final checksum.

`CRC_Init() / CRC_WriteData() / ... / CRC_WriteData() / CRC_Get16bitResult()` to get the final checksum.

[CRC\\_Init\(\)](#) / [CRC\\_WriteData\(\)](#) / [CRC\\_Get16bitResult\(\)](#) to get an intermediate checksum.

[CRC\\_Init\(\)](#) / [CRC\\_WriteData\(\)](#) / ... / [CRC\\_WriteData\(\)](#) / [CRC\\_Get16bitResult\(\)](#) to get an intermediate checksum.

## 11.5 Comments about API usage in RTOS

If multiple RTOS tasks share the CRC module to compute checksums with different data and/or protocols, the following needs to be implemented by the user.

The triplets

[CRC\\_Init\(\)](#) / [CRC\\_WriteData\(\)](#) / [CRC\\_Get16bitResult\(\)](#) or [CRC\\_Get32bitResult\(\)](#)

The triplets are protected by the RTOS mutex to protect the CRC module against concurrent accesses from different tasks. This is an example. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/crcRefer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/crc

## Data Structures

- struct [\\_crc\\_config](#)  
*CRC protocol configuration.* [More...](#)

## Macros

- #define [CRC\\_DRIVER\\_USE\\_CRC16\\_CCIT\\_FALSE\\_AS\\_DEFAULT](#) 1  
*Default configuration structure filled by [CRC\\_GetDefaultConfig\(\)](#).*

## Typedefs

- typedef enum [\\_crc\\_bits](#) [crc\\_bits\\_t](#)  
*CRC bit width.*
- typedef enum [\\_crc\\_result](#) [crc\\_result\\_t](#)  
*CRC result type.*
- typedef struct [\\_crc\\_config](#) [crc\\_config\\_t](#)  
*CRC protocol configuration.*

## Enumerations

- enum [\\_crc\\_bits](#) {  
  [kCrcBits16](#) = 0U,  
  [kCrcBits32](#) = 1U }  
*CRC bit width.*
- enum [\\_crc\\_result](#) {  
  [kCrcFinalChecksum](#) = 0U,  
  [kCrcIntermediateChecksum](#) = 1U }  
*CRC result type.*

## Functions

- void [CRC\\_Init](#) (CRC\_Type \*base, const [crc\\_config\\_t](#) \*config)  
*Enables and configures the CRC peripheral module.*
- static void [CRC\\_Deinit](#) (CRC\_Type \*base)  
*Disables the CRC peripheral module.*
- void [CRC\\_GetDefaultConfig](#) ([crc\\_config\\_t](#) \*config)  
*Loads default values to the CRC protocol configuration structure.*
- void [CRC\\_WriteData](#) (CRC\_Type \*base, const uint8\_t \*data, size\_t dataSize)  
*Writes data to the CRC module.*
- uint32\_t [CRC\\_Get32bitResult](#) (CRC\_Type \*base)  
*Reads the 32-bit checksum from the CRC module.*
- uint16\_t [CRC\\_Get16bitResult](#) (CRC\_Type \*base)  
*Reads a 16-bit checksum from the CRC module.*

## Driver version

- #define [FSL\\_CRC\\_DRIVER\\_VERSION](#) (MAKE\_VERSION(2, 0, 4))  
*CRC driver version.*

## 11.6 Data Structure Documentation

### 11.6.1 struct \_crc\_config

This structure holds the configuration for the CRC protocol.

## Data Fields

- uint32\_t [polynomial](#)  
*CRC Polynomial, MSBit first.*
- uint32\_t [seed](#)  
*Starting checksum value.*
- bool [reflectIn](#)  
*Reflect bits on input.*
- bool [reflectOut](#)  
*Reflect bits on output.*
- bool [complementChecksum](#)  
*True if the result shall be complement of the actual checksum.*
- [crc\\_bits\\_t](#) [crcBits](#)  
*Selects 16- or 32- bit CRC protocol.*
- [crc\\_result\\_t](#) [crcResult](#)  
*Selects final or intermediate checksum return from [CRC\\_Get16bitResult\(\)](#) or [CRC\\_Get32bitResult\(\)](#)*

## Field Documentation

### (1) uint32\_t \_crc\_config::polynomial

Example polynomial:  $0x1021 = 1\_0000\_0010\_0001 = x^{12}+x^5+1$

- (2) `bool _crc_config::reflectIn`
- (3) `bool _crc_config::reflectOut`
- (4) `bool _crc_config::complementChecksum`
- (5) `crc_bits_t _crc_config::crcBits`

## 11.7 Macro Definition Documentation

### 11.7.1 `#define FSL_CRC_DRIVER_VERSION (MAKE_VERSION(2, 0, 4))`

Version 2.0.4.

Current version: 2.0.4

Change log:

- Version 2.0.4
  - Release peripheral from reset if necessary in init function.
- Version 2.0.3
  - Fix MISRA issues
- Version 2.0.2
  - Fix MISRA issues
- Version 2.0.1
  - move DATA and DATALL macro definition from header file to source file

### 11.7.2 `#define CRC_DRIVER_USE_CRC16_CCIT_FALSE_AS_DEFAULT 1`

Use CRC16-CCIT-FALSE as default.

## 11.8 Typedef Documentation

### 11.8.1 `typedef struct _crc_config crc_config_t`

This structure holds the configuration for the CRC protocol.

## 11.9 Enumeration Type Documentation

### 11.9.1 `enum _crc_bits`

Enumerator

- kCrcBits16* Generate 16-bit CRC code.
- kCrcBits32* Generate 32-bit CRC code.

## 11.9.2 enum \_crc\_result

Enumerator

**kCrcFinalChecksum** CRC data register read value is the final checksum. Reflect out and final xor protocol features are applied.

**kCrcIntermediateChecksum** CRC data register read value is intermediate checksum (raw value). Reflect out and final xor protocol feature are not applied. Intermediate checksum can be used as a seed for [CRC\\_Init\(\)](#) to continue adding data to this checksum.

## 11.10 Function Documentation

### 11.10.1 void CRC\_Init( **CRC\_Type** \* *base*, **const crc\_config\_t** \* *config* )

This function enables the clock gate in the SIM module for the CRC peripheral. It also configures the CRC module and starts a checksum computation by writing the seed.

Parameters

|               |                                     |
|---------------|-------------------------------------|
| <i>base</i>   | CRC peripheral address.             |
| <i>config</i> | CRC module configuration structure. |

### 11.10.2 static void CRC\_Deinit( **CRC\_Type** \* *base* ) [inline], [static]

This function disables the clock gate in the SIM module for the CRC peripheral.

Parameters

|             |                         |
|-------------|-------------------------|
| <i>base</i> | CRC peripheral address. |
|-------------|-------------------------|

### 11.10.3 void CRC\_GetDefaultConfig( **crc\_config\_t** \* *config* )

Loads default values to the CRC protocol configuration structure. The default values are as follows.

```
* config->polynomial = 0x1021;
* config->seed = 0xFFFF;
* config->reflectIn = false;
* config->reflectOut = false;
* config->complementChecksum = false;
* config->crcBits = kCrcBits16;
* config->crcResult = kCrcFinalChecksum;
```

Parameters

|               |                                       |
|---------------|---------------------------------------|
| <i>config</i> | CRC protocol configuration structure. |
|---------------|---------------------------------------|

#### **11.10.4 void CRC\_WriteData ( **CRC\_Type** \* *base*, const **uint8\_t** \* *data*, **size\_t** *dataSize* )**

Writes input data buffer bytes to the CRC data register. The configured type of transpose is applied.

Parameters

|                 |                                         |
|-----------------|-----------------------------------------|
| <i>base</i>     | CRC peripheral address.                 |
| <i>data</i>     | Input data stream, MSByte in data[0].   |
| <i>dataSize</i> | Size in bytes of the input data buffer. |

#### **11.10.5 uint32\_t CRC\_Get32bitResult ( **CRC\_Type** \* *base* )**

Reads the CRC data register (either an intermediate or the final checksum). The configured type of transpose and complement is applied.

Parameters

|             |                         |
|-------------|-------------------------|
| <i>base</i> | CRC peripheral address. |
|-------------|-------------------------|

Returns

An intermediate or the final 32-bit checksum, after configured transpose and complement operations.

#### **11.10.6 uint16\_t CRC\_Get16bitResult ( **CRC\_Type** \* *base* )**

Reads the CRC data register (either an intermediate or the final checksum). The configured type of transpose and complement is applied.

Parameters

|             |                         |
|-------------|-------------------------|
| <i>base</i> | CRC peripheral address. |
|-------------|-------------------------|

Returns

An intermediate or the final 16-bit checksum, after configured transpose and complement operations.

# Chapter 12

## DAC12: 12-bit Digital-to-Analog Converter Driver

### 12.1 Overview

The MCUXpresso SDK provides a peripheral driver for the 12-bit Digital-to-Analog Converter (DAC12) module of MCUXpresso SDK devices.

This DAC is the 12-bit resolution digital-to-analog converters with programmable reference generator output. Its output data items are loaded into a FIFO, so that various FIFO mode can be used to output the value for user-defined sequence.

The DAC driver provides a user-friendly interface to operate the DAC peripheral. The user can initialize/deinitialize the DAC driver, set data into FIFO, or enable the interrupt DMA for special events so that the hardware can process the DAC output data automatically. Also, the configuration for software and hardware trigger are also included in the driver.

### 12.2 Typical use case

#### 12.2.1 A simple use case to output the user-defined DAC12 value.

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/dac12

#### 12.2.2 Working with the trigger

Once more than one data is filled into the FIFO, the output pointer moves into configured mode when a trigger comes. This trigger can be from software or hardware, and moves one item for each trigger. Also, the interrupt/DMA event can be activated when the output pointer hits to the configured position.

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/dac12

### Files

- file [fsl\\_dac12.h](#)

### Data Structures

- struct [\\_dac12\\_hardware\\_info](#)  
*DAC12 hardware information.* [More...](#)
- struct [dac12\\_config\\_t](#)  
*DAC12 module configuration.* [More...](#)

## Macros

- #define `DAC12_CR_W1C_FLAGS_MASK` (`DAC_CR_OVFF_MASK` | `DAC_CR_UDFF_MASK`)  
*Define "write 1 to clear" flags.*
- #define `DAC12_CR_ALL_FLAGS_MASK` (`DAC12_CR_W1C_FLAGS_MASK` | `DAC_CR_WMF_MASK` | `DAC_CR_NEMPTF_MASK` | `DAC_CR_FULLF_MASK`)  
*Define all the flag bits in DACx\_CR register.*

## Typedefs

- typedef enum `_dac12_fifo_size_info` `dac12_fifo_size_info_t`  
*DAC12 FIFO size information provided by hardware.*
- typedef enum `_dac12_fifo_work_mode` `dac12_fifo_work_mode_t`  
*DAC12 FIFO work mode.*
- typedef enum  
`_dac12_reference_voltage_source` `dac12_reference_voltage_source_t`  
*DAC12 reference voltage source.*
- typedef enum  
`_dac12_fifo_trigger_mode` `dac12_fifo_trigger_mode_t`  
*DAC12 FIFO trigger mode.*
- typedef enum  
`_dac12_reference_current_source` `dac12_reference_current_source_t`  
*DAC internal reference current source.*
- typedef enum `_dac12_speed_mode` `dac12_speed_mode_t`  
*DAC analog buffer speed mode for conversion.*
- typedef struct `_dac12_hardware_info` `dac12_hardware_info_t`  
*DAC12 hardware information.*

## Enumerations

- enum `_dac12_status_flags` {  
`kDAC12_OverflowFlag` = `DAC_CR_OVFF_MASK`,  
`kDAC12_UnderflowFlag` = `DAC_CR_UDFF_MASK`,  
`kDAC12_WatermarkFlag` = `DAC_CR_WMF_MASK`,  
`kDAC12_NearlyEmptyFlag` = `DAC_CR_NEMPTF_MASK`,  
`kDAC12_FullFlag` = `DAC_CR_FULLF_MASK` }  
*DAC12 flags.*
- enum `_dac12_interrupt_enable` {  
`kDAC12_UnderOrOverflowInterruptEnable` = `DAC_CR_UVIE_MASK`,  
`kDAC12_WatermarkInterruptEnable` = `DAC_CR_WTMIE_MASK`,  
`kDAC12_NearlyEmptyInterruptEnable` = `DAC_CR_EMPTIE_MASK`,  
`kDAC12_FullInterruptEnable` = `DAC_CR_FULLIE_MASK` }  
*DAC12 interrupts.*
- enum `_dac12_fifo_size_info` {

```
kDAC12_FIFOSize2 = 0U,
kDAC12_FIFOSize4 = 1U,
kDAC12_FIFOSize8 = 2U,
kDAC12_FIFOSize16 = 3U,
kDAC12_FIFOSize32 = 4U,
kDAC12_FIFOSize64 = 5U,
kDAC12_FIFOSize128 = 6U,
kDAC12_FIFOSize256 = 7U }
```

*DAC12 FIFO size information provided by hardware.*

- enum `_dac12_fifo_work_mode` {
 

```
kDAC12_FIFODisabled = 0U,
kDAC12_FIFOWorkAsNormalMode = 1U,
kDAC12_FIFOWorkAsSwingMode = 2U }
```

*DAC12 FIFO work mode.*
- enum `_dac12_reference_voltage_source` {
 

```
kDAC12_ReferenceVoltageSourceAlt1 = 0U,
kDAC12_ReferenceVoltageSourceAlt2 = 1U }
```

*DAC12 reference voltage source.*
- enum `_dac12_fifo_trigger_mode` {
 

```
kDAC12_FIFOTriggerByHardwareMode = 0U,
kDAC12_FIFOTriggerBySoftwareMode = 1U }
```

*DAC12 FIFO trigger mode.*
- enum `_dac12_reference_current_source` {
 

```
kDAC12_ReferenceCurrentSourceDisabled = 0U,
kDAC12_ReferenceCurrentSourceAlt0 = 1U,
kDAC12_ReferenceCurrentSourceAlt1 = 2U,
kDAC12_ReferenceCurrentSourceAlt2 = 3U }
```

*DAC internal reference current source.*
- enum `_dac12_speed_mode` {
 

```
kDAC12_SpeedLowMode = 0U,
kDAC12_SpeedMiddleMode = 1U,
kDAC12_SpeedHighMode = 2U }
```

*DAC analog buffer speed mode for conversion.*

## Driver version

- #define `FSL_DAC12_DRIVER_VERSION` (`MAKE_VERSION(2, 1, 1)`)  
*DAC12 driver version 2.1.1.*

## Initialization and de-initialization

- void `DAC12_GetHardwareInfo` (DAC\_Type \*base, `dac12_hardware_info_t` \*info)  
*Get hardware information about this module.*
- void `DAC12_Init` (DAC\_Type \*base, const `dac12_config_t` \*config)  
*Initialize the DAC12 module.*
- void `DAC12_GetDefaultConfig` (`dac12_config_t` \*config)  
*Initializes the DAC12 user configuration structure.*
- void `DAC12_Deinit` (DAC\_Type \*base)

*De-initialize the DAC12 module.*

- static void **DAC12\_Enable** (DAC\_Type \*base, bool enable)  
*Enable the DAC12's converter or not.*
- static void **DAC12\_ResetConfig** (DAC\_Type \*base)  
*Reset all internal logic and registers.*
- static void **DAC12\_ResetFIFO** (DAC\_Type \*base)  
*Reset the FIFO pointers.*

## Status

- static uint32\_t **DAC12\_GetStatusFlags** (DAC\_Type \*base)  
*Get status flags.*
- static void **DAC12\_ClearStatusFlags** (DAC\_Type \*base, uint32\_t flags)  
*Clear status flags.*

## Interrupts

- static void **DAC12\_EnableInterrupts** (DAC\_Type \*base, uint32\_t mask)  
*Enable interrupts.*
- static void **DAC12\_DisableInterrupts** (DAC\_Type \*base, uint32\_t mask)  
*Disable interrupts.*

## DMA control

- static void **DAC12\_EnableDMA** (DAC\_Type \*base, bool enable)  
*Enable DMA or not.*

## Functional feature

- static void **DAC12\_SetData** (DAC\_Type \*base, uint32\_t value)  
*Set data into the entry of FIFO buffer.*
- static void **DAC12\_DoSoftwareTrigger** (DAC\_Type \*base)  
*Do trigger the FIFO by software.*
- static uint32\_t **DAC12\_GetFIFOReadPointer** (DAC\_Type \*base)  
*Get the current read pointer of FIFO.*
- static uint32\_t **DAC12\_GetFIFOWritePointer** (DAC\_Type \*base)  
*Get the current write pointer of FIFO.*

## 12.3 Data Structure Documentation

### 12.3.1 struct \_dac12\_hardware\_info

#### Data Fields

- **dac12\_fifo\_size\_info\_t fifoSizeInfo**  
*The number of words in this device's DAC buffer.*

**Field Documentation**(1) `dac12_fifo_size_info_t _dac12_hardware_info::fifoSizeInfo`**12.3.2 struct dac12\_config\_t**

Actually, the most fields are for FIFO buffer.

**Data Fields**

- `uint32_t fifoWatermarkLevel`  
*FIFO's watermark, the max value can be the hardware FIFO size.*
- `dac12_fifo_work_mode_t fifoWorkMode`  
*FIFO's work mode about pointers.*
- `dac12_reference_voltage_source_t referenceVoltageSource`  
*Select the reference voltage source.*
- `dac12_reference_current_source_t referenceCurrentSource`  
*Select the trigger mode for FIFO.*
- `dac12_speed_mode_t speedMode`  
*Select the speed mode for conversion.*
- `bool enableAnalogBuffer`  
*Enable analog buffer for high drive.*

**Field Documentation**(1) `uint32_t dac12_config_t::fifoWatermarkLevel`(2) `dac12_fifo_work_mode_t dac12_config_t::fifoWorkMode`(3) `dac12_reference_voltage_source_t dac12_config_t::referenceVoltageSource`(4) `dac12_reference_current_source_t dac12_config_t::referenceCurrentSource`

Select the reference current source.

(5) `dac12_speed_mode_t dac12_config_t::speedMode`(6) `bool dac12_config_t::enableAnalogBuffer`

## 12.4 Macro Definition Documentation

**12.4.1 #define FSL\_DAC12\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 1))**

**12.4.2 #define DAC12\_CR\_W1C\_FLAGS\_MASK (DAC\_CR\_OVFF\_MASK | DAC\_CR\_UDFF\_MASK)**

**12.4.3 #define DAC12\_CR\_ALL\_FLAGS\_MASK (DAC12\_CR\_W1C\_FLAGS\_MASK | DAC\_CR\_WMF\_MASK | DAC\_CR\_NEMPTF\_MASK | DAC\_CR\_FULLF\_MASK)**

## 12.5 Typedef Documentation

**12.5.1 typedef enum \_dac12\_reference\_current\_source dac12\_reference\_current\_source\_t**

Analog module needs reference current to keep working . Such reference current can generated by IP itself, or by on-chip PMC's "reference part". If no current reference be selected, analog module can't working normally ,even when other register can still be assigned, DAC would waste current but no function. To make the DAC work, either kDAC12\_ReferenceCurrentSourceAlt<sub>x</sub> should be selected.

## 12.6 Enumeration Type Documentation

**12.6.1 enum \_dac12\_status\_flags**

Enumerator

**kDAC12\_OverflowFlag** FIFO overflow status flag, which indicates that more data has been written into FIFO than it can hold.

**kDAC12\_UnderflowFlag** FIFO underflow status flag, which means that there is a new trigger after the FIFO is nearly empty.

**kDAC12\_WatermarkFlag** FIFO watermark status flag, which indicates the remaining FIFO data is less than the watermark setting.

**kDAC12\_NearlyEmptyFlag** FIFO nearly empty flag, which means there is only one data remaining in FIFO.

**kDAC12\_FullFlag** FIFO full status flag, which means that the FIFO read pointer equals the write pointer, as the write pointer increase.

**12.6.2 enum \_dac12\_interrupt\_enable**

Enumerator

**kDAC12\_UnderOrOverflowInterruptEnable** Underflow and overflow interrupt enable.

**kDAC12\_WatermarkInterruptEnable** Watermark interrupt enable.

***kDAC12\_NearlyEmptyInterruptEnable*** Nearly empty interrupt enable.

***kDAC12\_FullInterruptEnable*** Full interrupt enable.

### 12.6.3 enum \_dac12\_fifo\_size\_info

Enumerator

***kDAC12\_FIFOSize2*** FIFO depth is 2.

***kDAC12\_FIFOSize4*** FIFO depth is 4.

***kDAC12\_FIFOSize8*** FIFO depth is 8.

***kDAC12\_FIFOSize16*** FIFO depth is 16.

***kDAC12\_FIFOSize32*** FIFO depth is 32.

***kDAC12\_FIFOSize64*** FIFO depth is 64.

***kDAC12\_FIFOSize128*** FIFO depth is 128.

***kDAC12\_FIFOSize256*** FIFO depth is 256.

### 12.6.4 enum \_dac12\_fifo\_work\_mode

Enumerator

***kDAC12\_FIFODisabled*** FIFO disabled and only one level buffer is enabled. Any data written from this buffer goes to conversion.

***kDAC12\_FIFOWorkAsNormalMode*** Data will first read from FIFO to buffer then go to conversion.

***kDAC12\_FIFOWorkAsSwingMode*** In Swing mode, the FIFO must be set up to be full. In Swing back mode, a trigger changes the read pointer to make it swing between the FIFO Full and Nearly Empty state. That is, the trigger increases the read pointer till FIFO is nearly empty and decreases the read pointer till the FIFO is full.

### 12.6.5 enum \_dac12\_reference\_voltage\_source

Enumerator

***kDAC12\_ReferenceVoltageSourceAlt1*** The DAC selects DACREF\_1 as the reference voltage.

***kDAC12\_ReferenceVoltageSourceAlt2*** The DAC selects DACREF\_2 as the reference voltage.

### 12.6.6 enum \_dac12\_fifo\_trigger\_mode

Enumerator

***kDAC12\_FIFOTriggerByHardwareMode*** Buffer would be triggered by hardware.

***kDAC12\_FIFOTriggerBySoftwareMode*** Buffer would be triggered by software.

### 12.6.7 enum \_dac12\_reference\_current\_source

Analog module needs reference current to keep working . Such reference current can generated by IP itself, or by on-chip PMC's "reference part". If no current reference be selected, analog module can't working normally ,even when other register can still be assigned, DAC would waste current but no function. To make the DAC work, either kDAC12\_ReferenceCurrentSourceAlt $x$  should be selected.

Enumerator

***kDAC12\_ReferenceCurrentSourceDisabled*** None of reference current source is enabled.

***kDAC12\_ReferenceCurrentSourceAlt0*** Use the internal reference current generated by the module itself.

***kDAC12\_ReferenceCurrentSourceAlt1*** Use the ZTC(Zero Temperature Coefficient) reference current generated by on-chip power management module.

***kDAC12\_ReferenceCurrentSourceAlt2*** Use the PTAT(Proportional To Absolution Temperature) reference current generated by power management module.

### 12.6.8 enum \_dac12\_speed\_mode

Enumerator

***kDAC12\_SpeedLowMode*** Low speed mode.

***kDAC12\_SpeedMiddleMode*** Middle speed mode.

***kDAC12\_SpeedHighMode*** High speed mode.

## 12.7 Function Documentation

### 12.7.1 void DAC12\_GetHardwareInfo ( DAC\_Type \* *base*, dac12.hardware\_info\_t \* *info* )

Parameters

|             |                                                                           |
|-------------|---------------------------------------------------------------------------|
| <i>base</i> | DAC12 peripheral base address.                                            |
| <i>info</i> | Pointer to info structure, see to <a href="#">dac12.hardware_info_t</a> . |

### 12.7.2 void DAC12\_Init ( DAC\_Type \* *base*, const dac12.config\_t \* *config* )

Parameters

|               |                                                                             |
|---------------|-----------------------------------------------------------------------------|
| <i>base</i>   | DAC12 peripheral base address.                                              |
| <i>config</i> | Pointer to configuration structure, see to <a href="#">dac12_config_t</a> . |

### 12.7.3 void DAC12\_GetDefaultConfig ( **dac12\_config\_t \* config** )

This function initializes the user configuration structure to a default value. The default values are:

```
* config->fifoWatermarkLevel = 0U;
* config->fifoWorkMode = kDAC12_FIFODisabled;
* config->referenceVoltageSource = kDAC12_ReferenceVoltageSourceAlt1;
* config->fifoTriggerMode = kDAC12_FIFOTriggerByHardwareMode;
* config->referenceCurrentSource = kDAC12_ReferenceCurrentSourceAlt0;
* config->speedMode = kDAC12_SpeedLowMode;
* config->speedMode = false;
* config->currentReferenceInternalTrimValue = 0x4;
*
```

Parameters

|               |                                                               |
|---------------|---------------------------------------------------------------|
| <i>config</i> | Pointer to the configuration structure. See "dac12_config_t". |
|---------------|---------------------------------------------------------------|

### 12.7.4 void DAC12\_Deinit ( **DAC\_Type \* base** )

Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | DAC12 peripheral base address. |
|-------------|--------------------------------|

### 12.7.5 static void DAC12\_Enable ( **DAC\_Type \* base, bool enable** ) [inline], [static]

Parameters

|               |                                      |
|---------------|--------------------------------------|
| <i>base</i>   | DAC12 peripheral base address.       |
| <i>enable</i> | Enable the DAC12's converter or not. |

### 12.7.6 static void DAC12\_ResetConfig ( **DAC\_Type \* base** ) [inline], [static]

Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | DAC12 peripheral base address. |
|-------------|--------------------------------|

### 12.7.7 static void DAC12\_ResetFIFO ( DAC\_Type \* *base* ) [inline], [static]

FIFO pointers should only be reset when the DAC12 is disabled. This function can be used to configure both pointers to the same address to reset the FIFO as empty.

Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | DAC12 peripheral base address. |
|-------------|--------------------------------|

### 12.7.8 static uint32\_t DAC12\_GetStatusFlags ( DAC\_Type \* *base* ) [inline], [static]

Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | DAC12 peripheral base address. |
|-------------|--------------------------------|

Returns

Mask of current status flags. See to [\\_dac12\\_status\\_flags](#).

### 12.7.9 static void DAC12\_ClearStatusFlags ( DAC\_Type \* *base*, uint32\_t *flags* ) [inline], [static]

Note: Not all the flags can be cleared by this API. Several flags need special condition to clear them according to target chip's reference manual document.

Parameters

|              |                                                                                  |
|--------------|----------------------------------------------------------------------------------|
| <i>base</i>  | DAC12 peripheral base address.                                                   |
| <i>flags</i> | Mask of status flags to be cleared. See to <a href="#">_dac12_status_flags</a> . |

### 12.7.10 static void DAC12\_EnableInterrupts ( DAC\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

|             |                                                                                          |
|-------------|------------------------------------------------------------------------------------------|
| <i>base</i> | DAC12 peripheral base address.                                                           |
| <i>mask</i> | Mask value of interrupts to be enabled. See to <a href="#">_dac12_interrupt_enable</a> . |

### 12.7.11 static void DAC12\_DisableInterrupts ( **DAC\_Type** \* *base*, **uint32\_t** *mask* ) [**inline**], [**static**]

Parameters

|             |                                                                                           |
|-------------|-------------------------------------------------------------------------------------------|
| <i>base</i> | DAC12 peripheral base address.                                                            |
| <i>mask</i> | Mask value of interrupts to be disabled. See to <a href="#">_dac12_interrupt_enable</a> . |

### 12.7.12 static void DAC12\_EnableDMA ( **DAC\_Type** \* *base*, **bool** *enable* ) [**inline**], [**static**]

When DMA is enabled, the DMA request will be generated by original interrupts. The interrupts will not be presented on this module at the same time.

### 12.7.13 static void DAC12\_SetData ( **DAC\_Type** \* *base*, **uint32\_t** *value* ) [**inline**], [**static**]

When the DAC FIFO is disabled, and the one entry buffer is enabled, the DAC converts the data in the buffer to analog output voltage. Any write to the DATA register will replace the data in the buffer and push data to analog conversion without trigger support. When the DAC FIFO is enabled. Writing data would increase the write pointer of FIFO. Also, the data would be restored into the FIFO buffer.

Parameters

|              |                                 |
|--------------|---------------------------------|
| <i>base</i>  | DAC12 peripheral base address.  |
| <i>value</i> | Setting value into FIFO buffer. |

### 12.7.14 static void DAC12\_DoSoftwareTrigger ( **DAC\_Type** \* *base* ) [**inline**], [**static**]

When the DAC FIFO is enabled, and software trigger is used. Doing trigger would increase the read pointer, and the data in the entry pointed by read pointer would be converted as new output.

Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | DAC12 peripheral base address. |
|-------------|--------------------------------|

**12.7.15 static uint32\_t DAC12\_GetFIFOReadPointer ( DAC\_Type \* *base* )  
[inline], [static]**

Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | DAC12 peripheral base address. |
|-------------|--------------------------------|

Returns

Read pointer index of FIFO buffer.

**12.7.16 static uint32\_t DAC12\_GetFIFOWritePointer ( DAC\_Type \* *base* )  
[inline], [static]**

Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | DAC12 peripheral base address. |
|-------------|--------------------------------|

Returns

Write pointer index of FIFO buffer

# Chapter 13

## DMAMUX: Direct Memory Access Multiplexer Driver

### 13.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Direct Memory Access Multiplexer (DMAMUX) of MCUXpresso SDK devices.

### 13.2 Typical use case

#### 13.2.1 DMAMUX Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/dmamux

#### Driver version

- #define `FSL_DMAMUX_DRIVER_VERSION` (`MAKE_VERSION(2, 1, 0)`)  
*DMAMUX driver version 2.1.0.*

#### DMAMUX Initialization and de-initialization

- void `DMAMUX_Init` (DMAMUX\_Type \*base)  
*Initializes the DMAMUX peripheral.*
- void `DMAMUX_Deinit` (DMAMUX\_Type \*base)  
*Deinitializes the DMAMUX peripheral.*

#### DMAMUX Channel Operation

- static void `DMAMUX_EnableChannel` (DMAMUX\_Type \*base, uint32\_t channel)  
*Enables the DMAMUX channel.*
- static void `DMAMUX_DisableChannel` (DMAMUX\_Type \*base, uint32\_t channel)  
*Disables the DMAMUX channel.*
- static void `DMAMUX_SetSource` (DMAMUX\_Type \*base, uint32\_t channel, int32\_t source)  
*Configures the DMAMUX channel source.*

### 13.3 Macro Definition Documentation

#### 13.3.1 #define `FSL_DMAMUX_DRIVER_VERSION` (`MAKE_VERSION(2, 1, 0)`)

### 13.4 Function Documentation

#### 13.4.1 void `DMAMUX_Init` ( `DMAMUX_Type * base` )

This function ungates the DMAMUX clock.

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | DMAMUX peripheral base address. |
|-------------|---------------------------------|

### 13.4.2 void DMAMUX\_Deinit ( DMAMUX\_Type \* *base* )

This function gates the DMAMUX clock.

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | DMAMUX peripheral base address. |
|-------------|---------------------------------|

### 13.4.3 static void DMAMUX\_EnableChannel ( DMAMUX\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

This function enables the DMAMUX channel.

Parameters

|                |                                 |
|----------------|---------------------------------|
| <i>base</i>    | DMAMUX peripheral base address. |
| <i>channel</i> | DMAMUX channel number.          |

### 13.4.4 static void DMAMUX\_DisableChannel ( DMAMUX\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

This function disables the DMAMUX channel.

Note

The user must disable the DMAMUX channel before configuring it.

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | DMAMUX peripheral base address. |
|-------------|---------------------------------|

|                |                        |
|----------------|------------------------|
| <i>channel</i> | DMAMUX channel number. |
|----------------|------------------------|

### 13.4.5 static void DMAMUX\_SetSource ( **DMAMUX\_Type** \* *base*, **uint32\_t** *channel*, **int32\_t** *source* ) [inline], [static]

Parameters

|                |                                                                                                                                   |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | DMAMUX peripheral base address.                                                                                                   |
| <i>channel</i> | DMAMUX channel number.                                                                                                            |
| <i>source</i>  | Channel source, which is used to trigger the DMA transfer. User need to use the dma_request_source_t type as the input parameter. |

# Chapter 14

## eDMA: Enhanced Direct Memory Access (eDMA) Controller Driver

### 14.1 Overview

The MCUXpresso SDK provides a peripheral driver for the enhanced Direct Memory Access (eDMA) of MCUXpresso SDK devices.

### 14.2 Typical use case

#### 14.2.1 eDMA Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/edma

## Data Structures

- struct `_edma_config`  
*eDMA global configuration structure.* [More...](#)
- struct `_edma_transfer_config`  
*eDMA transfer configuration* [More...](#)
- struct `_edma_channel_Preemption_config`  
*eDMA channel priority configuration* [More...](#)
- struct `_edma_minor_offset_config`  
*eDMA minor offset configuration* [More...](#)
- struct `_edma_tcd`  
*eDMA TCD.* [More...](#)
- struct `_edma_handle`  
*eDMA transfer handle structure* [More...](#)

## Macros

- #define `DMA_DCHPRI_INDEX`(channel) (((channel) & ~0x03U) | (3U - ((channel)&0x03U)))  
*Compute the offset unit from DCHPRI3.*

## Typedefs

- typedef enum `_edma_transfer_size` `edma_transfer_size_t`  
*eDMA transfer configuration*
- typedef enum `_edma_modulo` `edma_modulo_t`  
*eDMA modulo configuration*
- typedef enum `_edma_bandwidth` `edma_bandwidth_t`  
*Bandwidth control.*
- typedef enum  
`_edma_channel_link_type` `edma_channel_link_type_t`

- Channel link type.*
- `typedef enum _edma_interrupt_enable edma_interrupt_enable_t`  
*eDMA interrupt source*
  - `typedef enum _edma_transfer_type edma_transfer_type_t`  
*eDMA transfer type*
  - `typedef struct _edma_config edma_config_t`  
*eDMA global configuration structure.*
  - `typedef struct _edma_transfer_config edma_transfer_config_t`  
*eDMA transfer configuration*
  - `typedef struct _edma_channel_Preemption_config edma_channel_Preemption_config_t`  
*eDMA channel priority configuration*
  - `typedef struct _edma_minor_offset_config edma_minor_offset_config_t`  
*eDMA minor offset configuration*
  - `typedef struct _edma_tcd edma_tcd_t`  
*eDMA TCD.*
  - `typedef void(* edma_callback )(struct _edma_handle *handle, void *userData, bool transferDone, uint32_t tcds)`  
*Define callback function for eDMA.*
  - `typedef struct _edma_handle edma_handle_t`  
*eDMA transfer handle structure*

## Enumerations

- `enum _edma_transfer_size {`  
 `kEDMA_TransferSize1Bytes = 0x0U,`  
 `kEDMA_TransferSize2Bytes = 0x1U,`  
 `kEDMA_TransferSize4Bytes = 0x2U,`  
 `kEDMA_TransferSize8Bytes = 0x3U,`  
 `kEDMA_TransferSize16Bytes = 0x4U,`  
 `kEDMA_TransferSize32Bytes = 0x5U }`  
*eDMA transfer configuration*
- `enum _edma_modulo {`

```

kEDMA_ModuloDisable = 0x0U,
kEDMA_Modulo2bytes,
kEDMA_Modulo4bytes,
kEDMA_Modulo8bytes,
kEDMA_Modulo16bytes,
kEDMA_Modulo32bytes,
kEDMA_Modulo64bytes,
kEDMA_Modulo128bytes,
kEDMA_Modulo256bytes,
kEDMA_Modulo512bytes,
kEDMA_Modulo1Kbytes,
kEDMA_Modulo2Kbytes,
kEDMA_Modulo4Kbytes,
kEDMA_Modulo8Kbytes,
kEDMA_Modulo16Kbytes,
kEDMA_Modulo32Kbytes,
kEDMA_Modulo64Kbytes,
kEDMA_Modulo128Kbytes,
kEDMA_Modulo256Kbytes,
kEDMA_Modulo512Kbytes,
kEDMA_Modulo1Mbytes,
kEDMA_Modulo2Mbytes,
kEDMA_Modulo4Mbytes,
kEDMA_Modulo8Mbytes,
kEDMA_Modulo16Mbytes,
kEDMA_Modulo32Mbytes,
kEDMA_Modulo64Mbytes,
kEDMA_Modulo128Mbytes,
kEDMA_Modulo256Mbytes,
kEDMA_Modulo512Mbytes,
kEDMA_Modulo1Gbytes,
kEDMA_Modulo2Gbytes }

eDMA modulo configuration
• enum _edma_bandwidth {
 kEDMA_BandwidthStallNone = 0x0U,
 kEDMA_BandwidthStall4Cycle = 0x2U,
 kEDMA_BandwidthStall8Cycle = 0x3U }

Bandwidth control.
• enum _edma_channel_link_type {
 kEDMA_LinkNone = 0x0U,
 kEDMA_MinorLink,
 kEDMA_MajorLink }

Channel link type.
• enum {

```

```

kEDMA_DoneFlag = 0x1U,
kEDMA_ErrorFlag = 0x2U,
kEDMA_InterruptFlag = 0x4U }
 _edma_channel_status_flags eDMA channel status flags.
• enum {
 kEDMA_DestinationBusErrorFlag = DMA_ES_DBE_MASK,
 kEDMA_SourceBusErrorFlag = DMA_ES_SBE_MASK,
 kEDMA_ScatterGatherErrorFlag = DMA_ES_SGE_MASK,
 kEDMA_NbytesErrorFlag = DMA_ES_NCE_MASK,
 kEDMA_DestinationOffsetErrorFlag = DMA_ES_DOE_MASK,
 kEDMA_DestinationAddressErrorFlag = DMA_ES_DAE_MASK,
 kEDMA_SourceOffsetErrorFlag = DMA_ES_SOE_MASK,
 kEDMA_SourceAddressErrorFlag = DMA_ES_SAE_MASK,
 kEDMA_ErrorChannelFlag = DMA_ES_ERRCHN_MASK,
 kEDMA_ChannelPriorityErrorFlag = DMA_ES_CPE_MASK,
 kEDMA_TransferCanceledFlag = DMA_ES_ECX_MASK,
 kEDMA_ValidFlag = (int)DMA_ES_VLD_MASK }
 _edma_error_status_flags eDMA channel error status flags.
• enum _edma_interrupt_enable {
 kEDMA_ErrorInterruptEnable = 0x1U,
 kEDMA_MajorInterruptEnable = DMA_CSR_INTMAJOR_MASK,
 kEDMA_HalfInterruptEnable = DMA_CSR_INTHALF_MASK }
 eDMA interrupt source
• enum _edma_transfer_type {
 kEDMA_MemoryToMemory = 0x0U,
 kEDMA_PeripheralToMemory,
 kEDMA_MemoryToPeripheral,
 kEDMA_PeripheralToPeripheral }
 eDMA transfer type
• enum {
 kStatus_EDMA_QueueFull = MAKE_STATUS(kStatusGroup_EDMA, 0),
 kStatus_EDMA_Busy = MAKE_STATUS(kStatusGroup_EDMA, 1) }
 _edma_transfer_status eDMA transfer status

```

## Driver version

- #define FSL\_EDMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 4, 3))
 *eDMA driver version*

## eDMA initialization and de-initialization

- void **EDMA\_Init** (DMA\_Type \*base, const **edma\_config\_t** \*config)
 *Initializes the eDMA peripheral.*
- void **EDMA\_Deinit** (DMA\_Type \*base)
 *Deinitializes the eDMA peripheral.*
- void **EDMA\_InstallTCD** (DMA\_Type \*base, uint32\_t channel, **edma\_tcd\_t** \*tcd)
 *Push content of TCD structure into hardware TCD register.*
- void **EDMA\_GetDefaultConfig** (**edma\_config\_t** \*config)

*Gets the eDMA default configuration structure.*

- static void **EDMA\_EnableContinuousChannelLinkMode** (DMA\_Type \*base, bool enable)  
*Enable/Disable continuous channel link mode.*
- static void **EDMA\_EnableMinorLoopMapping** (DMA\_Type \*base, bool enable)  
*Enable/Disable minor loop mapping.*

## eDMA Channel Operation

- void **EDMA\_ResetChannel** (DMA\_Type \*base, uint32\_t channel)  
*Sets all TCD registers to default values.*
- void **EDMA\_SetTransferConfig** (DMA\_Type \*base, uint32\_t channel, const **edma\_transfer\_config\_t** \*config, **edma\_tcd\_t** \*nextTcd)  
*Configures the eDMA transfer attribute.*
- void **EDMA\_SetMinorOffsetConfig** (DMA\_Type \*base, uint32\_t channel, const **edma\_minor\_offset\_config\_t** \*config)  
*Configures the eDMA minor offset feature.*
- void **EDMA\_SetChannelPreemptionConfig** (DMA\_Type \*base, uint32\_t channel, const **edma\_channel\_Preemption\_config\_t** \*config)  
*Configures the eDMA channel preemption feature.*
- void **EDMA\_SetChannelLink** (DMA\_Type \*base, uint32\_t channel, **edma\_channel\_link\_type\_t** linkType, uint32\_t linkedChannel)  
*Sets the channel link for the eDMA transfer.*
- void **EDMA\_SetBandWidth** (DMA\_Type \*base, uint32\_t channel, **edma\_bandwidth\_t** bandWidth)  
*Sets the bandwidth for the eDMA transfer.*
- void **EDMA\_SetModulo** (DMA\_Type \*base, uint32\_t channel, **edma\_modulo\_t** srcModulo, **edma\_modulo\_t** destModulo)  
*Sets the source modulo and the destination modulo for the eDMA transfer.*
- static void **EDMA\_EnableAsyncRequest** (DMA\_Type \*base, uint32\_t channel, bool enable)  
*Enables an async request for the eDMA transfer.*
- static void **EDMA\_EnableAutoStopRequest** (DMA\_Type \*base, uint32\_t channel, bool enable)  
*Enables an auto stop request for the eDMA transfer.*
- void **EDMA\_EnableChannelInterrupts** (DMA\_Type \*base, uint32\_t channel, uint32\_t mask)  
*Enables the interrupt source for the eDMA transfer.*
- void **EDMA\_DisableChannelInterrupts** (DMA\_Type \*base, uint32\_t channel, uint32\_t mask)  
*Disables the interrupt source for the eDMA transfer.*
- void **EDMA\_SetMajorOffsetConfig** (DMA\_Type \*base, uint32\_t channel, int32\_t sourceOffset, int32\_t destOffset)  
*Configures the eDMA channel TCD major offset feature.*

## eDMA TCD Operation

- void **EDMA\_TcdReset** (**edma\_tcd\_t** \*tcd)  
*Sets all fields to default values for the TCD structure.*
- void **EDMA\_TcdSetTransferConfig** (**edma\_tcd\_t** \*tcd, const **edma\_transfer\_config\_t** \*config, **edma\_tcd\_t** \*nextTcd)  
*Configures the eDMA TCD transfer attribute.*
- void **EDMA\_TcdSetMinorOffsetConfig** (**edma\_tcd\_t** \*tcd, const **edma\_minor\_offset\_config\_t** \*config)  
*Configures the eDMA TCD minor offset feature.*

- void **EDMA\_TcdSetChannelLink** (edma\_tcd\_t \*tcd, edma\_channel\_link\_type\_t linkType, uint32\_t linkedChannel)
 

*Sets the channel link for the eDMA TCD.*
- static void **EDMA\_TcdSetBandWidth** (edma\_tcd\_t \*tcd, edma\_bandwidth\_t bandWidth)
 

*Sets the bandwidth for the eDMA TCD.*
- void **EDMA\_TcdSetModulo** (edma\_tcd\_t \*tcd, edma\_modulo\_t srcModulo, edma\_modulo\_t destModulo)
 

*Sets the source modulo and the destination modulo for the eDMA TCD.*
- static void **EDMA\_TcdEnableAutoStopRequest** (edma\_tcd\_t \*tcd, bool enable)
 

*Sets the auto stop request for the eDMA TCD.*
- void **EDMA\_TcdEnableInterrupts** (edma\_tcd\_t \*tcd, uint32\_t mask)
 

*Enables the interrupt source for the eDMA TCD.*
- void **EDMA\_TcdDisableInterrupts** (edma\_tcd\_t \*tcd, uint32\_t mask)
 

*Disables the interrupt source for the eDMA TCD.*
- void **EDMA\_TcdSetMajorOffsetConfig** (edma\_tcd\_t \*tcd, int32\_t sourceOffset, int32\_t destOffset)
 

*Configures the eDMA TCD major offset feature.*

## eDMA Channel Transfer Operation

- static void **EDMA\_EnableChannelRequest** (DMA\_Type \*base, uint32\_t channel)
 

*Enables the eDMA hardware channel request.*
- static void **EDMA\_DisableChannelRequest** (DMA\_Type \*base, uint32\_t channel)
 

*Disables the eDMA hardware channel request.*
- static void **EDMA\_TriggerChannelStart** (DMA\_Type \*base, uint32\_t channel)
 

*Starts the eDMA transfer by using the software trigger.*

## eDMA Channel Status Operation

- uint32\_t **EDMA\_GetRemainingMajorLoopCount** (DMA\_Type \*base, uint32\_t channel)
 

*Gets the remaining major loop count from the eDMA current channel TCD.*
- static uint32\_t **EDMA\_GetErrorStatusFlags** (DMA\_Type \*base)
 

*Gets the eDMA channel error status flags.*
- uint32\_t **EDMA\_GetChannelStatusFlags** (DMA\_Type \*base, uint32\_t channel)
 

*Gets the eDMA channel status flags.*
- void **EDMA\_ClearChannelStatusFlags** (DMA\_Type \*base, uint32\_t channel, uint32\_t mask)
 

*Clears the eDMA channel status flags.*

## eDMA Transactional Operation

- void **EDMA\_CreateHandle** (edma\_handle\_t \*handle, DMA\_Type \*base, uint32\_t channel)
 

*Creates the eDMA handle.*
- void **EDMA\_InstallTCDMemory** (edma\_handle\_t \*handle, edma\_tcd\_t \*tcdPool, uint32\_t tcdSize)
 

*Installs the TCDs memory pool into the eDMA handle.*
- void **EDMA\_SetCallback** (edma\_handle\_t \*handle, edma\_callback callback, void \*userData)
 

*Installs a callback function for the eDMA transfer.*
- void **EDMA\_PrepTransferConfig** (edma\_transfer\_config\_t \*config, void \*srcAddr, uint32\_t srcWidth, int16\_t srcOffset, void \*destAddr, uint32\_t destWidth, int16\_t destOffset, uint32\_t bytesEachRequest, uint32\_t transferBytes)
 

*Prepares the eDMA transfer structure configurations.*

- void **EDMA\_PrepTransfer** (**edma\_transfer\_config\_t** \*config, void \*srcAddr, uint32\_t srcWidth, void \*destAddr, uint32\_t destWidth, uint32\_t bytesEachRequest, uint32\_t transferBytes, **edma\_transfer\_type\_t** transferType)  
*Prepares the eDMA transfer structure.*
- **status\_t EDMA\_SubmitTransfer** (**edma\_handle\_t** \*handle, const **edma\_transfer\_config\_t** \*config)  
*Submits the eDMA transfer request.*
- void **EDMA\_StartTransfer** (**edma\_handle\_t** \*handle)  
*eDMA starts transfer.*
- void **EDMA\_StopTransfer** (**edma\_handle\_t** \*handle)  
*eDMA stops transfer.*
- void **EDMA\_AbortTransfer** (**edma\_handle\_t** \*handle)  
*eDMA aborts transfer.*
- static uint32\_t **EDMA\_GetUnusedTCDNumber** (**edma\_handle\_t** \*handle)  
*Get unused TCD slot number.*
- static uint32\_t **EDMA\_GetNextTCDAddress** (**edma\_handle\_t** \*handle)  
*Get the next tcd address.*
- void **EDMA\_HandleIRQ** (**edma\_handle\_t** \*handle)  
*eDMA IRQ handler for the current major loop transfer completion.*

## 14.3 Data Structure Documentation

### 14.3.1 struct \_edma\_config

#### Data Fields

- bool **enableContinuousLinkMode**  
*Enable (true) continuous link mode.*
- bool **enableHaltOnError**  
*Enable (true) transfer halt on error.*
- bool **enableRoundRobinArbitration**  
*Enable (true) round robin channel arbitration method or fixed priority arbitration is used for channel selection.*
- bool **enableDebugMode**  
*Enable(true) eDMA debug mode.*

#### Field Documentation

##### (1) **bool \_edma\_config::enableContinuousLinkMode**

Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself.

##### (2) **bool \_edma\_config::enableHaltOnError**

Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared.

### (3) `bool _edma_config::enableDebugMode`

When in debug mode, the eDMA stalls the start of a new channel. Executing channels are allowed to complete.

#### 14.3.2 `struct _edma_transfer_config`

This structure configures the source/destination transfer attribute.

#### Data Fields

- `uint32_t srcAddr`  
*Source data address.*
- `uint32_t destAddr`  
*Destination data address.*
- `edma_transfer_size_t srcTransferSize`  
*Source data transfer size.*
- `edma_transfer_size_t destTransferSize`  
*Destination data transfer size.*
- `int16_t srcOffset`  
*Sign-extended offset applied to the current source address to form the next-state value as each source read is completed.*
- `int16_t destOffset`  
*Sign-extended offset applied to the current destination address to form the next-state value as each destination write is completed.*
- `uint32_t minorLoopBytes`  
*Bytes to transfer in a minor loop.*
- `uint32_t majorLoopCounts`  
*Major loop iteration count.*

**Field Documentation**

- (1) `uint32_t _edma_transfer_config::srcAddr`
- (2) `uint32_t _edma_transfer_config::destAddr`
- (3) `edma_transfer_size_t _edma_transfer_config::srcTransferSize`
- (4) `edma_transfer_size_t _edma_transfer_config::destTransferSize`
- (5) `int16_t _edma_transfer_config::srcOffset`
- (6) `int16_t _edma_transfer_config::destOffset`
- (7) `uint32_t _edma_transfer_config::majorLoopCounts`

**14.3.3 struct \_edma\_channel\_Preemption\_config****Data Fields**

- `bool enableChannelPreemption`  
*If true: a channel can be suspended by other channel with higher priority.*
- `bool enablePreemptAbility`  
*If true: a channel can suspend other channel with low priority.*
- `uint8_t channelPriority`  
*Channel priority.*

**14.3.4 struct \_edma\_minor\_offset\_config****Data Fields**

- `bool enableSrcMinorOffset`  
*Enable(true) or Disable(false) source minor loop offset.*
- `bool enableDestMinorOffset`  
*Enable(true) or Disable(false) destination minor loop offset.*
- `uint32_t minorOffset`  
*Offset for a minor loop mapping.*

**Field Documentation**

- (1) **bool \_edma\_minor\_offset\_config::enableSrcMinorOffset**
- (2) **bool \_edma\_minor\_offset\_config::enableDestMinorOffset**
- (3) **uint32\_t \_edma\_minor\_offset\_config::minorOffset**

**14.3.5 struct \_edma\_tcd**

This structure is same as TCD register which is described in reference manual, and is used to configure the scatter/gather feature as a next hardware TCD.

**Data Fields**

- **\_IO uint32\_t SADDR**  
*SADDR register, used to save source address.*
- **\_IO uint16\_t SOFF**  
*SOFF register, save offset bytes every transfer.*
- **\_IO uint16\_t ATTR**  
*ATTR register, source/destination transfer size and modulo.*
- **\_IO uint32\_t NBYTES**  
*Nbytes register, minor loop length in bytes.*
- **\_IO uint32\_t SLAST**  
*SLAST register.*
- **\_IO uint32\_t DADDR**  
*DADDR register, used for destination address.*
- **\_IO uint16\_t DOFF**  
*DOFF register, used for destination offset.*
- **\_IO uint16\_t CITER**  
*CITER register, current minor loop numbers, for unfinished minor loop.*
- **\_IO uint32\_t DLAST\_SGA**  
*DLASTSGA register, next tcd address used in scatter-gather mode.*
- **\_IO uint16\_t CSR**  
*CSR register, for TCD control status.*
- **\_IO uint16\_t BITER**  
*BITER register, begin minor loop count.*

**Field Documentation**

- (1) `__IO uint16_t _edma_tcd::CITER`
- (2) `__IO uint16_t _edma_tcd::BITER`

**14.3.6 struct \_edma\_handle****Data Fields**

- `edma_callback callback`  
*Callback function for major count exhausted.*
- `void * userData`  
*Callback function parameter.*
- `DMA_Type * base`  
*eDMA peripheral base address.*
- `edma_tcd_t * tcdPool`  
*Pointer to memory stored TCDs.*
- `uint8_t channel`  
*eDMA channel number.*
- `volatile int8_t header`  
*The first TCD index.*
- `volatile int8_t tail`  
*The last TCD index.*
- `volatile int8_t tcdUsed`  
*The number of used TCD slots.*
- `volatile int8_t tcdSize`  
*The total number of TCD slots in the queue.*
- `uint8_t flags`  
*The status of the current channel.*

**Field Documentation**

- (1) `edma_callback _edma_handle::callback`
- (2) `void* _edma_handle::userData`
- (3) `DMA_Type* _edma_handle::base`
- (4) `edma_tcd_t* _edma_handle::tcdPool`
- (5) `uint8_t _edma_handle::channel`
- (6) `volatile int8_t _edma_handle::header`

Should point to the next TCD to be loaded into the eDMA engine.

- (7) `volatile int8_t _edma_handle::tail`

Should point to the next TCD to be stored into the memory pool.

**(8) volatile int8\_t \_edma\_handle::tcdUsed**

Should reflect the number of TCDs can be used/loaded in the memory.

**(9) volatile int8\_t \_edma\_handle::tcdSize****(10) uint8\_t \_edma\_handle::flags****14.4 Macro Definition Documentation****14.4.1 #define FSL\_EDMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 4, 3))**

Version 2.4.3.

**14.5 Typedef Documentation****14.5.1 typedef struct \_edma\_config edma\_config\_t****14.5.2 typedef struct \_edma\_transfer\_config edma\_transfer\_config\_t**

This structure configures the source/destination transfer attribute.

**14.5.3 typedef struct \_edma\_tcd edma\_tcd\_t**

This structure is same as TCD register which is described in reference manual, and is used to configure the scatter/gather feature as a next hardware TCD.

**14.5.4 typedef void(\* edma\_callback)(struct \_edma\_handle \*handle, void \*userData, bool transferDone, uint32\_t tclds)**

This callback function is called in the EDMA interrupt handle. In normal mode, run into callback function means the transfer users need is done. In scatter gather mode, run into callback function means a transfer control block (tcd) is finished. Not all transfer finished, users can get the finished tcd numbers using interface EDMA\_GetUnusedTCDNumber.

Parameters

|               |                                                               |
|---------------|---------------------------------------------------------------|
| <i>handle</i> | EDMA handle pointer, users shall not touch the values inside. |
|---------------|---------------------------------------------------------------|

|                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>userData</i>     | The callback user parameter pointer. Users can use this parameter to involve things users need to change in EDMA callback function.                                                                                                                                                                                                                                                                                                              |
| <i>transferDone</i> | If the current loaded transfer done. In normal mode it means if all transfer done. In scatter gather mode, this parameter shows is the current transfer block in EDM-A register is done. As the load of core is different, it will be different if the new tcd loaded into EDMA registers while this callback called. If true, it always means new tcd still not loaded into registers, while false means new tcd already loaded into registers. |
| <i>tcds</i>         | How many tcds are done from the last callback. This parameter only used in scatter gather mode. It tells user how many tcds are finished between the last callback and this.                                                                                                                                                                                                                                                                     |

## 14.6 Enumeration Type Documentation

### 14.6.1 enum \_edma\_transfer\_size

Enumerator

- kEDMA\_TransferSize1Bytes*** Source/Destination data transfer size is 1 byte every time.
- kEDMA\_TransferSize2Bytes*** Source/Destination data transfer size is 2 bytes every time.
- kEDMA\_TransferSize4Bytes*** Source/Destination data transfer size is 4 bytes every time.
- kEDMA\_TransferSize8Bytes*** Source/Destination data transfer size is 8 bytes every time.
- kEDMA\_TransferSize16Bytes*** Source/Destination data transfer size is 16 bytes every time.
- kEDMA\_TransferSize32Bytes*** Source/Destination data transfer size is 32 bytes every time.

### 14.6.2 enum \_edma\_modulo

Enumerator

- kEDMA\_ModuloDisable*** Disable modulo.
- kEDMA\_Modulo2bytes*** Circular buffer size is 2 bytes.
- kEDMA\_Modulo4bytes*** Circular buffer size is 4 bytes.
- kEDMA\_Modulo8bytes*** Circular buffer size is 8 bytes.
- kEDMA\_Modulo16bytes*** Circular buffer size is 16 bytes.
- kEDMA\_Modulo32bytes*** Circular buffer size is 32 bytes.
- kEDMA\_Modulo64bytes*** Circular buffer size is 64 bytes.
- kEDMA\_Modulo128bytes*** Circular buffer size is 128 bytes.
- kEDMA\_Modulo256bytes*** Circular buffer size is 256 bytes.
- kEDMA\_Modulo512bytes*** Circular buffer size is 512 bytes.
- kEDMA\_Modulo1Kbytes*** Circular buffer size is 1 K bytes.
- kEDMA\_Modulo2Kbytes*** Circular buffer size is 2 K bytes.
- kEDMA\_Modulo4Kbytes*** Circular buffer size is 4 K bytes.
- kEDMA\_Modulo8Kbytes*** Circular buffer size is 8 K bytes.

|                              |                                      |
|------------------------------|--------------------------------------|
| <i>kEDMA_Modulo16Kbytes</i>  | Circular buffer size is 16 K bytes.  |
| <i>kEDMA_Modulo32Kbytes</i>  | Circular buffer size is 32 K bytes.  |
| <i>kEDMA_Modulo64Kbytes</i>  | Circular buffer size is 64 K bytes.  |
| <i>kEDMA_Modulo128Kbytes</i> | Circular buffer size is 128 K bytes. |
| <i>kEDMA_Modulo256Kbytes</i> | Circular buffer size is 256 K bytes. |
| <i>kEDMA_Modulo512Kbytes</i> | Circular buffer size is 512 K bytes. |
| <i>kEDMA_Modulo1Mbytes</i>   | Circular buffer size is 1 M bytes.   |
| <i>kEDMA_Modulo2Mbytes</i>   | Circular buffer size is 2 M bytes.   |
| <i>kEDMA_Modulo4Mbytes</i>   | Circular buffer size is 4 M bytes.   |
| <i>kEDMA_Modulo8Mbytes</i>   | Circular buffer size is 8 M bytes.   |
| <i>kEDMA_Modulo16Mbytes</i>  | Circular buffer size is 16 M bytes.  |
| <i>kEDMA_Modulo32Mbytes</i>  | Circular buffer size is 32 M bytes.  |
| <i>kEDMA_Modulo64Mbytes</i>  | Circular buffer size is 64 M bytes.  |
| <i>kEDMA_Modulo128Mbytes</i> | Circular buffer size is 128 M bytes. |
| <i>kEDMA_Modulo256Mbytes</i> | Circular buffer size is 256 M bytes. |
| <i>kEDMA_Modulo512Mbytes</i> | Circular buffer size is 512 M bytes. |
| <i>kEDMA_Modulo1Gbytes</i>   | Circular buffer size is 1 G bytes.   |
| <i>kEDMA_Modulo2Gbytes</i>   | Circular buffer size is 2 G bytes.   |

#### 14.6.3 enum \_edma\_bandwidth

Enumerator

|                                   |                                                        |
|-----------------------------------|--------------------------------------------------------|
| <i>kEDMA_BandwidthStallNone</i>   | No eDMA engine stalls.                                 |
| <i>kEDMA_BandwidthStall4Cycle</i> | eDMA engine stalls for 4 cycles after each read/write. |
| <i>kEDMA_BandwidthStall8Cycle</i> | eDMA engine stalls for 8 cycles after each read/write. |

#### 14.6.4 enum \_edma\_channel\_link\_type

Enumerator

|                        |                                                |
|------------------------|------------------------------------------------|
| <i>kEDMA_LinkNone</i>  | No channel link.                               |
| <i>kEDMA_MinorLink</i> | Channel link after each minor loop.            |
| <i>kEDMA_MajorLink</i> | Channel link while major loop count exhausted. |

#### 14.6.5 anonymous enum

Enumerator

|                            |                                                                      |
|----------------------------|----------------------------------------------------------------------|
| <i>kEDMA_DoneFlag</i>      | DONE flag, set while transfer finished, CITER value exhausted.       |
| <i>kEDMA_ErrorFlag</i>     | eDMA error flag, an error occurred in a transfer                     |
| <i>kEDMA_InterruptFlag</i> | eDMA interrupt flag, set while an interrupt occurred of this channel |

### 14.6.6 anonymous enum

Enumerator

- kEDMA\_DestinationBusErrorFlag* Bus error on destination address.
- kEDMA\_SourceBusErrorFlag* Bus error on the source address.
- kEDMA\_ScatterGatherErrorFlag* Error on the Scatter/Gather address, not 32byte aligned.
- kEDMA\_NbytesErrorFlag* NBYTES/CITER configuration error.
- kEDMA\_DestinationOffsetErrorFlag* Destination offset not aligned with destination size.
- kEDMA\_DestinationAddressErrorFlag* Destination address not aligned with destination size.
- kEDMA\_SourceOffsetErrorFlag* Source offset not aligned with source size.
- kEDMA\_SourceAddressErrorFlag* Source address not aligned with source size.
- kEDMA\_ErrorChannelFlag* Error channel number of the cancelled channel number.
- kEDMA\_ChannelPriorityErrorFlag* Channel priority is not unique.
- kEDMA\_TransferCanceledFlag* Transfer cancelled.
- kEDMA\_ValidFlag* No error occurred, this bit is 0. Otherwise, it is 1.

### 14.6.7 enum \_edma\_interrupt\_enable

Enumerator

- kEDMA\_ErrorInterruptEnable* Enable interrupt while channel error occurs.
- kEDMA\_MajorInterruptEnable* Enable interrupt while major count exhausted.
- kEDMA\_HalfInterruptEnable* Enable interrupt while major count to half value.

### 14.6.8 enum \_edma\_transfer\_type

Enumerator

- kEDMA\_MemoryToMemory* Transfer from memory to memory.
- kEDMA\_PeripheralToMemory* Transfer from peripheral to memory.
- kEDMA\_MemoryToPeripheral* Transfer from memory to peripheral.
- kEDMA\_PeripheralToPeripheral* Transfer from Peripheral to peripheral.

### 14.6.9 anonymous enum

Enumerator

- kStatus\_EDMA\_QueueFull* TCD queue is full.
- kStatus\_EDMA\_Busy* Channel is busy and can't handle the transfer request.

## 14.7 Function Documentation

### 14.7.1 void EDMA\_Init ( DMA\_Type \* *base*, const edma\_config\_t \* *config* )

This function ungates the eDMA clock and configures the eDMA peripheral according to the configuration structure.

Parameters

|               |                                                                |
|---------------|----------------------------------------------------------------|
| <i>base</i>   | eDMA peripheral base address.                                  |
| <i>config</i> | A pointer to the configuration structure, see "edma_config_t". |

Note

This function enables the minor loop map feature.

#### 14.7.2 void EDMA\_Deinit ( DMA\_Type \* *base* )

This function gates the eDMA clock.

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | eDMA peripheral base address. |
|-------------|-------------------------------|

#### 14.7.3 void EDMA\_InstallTCD ( DMA\_Type \* *base*, uint32\_t *channel*, edma\_tcd\_t \* *tcd* )

Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | EDMA peripheral base address. |
| <i>channel</i> | EDMA channel number.          |
| <i>tcd</i>     | Point to TCD structure.       |

#### 14.7.4 void EDMA\_GetDefaultConfig ( edma\_config\_t \* *config* )

This function sets the configuration structure to default values. The default configuration is set to the following values.

```
* config.enableContinuousLinkMode = false;
* config.enableHaltOnError = true;
* config.enableRoundRobinArbitration = false;
* config.enableDebugMode = false;
*
```

Parameters

|               |                                                |
|---------------|------------------------------------------------|
| <i>config</i> | A pointer to the eDMA configuration structure. |
|---------------|------------------------------------------------|

#### 14.7.5 static void EDMA\_EnableContinuousChannelLinkMode ( DMA\_Type \* *base*, bool *enable* ) [inline], [static]

Note

Do not use continuous link mode with a channel linking to itself if there is only one minor loop iteration per service request, for example, if the channel's NBYTES value is the same as either the source or destination size. The same data transfer profile can be achieved by simply increasing the NBYTES value, which provides more efficient, faster processing.

Parameters

|               |                                   |
|---------------|-----------------------------------|
| <i>base</i>   | EDMA peripheral base address.     |
| <i>enable</i> | true is enable, false is disable. |

#### 14.7.6 static void EDMA\_EnableMinorLoopMapping ( DMA\_Type \* *base*, bool *enable* ) [inline], [static]

The TCDn.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field.

Parameters

|               |                                   |
|---------------|-----------------------------------|
| <i>base</i>   | EDMA peripheral base address.     |
| <i>enable</i> | true is enable, false is disable. |

#### 14.7.7 void EDMA\_ResetChannel ( DMA\_Type \* *base*, uint32\_t *channel* )

This function sets TCD registers for this channel to default values.

Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | eDMA peripheral base address. |
| <i>channel</i> | eDMA channel number.          |

## Note

This function must not be called while the channel transfer is ongoing or it causes unpredictable results.

This function enables the auto stop request feature.

#### 14.7.8 void EDMA\_SetTransferConfig ( DMA\_Type \* *base*, uint32\_t *channel*, const edma\_transfer\_config\_t \* *config*, edma\_tcd\_t \* *nextTcd* )

This function configures the transfer attribute, including source address, destination address, transfer size, address offset, and so on. It also configures the scatter gather feature if the user supplies the TCD address.

Example:

```
* edma_transfer_t config;
* edma_tcd_t tcd;
* config.srcAddr = ...;
* config.destAddr = ...;
* ...
* EDMA_SetTransferConfig(DMA0, channel, &config, &tcd);
*
```

## Parameters

|                |                                                                                               |
|----------------|-----------------------------------------------------------------------------------------------|
| <i>base</i>    | eDMA peripheral base address.                                                                 |
| <i>channel</i> | eDMA channel number.                                                                          |
| <i>config</i>  | Pointer to eDMA transfer configuration structure.                                             |
| <i>nextTcd</i> | Point to TCD structure. It can be NULL if users do not want to enable scatter/gather feature. |

## Note

If nextTcd is not NULL, it means scatter gather feature is enabled and DREQ bit is cleared in the previous transfer configuration, which is set in the eDMA\_ResetChannel.

#### 14.7.9 void EDMA\_SetMinorOffsetConfig ( DMA\_Type \* *base*, uint32\_t *channel*, const edma\_minor\_offset\_config\_t \* *config* )

The minor offset means that the signed-extended value is added to the source address or destination address after each minor loop.

Parameters

|                |                                                        |
|----------------|--------------------------------------------------------|
| <i>base</i>    | eDMA peripheral base address.                          |
| <i>channel</i> | eDMA channel number.                                   |
| <i>config</i>  | A pointer to the minor offset configuration structure. |

#### **14.7.10 void EDMA\_SetChannelPreemptionConfig ( DMA\_Type \* *base*, uint32\_t *channel*, const edma\_channel\_Preemption\_config\_t \* *config* )**

This function configures the channel preemption attribute and the priority of the channel.

Parameters

|                |                                                              |
|----------------|--------------------------------------------------------------|
| <i>base</i>    | eDMA peripheral base address.                                |
| <i>channel</i> | eDMA channel number                                          |
| <i>config</i>  | A pointer to the channel preemption configuration structure. |

#### **14.7.11 void EDMA\_SetChannelLink ( DMA\_Type \* *base*, uint32\_t *channel*, edma\_channel\_link\_type\_t *linkType*, uint32\_t *linkedChannel* )**

This function configures either the minor link or the major link mode. The minor link means that the channel link is triggered every time CITER decreases by 1. The major link means that the channel link is triggered when the CITER is exhausted.

Parameters

|                 |                                                                                                                                                                              |
|-----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>     | eDMA peripheral base address.                                                                                                                                                |
| <i>channel</i>  | eDMA channel number.                                                                                                                                                         |
| <i>linkType</i> | A channel link type, which can be one of the following: <ul style="list-style-type: none"><li>• kEDMA_LinkNone</li><li>• kEDMA_MinorLink</li><li>• kEDMA_MajorLink</li></ul> |

|                      |                            |
|----------------------|----------------------------|
| <i>linkedChannel</i> | The linked channel number. |
|----------------------|----------------------------|

## Note

Users should ensure that DONE flag is cleared before calling this interface, or the configuration is invalid.

#### 14.7.12 void EDMA\_SetBandWidth ( DMA\_Type \* *base*, uint32\_t *channel*, edma\_bandwidth\_t *bandWidth* )

Because the eDMA processes the minor loop, it continuously generates read/write sequences until the minor count is exhausted. The bandwidth forces the eDMA to stall after the completion of each read/write access to control the bus request bandwidth seen by the crossbar switch.

## Parameters

|                  |                                                                                                                                                                                                               |
|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>      | eDMA peripheral base address.                                                                                                                                                                                 |
| <i>channel</i>   | eDMA channel number.                                                                                                                                                                                          |
| <i>bandWidth</i> | A bandwidth setting, which can be one of the following: <ul style="list-style-type: none"> <li>• kEDMABandwidthStallNone</li> <li>• kEDMABandwidthStall4Cycle</li> <li>• kEDMABandwidthStall8Cycle</li> </ul> |

#### 14.7.13 void EDMA\_SetModulo ( DMA\_Type \* *base*, uint32\_t *channel*, edma\_modulo\_t *srcModulo*, edma\_modulo\_t *destModulo* )

This function defines a specific address range specified to be the value after (SADDR + SOFF)/(DADDR + DOFF) calculation is performed or the original register value. It provides the ability to implement a circular data queue easily.

## Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | eDMA peripheral base address. |
| <i>channel</i> | eDMA channel number.          |

|                   |                             |
|-------------------|-----------------------------|
| <i>srcModulo</i>  | A source modulo value.      |
| <i>destModulo</i> | A destination modulo value. |

**14.7.14 static void EDMA\_EnableAsyncRequest ( DMA\_Type \* *base*, uint32\_t *channel*, bool *enable* ) [inline], [static]**

Parameters

|                |                                                  |
|----------------|--------------------------------------------------|
| <i>base</i>    | eDMA peripheral base address.                    |
| <i>channel</i> | eDMA channel number.                             |
| <i>enable</i>  | The command to enable (true) or disable (false). |

**14.7.15 static void EDMA\_EnableAutoStopRequest ( DMA\_Type \* *base*, uint32\_t *channel*, bool *enable* ) [inline], [static]**

If enabling the auto stop request, the eDMA hardware automatically disables the hardware channel request.

Parameters

|                |                                                  |
|----------------|--------------------------------------------------|
| <i>base</i>    | eDMA peripheral base address.                    |
| <i>channel</i> | eDMA channel number.                             |
| <i>enable</i>  | The command to enable (true) or disable (false). |

**14.7.16 void EDMA\_EnableChannelInterrupts ( DMA\_Type \* *base*, uint32\_t *channel*, uint32\_t *mask* )**

Parameters

|                |                                                                                                     |
|----------------|-----------------------------------------------------------------------------------------------------|
| <i>base</i>    | eDMA peripheral base address.                                                                       |
| <i>channel</i> | eDMA channel number.                                                                                |
| <i>mask</i>    | The mask of interrupt source to be set. Users need to use the defined edma_interrupt_enable_t type. |

**14.7.17 void EDMA\_DisableChannelInterrupts ( DMA\_Type \* *base*, uint32\_t *channel*, uint32\_t *mask* )**

Parameters

|                |                                                                                                        |
|----------------|--------------------------------------------------------------------------------------------------------|
| <i>base</i>    | eDMA peripheral base address.                                                                          |
| <i>channel</i> | eDMA channel number.                                                                                   |
| <i>mask</i>    | The mask of the interrupt source to be set. Use the defined <code>edma_interrupt_enable_t</code> type. |

#### 14.7.18 void EDMA\_SetMajorOffsetConfig ( DMA\_Type \* *base*, uint32\_t *channel*, int32\_t *sourceOffset*, int32\_t *destOffset* )

Adjustment value added to the source address at the completion of the major iteration count

Parameters

|                     |                                                                                     |
|---------------------|-------------------------------------------------------------------------------------|
| <i>base</i>         | eDMA peripheral base address.                                                       |
| <i>channel</i>      | edma channel number.                                                                |
| <i>sourceOffset</i> | source address offset will be applied to source address after major loop done.      |
| <i>destOffset</i>   | destination address offset will be applied to source address after major loop done. |

#### 14.7.19 void EDMA\_TcdReset ( edma\_tcd\_t \* *tcd* )

This function sets all fields for this TCD structure to default value.

Parameters

|            |                               |
|------------|-------------------------------|
| <i>tcd</i> | Pointer to the TCD structure. |
|------------|-------------------------------|

Note

This function enables the auto stop request feature.

#### 14.7.20 void EDMA\_TcdSetTransferConfig ( edma\_tcd\_t \* *tcd*, const edma\_transfer\_config\_t \* *config*, edma\_tcd\_t \* *nextTcd* )

The TCD is a transfer control descriptor. The content of the TCD is the same as the hardware TCD registers. The TCD is used in the scatter-gather mode. This function configures the TCD transfer attribute, including source address, destination address, transfer size, address offset, and so on. It also configures the scatter gather feature if the user supplies the next TCD address. Example:

```

* edma_transfer_t config = {
* ...
* }
* edma_tcd_t tcd __aligned(32);
* edma_tcd_t nextTcd __aligned(32);
* EDMA_TcdSetTransferConfig(&tcd, &config, &nextTcd);
*

```

## Parameters

|                |                                                                                                          |
|----------------|----------------------------------------------------------------------------------------------------------|
| <i>tcd</i>     | Pointer to the TCD structure.                                                                            |
| <i>config</i>  | Pointer to eDMA transfer configuration structure.                                                        |
| <i>nextTcd</i> | Pointer to the next TCD structure. It can be NULL if users do not want to enable scatter/gather feature. |

## Note

TCD address should be 32 bytes aligned or it causes an eDMA error.

If the nextTcd is not NULL, the scatter gather feature is enabled and DREQ bit is cleared in the previous transfer configuration, which is set in the EDMA\_TcdReset.

#### 14.7.21 void EDMA\_TcdSetMinorOffsetConfig ( *edma\_tcd\_t \* tcd, const edma\_minor\_offset\_config\_t \* config* )

A minor offset is a signed-extended value added to the source address or a destination address after each minor loop.

## Parameters

|               |                                                        |
|---------------|--------------------------------------------------------|
| <i>tcd</i>    | A point to the TCD structure.                          |
| <i>config</i> | A pointer to the minor offset configuration structure. |

#### 14.7.22 void EDMA\_TcdSetChannelLink ( *edma\_tcd\_t \* tcd, edma\_channel\_link\_type\_t linkType, uint32\_t linkedChannel* )

This function configures either a minor link or a major link. The minor link means the channel link is triggered every time CITER decreases by 1. The major link means that the channel link is triggered when the CITER is exhausted.

## Note

Users should ensure that DONE flag is cleared before calling this interface, or the configuration is invalid.

Parameters

|                      |                                                                                                                                                           |
|----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>tcd</i>           | Point to the TCD structure.                                                                                                                               |
| <i>linkType</i>      | Channel link type, it can be one of: <ul style="list-style-type: none"><li>• kEDMA_LinkNone</li><li>• kEDMA_MinorLink</li><li>• kEDMA_MajorLink</li></ul> |
| <i>linkedChannel</i> | The linked channel number.                                                                                                                                |

#### 14.7.23 static void EDMA\_TcdSetBandWidth ( *edma\_tcd\_t \* tcd*, *edma\_bandwidth\_t bandWidth* ) [inline], [static]

Because the eDMA processes the minor loop, it continuously generates read/write sequences until the minor count is exhausted. The bandwidth forces the eDMA to stall after the completion of each read/write access to control the bus request bandwidth seen by the crossbar switch.

Parameters

|                  |                                                                                                                                                                                                           |
|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>tcd</i>       | A pointer to the TCD structure.                                                                                                                                                                           |
| <i>bandWidth</i> | A bandwidth setting, which can be one of the following: <ul style="list-style-type: none"><li>• kEDMABandwidthStallNone</li><li>• kEDMABandwidthStall4Cycle</li><li>• kEDMABandwidthStall8Cycle</li></ul> |

#### 14.7.24 void EDMA\_TcdSetModulo ( *edma\_tcd\_t \* tcd*, *edma\_modulo\_t srcModulo*, *edma\_modulo\_t destModulo* )

This function defines a specific address range specified to be the value after (SADDR + SOFF)/(DADDR + DOFF) calculation is performed or the original register value. It provides the ability to implement a circular data queue easily.

Parameters

|            |                                 |
|------------|---------------------------------|
| <i>tcd</i> | A pointer to the TCD structure. |
|------------|---------------------------------|

|                   |                             |
|-------------------|-----------------------------|
| <i>srcModulo</i>  | A source modulo value.      |
| <i>destModulo</i> | A destination modulo value. |

#### 14.7.25 static void EDMA\_TcdEnableAutoStopRequest ( *edma\_tcd\_t* \* *tcd*, *bool enable* ) [inline], [static]

If enabling the auto stop request, the eDMA hardware automatically disables the hardware channel request.

Parameters

|               |                                                  |
|---------------|--------------------------------------------------|
| <i>tcd</i>    | A pointer to the TCD structure.                  |
| <i>enable</i> | The command to enable (true) or disable (false). |

#### 14.7.26 void EDMA\_TcdEnableInterrupts ( *edma\_tcd\_t* \* *tcd*, *uint32\_t mask* )

Parameters

|             |                                                                                                            |
|-------------|------------------------------------------------------------------------------------------------------------|
| <i>tcd</i>  | Point to the TCD structure.                                                                                |
| <i>mask</i> | The mask of interrupt source to be set. Users need to use the defined <i>edma_interrupt_enable_t</i> type. |

#### 14.7.27 void EDMA\_TcdDisableInterrupts ( *edma\_tcd\_t* \* *tcd*, *uint32\_t mask* )

Parameters

|             |                                                                                                            |
|-------------|------------------------------------------------------------------------------------------------------------|
| <i>tcd</i>  | Point to the TCD structure.                                                                                |
| <i>mask</i> | The mask of interrupt source to be set. Users need to use the defined <i>edma_interrupt_enable_t</i> type. |

#### 14.7.28 void EDMA\_TcdSetMajorOffsetConfig ( *edma\_tcd\_t* \* *tcd*, *int32\_t sourceOffset*, *int32\_t destOffset* )

Adjustment value added to the source address at the completion of the major iteration count

Parameters

|                     |                                                                                     |
|---------------------|-------------------------------------------------------------------------------------|
| <i>tcd</i>          | A point to the TCD structure.                                                       |
| <i>sourceOffset</i> | source address offset will be applied to source address after major loop done.      |
| <i>destOffset</i>   | destination address offset will be applied to source address after major loop done. |

#### **14.7.29 static void EDMA\_EnableChannelRequest ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]**

This function enables the hardware channel request.

Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | eDMA peripheral base address. |
| <i>channel</i> | eDMA channel number.          |

#### **14.7.30 static void EDMA\_DisableChannelRequest ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]**

This function disables the hardware channel request.

Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | eDMA peripheral base address. |
| <i>channel</i> | eDMA channel number.          |

#### **14.7.31 static void EDMA\_TriggerChannelStart ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]**

This function starts a minor loop transfer.

Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | eDMA peripheral base address. |
| <i>channel</i> | eDMA channel number.          |

#### 14.7.32 **uint32\_t EDMA\_GetRemainingMajorLoopCount ( DMA\_Type \* *base*,                   uint32\_t *channel* )**

This function checks the TCD (Task Control Descriptor) status for a specified eDMA channel and returns the number of major loop count that has not finished.

## Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | eDMA peripheral base address. |
| <i>channel</i> | eDMA channel number.          |

## Returns

Major loop count which has not been transferred yet for the current TCD.

## Note

1. This function can only be used to get unfinished major loop count of transfer without the next TCD, or it might be inaccuracy.
  1. The unfinished/remaining transfer bytes cannot be obtained directly from registers while the channel is running. Because to calculate the remaining bytes, the initial NBYTES configured in DMA\_TCDn\_NBYTES\_MLNO register is needed while the eDMA IP does not support getting it while a channel is active. In another word, the NBYTES value reading is always the actual (decrementing) NBYTES value the dma\_engine is working with while a channel is running. Consequently, to get the remaining transfer bytes, a software-saved initial value of NBYTES (for example copied before enabling the channel) is needed. The formula to calculate it is shown below: RemainingBytes = RemainingMajorLoopCount \* NBYTE-S(initially configured)

#### 14.7.33 static uint32\_t EDMA\_GetErrorStatusFlags ( DMA\_Type \* *base* ) [inline], [static]

## Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | eDMA peripheral base address. |
|-------------|-------------------------------|

## Returns

The mask of error status flags. Users need to use the \_edma\_error\_status\_flags type to decode the return variables.

#### 14.7.34 uint32\_t EDMA\_GetChannelStatusFlags ( DMA\_Type \* *base*, uint32\_t *channel* )

Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | eDMA peripheral base address. |
| <i>channel</i> | eDMA channel number.          |

Returns

The mask of channel status flags. Users need to use the \_edma\_channel\_status\_flags type to decode the return variables.

#### 14.7.35 void EDMA\_ClearChannelStatusFlags ( DMA\_Type \* *base*, uint32\_t *channel*, uint32\_t *mask* )

Parameters

|                |                                                                                                          |
|----------------|----------------------------------------------------------------------------------------------------------|
| <i>base</i>    | eDMA peripheral base address.                                                                            |
| <i>channel</i> | eDMA channel number.                                                                                     |
| <i>mask</i>    | The mask of channel status to be cleared. Users need to use the defined _edma_channel_status_flags type. |

#### 14.7.36 void EDMA\_CreateHandle ( edma\_handle\_t \* *handle*, DMA\_Type \* *base*, uint32\_t *channel* )

This function is called if using the transactional API for eDMA. This function initializes the internal state of the eDMA handle.

Parameters

|                |                                                                               |
|----------------|-------------------------------------------------------------------------------|
| <i>handle</i>  | eDMA handle pointer. The eDMA handle stores callback function and parameters. |
| <i>base</i>    | eDMA peripheral base address.                                                 |
| <i>channel</i> | eDMA channel number.                                                          |

#### 14.7.37 void EDMA\_InstallTCDMemory ( edma\_handle\_t \* *handle*, edma\_tcd\_t \* *tcdPool*, uint32\_t *tcdSize* )

This function is called after the EDMA\_CreateHandle to use scatter/gather feature. This function shall only be used while users need to use scatter gather mode. Scatter gather mode enables EDMA to load a new transfer control block (tcd) in hardware, and automatically reconfigure that DMA channel for a

new transfer. Users need to prepare tcd memory and also configure tcds using interface EDMA\_SubmitTransfer.

Parameters

|                |                                                           |
|----------------|-----------------------------------------------------------|
| <i>handle</i>  | eDMA handle pointer.                                      |
| <i>tcdPool</i> | A memory pool to store TCDs. It must be 32 bytes aligned. |
| <i>tcdSize</i> | The number of TCD slots.                                  |

#### 14.7.38 void EDMA\_SetCallback ( *edma\_handle\_t \* handle, edma\_callback callback, void \* userData* )

This callback is called in the eDMA IRQ handler. Use the callback to do something after the current major loop transfer completes. This function will be called every time one tcd finished transfer.

Parameters

|                 |                                        |
|-----------------|----------------------------------------|
| <i>handle</i>   | eDMA handle pointer.                   |
| <i>callback</i> | eDMA callback function pointer.        |
| <i>userData</i> | A parameter for the callback function. |

#### 14.7.39 void EDMA\_PrepTransferConfig ( *edma\_transfer\_config\_t \* config, void \* srcAddr, uint32\_t srcWidth, int16\_t srcOffset, void \* destAddr, uint32\_t destWidth, int16\_t destOffset, uint32\_t bytesEachRequest, uint32\_t transferBytes* )

This function prepares the transfer configuration structure according to the user input.

Parameters

|                         |                                                                   |
|-------------------------|-------------------------------------------------------------------|
| <i>config</i>           | The user configuration structure of type <i>edma_transfer_t</i> . |
| <i>srcAddr</i>          | eDMA transfer source address.                                     |
| <i>srcWidth</i>         | eDMA transfer source address width(bytes).                        |
| <i>srcOffset</i>        | source address offset.                                            |
| <i>destAddr</i>         | eDMA transfer destination address.                                |
| <i>destWidth</i>        | eDMA transfer destination address width(bytes).                   |
| <i>destOffset</i>       | destination address offset.                                       |
| <i>bytesEachRequest</i> | eDMA transfer bytes per channel request.                          |
| <i>transferBytes</i>    | eDMA transfer bytes to be transferred.                            |

## Note

The data address and the data width must be consistent. For example, if the SRC is 4 bytes, the source address must be 4 bytes aligned, or it results in source address error (SAE).

**14.7.40 void EDMA\_PrepTransfer ( *edma\_transfer\_config\_t \* config, void \* srcAddr, uint32\_t srcWidth, void \* destAddr, uint32\_t destWidth, uint32\_t bytesEachRequest, uint32\_t transferBytes, edma\_transfer\_type\_t transferType* )**

This function prepares the transfer configuration structure according to the user input.

## Parameters

|                         |                                                                         |
|-------------------------|-------------------------------------------------------------------------|
| <i>config</i>           | The user configuration structure of type <code>edma_transfer_t</code> . |
| <i>srcAddr</i>          | eDMA transfer source address.                                           |
| <i>srcWidth</i>         | eDMA transfer source address width(bytes).                              |
| <i>destAddr</i>         | eDMA transfer destination address.                                      |
| <i>destWidth</i>        | eDMA transfer destination address width(bytes).                         |
| <i>bytesEachRequest</i> | eDMA transfer bytes per channel request.                                |
| <i>transferBytes</i>    | eDMA transfer bytes to be transferred.                                  |
| <i>transferType</i>     | eDMA transfer type.                                                     |

## Note

The data address and the data width must be consistent. For example, if the SRC is 4 bytes, the source address must be 4 bytes aligned, or it results in source address error (SAE).

**14.7.41 status\_t EDMA\_SubmitTransfer ( *edma\_handle\_t \* handle, const edma\_transfer\_config\_t \* config* )**

This function submits the eDMA transfer request according to the transfer configuration structure. In scatter gather mode, call this function will add a configured tcd to the circular list of tcd pool. The tcd pools is setup by call function `EDMA_InstallTCDMemory` before.

Parameters

|               |                                                   |
|---------------|---------------------------------------------------|
| <i>handle</i> | eDMA handle pointer.                              |
| <i>config</i> | Pointer to eDMA transfer configuration structure. |

Return values

|                                |                                                                     |
|--------------------------------|---------------------------------------------------------------------|
| <i>kStatus_EDMA_Success</i>    | It means submit transfer request succeed.                           |
| <i>kStatus_EDMA_Queue-Full</i> | It means TCD queue is full. Submit transfer request is not allowed. |
| <i>kStatus_EDMA_Busy</i>       | It means the given channel is busy, need to submit request later.   |

#### 14.7.42 void EDMA\_StartTransfer ( *edma\_handle\_t \* handle* )

This function enables the channel request. Users can call this function after submitting the transfer request or before submitting the transfer request.

Parameters

|               |                      |
|---------------|----------------------|
| <i>handle</i> | eDMA handle pointer. |
|---------------|----------------------|

#### 14.7.43 void EDMA\_StopTransfer ( *edma\_handle\_t \* handle* )

This function disables the channel request to pause the transfer. Users can call [EDMA\\_StartTransfer\(\)](#) again to resume the transfer.

Parameters

|               |                      |
|---------------|----------------------|
| <i>handle</i> | eDMA handle pointer. |
|---------------|----------------------|

#### 14.7.44 void EDMA\_AbortTransfer ( *edma\_handle\_t \* handle* )

This function disables the channel request and clear transfer status bits. Users can submit another transfer after calling this API.

Parameters

|               |                     |
|---------------|---------------------|
| <i>handle</i> | DMA handle pointer. |
|---------------|---------------------|

#### 14.7.45 static uint32\_t EDMA\_GetUnusedTCDNumber ( *edma\_handle\_t \* handle* ) [**inline**], [**static**]

This function gets current tcd index which is run. If the TCD pool pointer is NULL, it will return 0.

Parameters

|               |                     |
|---------------|---------------------|
| <i>handle</i> | DMA handle pointer. |
|---------------|---------------------|

Returns

The unused tcd slot number.

#### 14.7.46 static uint32\_t EDMA\_GetNextTCDAccount ( *edma\_handle\_t \* handle* ) [**inline**], [**static**]

This function gets the next tcd address. If this is last TCD, return 0.

Parameters

|               |                     |
|---------------|---------------------|
| <i>handle</i> | DMA handle pointer. |
|---------------|---------------------|

Returns

The next TCD address.

#### 14.7.47 void EDMA\_HandleIRQ ( *edma\_handle\_t \* handle* )

This function clears the channel major interrupt flag and calls the callback function if it is not NULL.

Note: For the case using TCD queue, when the major iteration count is exhausted, additional operations are performed. These include the final address adjustments and reloading of the BITER field into the CITER. Assertion of an optional interrupt request also occurs at this time, as does a possible fetch of a new TCD from memory using the scatter/gather address pointer included in the descriptor (if scatter/gather is enabled).

For instance, when the time interrupt of TCD[0] happens, the TCD[1] has already been loaded into the eDMA engine. As sga and sga\_index are calculated based on the DLAST\_SGA bitfield lies in the TCD\_CSR register, the sga\_index in this case should be 2 (DLAST\_SGA of TCD[1] stores the address of TCD[2]). Thus, the "tcdUsed" updated should be (tcdUsed - 2U) which indicates the number of TCDs can be loaded in the memory pool (because TCD[0] and TCD[1] have been loaded into the eDMA engine at this point already.).

For the last two continuous ISRs in a scatter/gather process, they both load the last TCD (The last ISR does not load a new TCD) from the memory pool to the eDMA engine when major loop completes. Therefore, ensure that the header and tcdUsed updated are identical for them. tcdUsed are both 0 in this case as no TCD to be loaded.

See the "eDMA basic data flow" in the eDMA Functional description section of the Reference Manual for further details.

### Parameters

|               |                      |
|---------------|----------------------|
| <i>handle</i> | eDMA handle pointer. |
|---------------|----------------------|

# Chapter 15

## EWM: External Watchdog Monitor Driver

### 15.1 Overview

The MCUXpresso SDK provides a peripheral driver for the External Watchdog (EWM) Driver module of MCUXpresso SDK devices.

### 15.2 Typical use case

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/ewm

## Data Structures

- struct `_ewm_config`  
*Describes EWM clock source. [More...](#)*

## Typedefs

- typedef struct `_ewm_config` `ewm_config_t`  
*Describes EWM clock source.*

## Enumerations

- enum `_ewm_interrupt_enable_t` { `kEWM_InterruptEnable` = `EWM_CTRL_INTEN_MASK` }  
*EWM interrupt configuration structure with default settings all disabled.*
- enum `_ewm_status_flags_t` { `kEWM_RunningFlag` = `EWM_CTRL_EWMEN_MASK` }  
*EWM status flags.*

## Driver version

- #define `FSL_EWM_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 3)`)  
*EWM driver version 2.0.3.*

## EWM initialization and de-initialization

- void `EWM_Init` (`EWM_Type` \*base, const `ewm_config_t` \*config)  
*Initializes the EWM peripheral.*
- void `EWM_Deinit` (`EWM_Type` \*base)  
*Deinitializes the EWM peripheral.*
- void `EWM_GetDefaultConfig` (`ewm_config_t` \*config)  
*Initializes the EWM configuration structure.*

## EWM functional Operation

- static void [EWM\\_EnableInterrupts](#) (EWM\_Type \*base, uint32\_t mask)  
*Enables the EWM interrupt.*
- static void [EWM\\_DisableInterrupts](#) (EWM\_Type \*base, uint32\_t mask)  
*Disables the EWM interrupt.*
- static uint32\_t [EWM\\_GetStatusFlags](#) (EWM\_Type \*base)  
*Gets all status flags.*
- void [EWM\\_Refresh](#) (EWM\_Type \*base)  
*Services the EWM.*

## 15.3 Data Structure Documentation

### 15.3.1 struct \_ewm\_config

Data structure for EWM configuration.

This structure is used to configure the EWM.

#### Data Fields

- bool [enableEwm](#)  
*Enable EWM module.*
- bool [enableEwmInput](#)  
*Enable EWM\_in input.*
- bool [setInputAssertLogic](#)  
*EWM\_in signal assertion state.*
- bool [enableInterrupt](#)  
*Enable EWM interrupt.*
- uint8\_t [prescaler](#)  
*Clock prescaler value.*
- uint8\_t [compareLowValue](#)  
*Compare low-register value.*
- uint8\_t [compareHighValue](#)  
*Compare high-register value.*

## 15.4 Macro Definition Documentation

### 15.4.1 #define FSL\_EWM\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3))

## 15.5 Typedef Documentation

### 15.5.1 typedef struct \_ewm\_config ewm\_config\_t

Data structure for EWM configuration.

This structure is used to configure the EWM.

## 15.6 Enumeration Type Documentation

### 15.6.1 enum \_ewm\_interrupt\_enable\_t

This structure contains the settings for all of EWM interrupt configurations.

Enumerator

*kEWM\_InterruptEnable* Enable the EWM to generate an interrupt.

### 15.6.2 enum \_ewm\_status\_flags\_t

This structure contains the constants for the EWM status flags for use in the EWM functions.

Enumerator

*kEWM\_RunningFlag* Running flag, set when EWM is enabled.

## 15.7 Function Documentation

### 15.7.1 void EWM\_Init ( EWM\_Type \* *base*, const ewm\_config\_t \* *config* )

This function is used to initialize the EWM. After calling, the EWM runs immediately according to the configuration. Note that, except for the interrupt enable control bit, other control bits and registers are write once after a CPU reset. Modifying them more than once generates a bus transfer error.

This is an example.

```
* ewm_config_t config;
* EWM_GetDefaultConfig(&config);
* config.compareHighValue = 0xAAU;
* EWM_Init(ewm_base,&config);
*
```

Parameters

|               |                              |
|---------------|------------------------------|
| <i>base</i>   | EWM peripheral base address  |
| <i>config</i> | The configuration of the EWM |

### 15.7.2 void EWM\_Deinit ( EWM\_Type \* *base* )

This function is used to shut down the EWM.

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | EWM peripheral base address |
|-------------|-----------------------------|

### 15.7.3 void EWM\_GetDefaultConfig ( *ewm\_config\_t* \* *config* )

This function initializes the EWM configuration structure to default values. The default values are as follows.

```
* ewmConfig->enableEwm = true;
* ewmConfig->enableEwmInput = false;
* ewmConfig->setInputAssertLogic = false;
* ewmConfig->enableInterrupt = false;
* ewmConfig->ewm_lpo_clock_source_t = kEWM_LpoClockSource0;
* ewmConfig->prescaler = 0;
* ewmConfig->compareLowValue = 0;
* ewmConfig->compareHighValue = 0xFEU;
*
```

Parameters

|               |                                             |
|---------------|---------------------------------------------|
| <i>config</i> | Pointer to the EWM configuration structure. |
|---------------|---------------------------------------------|

See Also

[ewm\\_config\\_t](#)

### 15.7.4 static void EWM\_EnableInterrupts ( *EWM\_Type* \* *base*, *uint32\_t* *mask* ) [inline], [static]

This function enables the EWM interrupt.

Parameters

|             |                                                                                                                                                                     |
|-------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | EWM peripheral base address                                                                                                                                         |
| <i>mask</i> | The interrupts to enable The parameter can be combination of the following source if defined <ul style="list-style-type: none"><li>• kEWM InterruptEnable</li></ul> |

### 15.7.5 static void EWM\_DisableInterrupts ( *EWM\_Type* \* *base*, *uint32\_t* *mask* ) [inline], [static]

This function disables the EWM interrupt.

Parameters

|             |                                                                                                                                                                      |
|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | EWM peripheral base address                                                                                                                                          |
| <i>mask</i> | The interrupts to disable The parameter can be combination of the following source if defined <ul style="list-style-type: none"><li>• kEWM_InterruptEnable</li></ul> |

### 15.7.6 static uint32\_t EWM\_GetStatusFlags ( EWM\_Type \* *base* ) [inline], [static]

This function gets all status flags.

This is an example for getting the running flag.

```
* uint32_t status;
* status = EWM_GetStatusFlags(ewm_base) & kEWM_RunningFlag;
*
```

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | EWM peripheral base address |
|-------------|-----------------------------|

Returns

State of the status flag: asserted (true) or not-asserted (false).

See Also

[\\_ewm\\_status\\_flags\\_t](#)

- True: a related status flag has been set.
- False: a related status flag is not set.

### 15.7.7 void EWM\_Refresh ( EWM\_Type \* *base* )

This function resets the EWM counter to zero.

### Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | EWM peripheral base address |
|-------------|-----------------------------|

# Chapter 16

## FlexIO: FlexIO Driver

### 16.1 Overview

The MCUXpresso SDK provides a generic driver and multiple protocol-specific FlexIO drivers for the FlexIO module of MCUXpresso SDK devices.

### Modules

- [FlexIO Driver](#)
- [FlexIO I2C Master Driver](#)
- [FlexIO I2S Driver](#)
- [FlexIO SPI Driver](#)
- [FlexIO UART Driver](#)

## 16.2 FlexIO Driver

### 16.2.1 Overview

#### Data Structures

- struct [\\_flexio\\_config\\_](#)  
*Define FlexIO user configuration structure. [More...](#)*
- struct [\\_flexio\\_timer\\_config\\_](#)  
*Define FlexIO timer configuration structure. [More...](#)*
- struct [\\_flexio\\_shifter\\_config\\_](#)  
*Define FlexIO shifter configuration structure. [More...](#)*
- struct [\\_flexio\\_gpio\\_config\\_](#)  
*The FLEXIO pin configuration structure. [More...](#)*

#### Macros

- #define [FLEXIO\\_TIMER\\_TRIGGER\\_SEL\\_PININPUT\(x\)](#) ((uint32\_t)(x) << 1U)  
*Calculate FlexIO timer trigger.*

#### Typedefs

- typedef enum  
[\\_flexio\\_timer\\_trigger\\_polarity](#) [flexio\\_timer\\_trigger\\_polarity\\_t](#)  
*Define time of timer trigger polarity.*
- typedef enum  
[\\_flexio\\_timer\\_trigger\\_source](#) [flexio\\_timer\\_trigger\\_source\\_t](#)  
*Define type of timer trigger source.*
- typedef enum [\\_flexio\\_pin\\_config](#) [flexio\\_pin\\_config\\_t](#)  
*Define type of timer/shifter pin configuration.*
- typedef enum [\\_flexio\\_pin\\_polarity](#) [flexio\\_pin\\_polarity\\_t](#)  
*Definition of pin polarity.*
- typedef enum [\\_flexio\\_timer\\_mode](#) [flexio\\_timer\\_mode\\_t](#)  
*Define type of timer work mode.*
- typedef enum [\\_flexio\\_timer\\_output](#) [flexio\\_timer\\_output\\_t](#)  
*Define type of timer initial output or timer reset condition.*
- typedef enum  
[\\_flexio\\_timer\\_decrement\\_source](#) [flexio\\_timer\\_decrement\\_source\\_t](#)  
*Define type of timer decrement.*
- typedef enum  
[\\_flexio\\_timer\\_reset\\_condition](#) [flexio\\_timer\\_reset\\_condition\\_t](#)  
*Define type of timer reset condition.*
- typedef enum  
[\\_flexio\\_timer\\_disable\\_condition](#) [flexio\\_timer\\_disable\\_condition\\_t](#)  
*Define type of timer disable condition.*
- typedef enum  
[\\_flexio\\_timer\\_enable\\_condition](#) [flexio\\_timer\\_enable\\_condition\\_t](#)

- *Define type of timer enable condition.*  
 • **typedef enum \_flexio\_timer\_stop\_bit\_condition flexio\_timer\_stop\_bit\_condition\_t**  
*Define type of timer stop bit generate condition.*
- **typedef enum \_flexio\_timer\_start\_bit\_condition flexio\_timer\_start\_bit\_condition\_t**  
*Define type of timer start bit generate condition.*
- **typedef enum \_flexio\_timer\_output\_state flexio\_timer\_output\_state\_t**  
*FlexIO as PWM channel output state.*
- **typedef enum \_flexio\_shifter\_timer\_polarity flexio\_shifter\_timer\_polarity\_t**  
*Define type of timer polarity for shifter control.*
- **typedef enum \_flexio\_shifter\_mode flexio\_shifter\_mode\_t**  
*Define type of shifter working mode.*
- **typedef enum \_flexio\_shifter\_input\_source flexio\_shifter\_input\_source\_t**  
*Define type of shifter input source.*
- **typedef enum \_flexio\_shifter\_stop\_bit flexio\_shifter\_stop\_bit\_t**  
*Define of STOP bit configuration.*
- **typedef enum \_flexio\_shifter\_start\_bit flexio\_shifter\_start\_bit\_t**  
*Define type of START bit configuration.*
- **typedef enum \_flexio\_shifter\_buffer\_type flexio\_shifter\_buffer\_type\_t**  
*Define FlexIO shifter buffer type.*
- **typedef struct \_flexio\_config flexio\_config\_t**  
*Define FlexIO user configuration structure.*
- **typedef struct \_flexio\_timer\_config flexio\_timer\_config\_t**  
*Define FlexIO timer configuration structure.*
- **typedef struct \_flexio\_shifter\_config flexio\_shifter\_config\_t**  
*Define FlexIO shifter configuration structure.*
- **typedef enum \_flexio\_gpio\_direction flexio\_gpio\_direction\_t**  
*FLEXIO gpio direction definition.*
- **typedef enum \_flexio\_pin\_input\_config flexio\_pin\_input\_config\_t**  
*FLEXIO gpio input config.*
- **typedef struct \_flexio\_gpio\_config flexio\_gpio\_config\_t**  
*The FLEXIO pin configuration structure.*
- **typedef void(\* flexio\_isr\_t )(void \*base, void \*handle)**  
*typedef for FlexIO simulated driver interrupt handler.*

## Enumerations

- **enum \_flexio\_timer\_trigger\_polarity {**  
*kFLEXIO\_TimerTriggerPolarityActiveHigh = 0x0U,*

- ```
kFLEXIO_TimerTriggerPolarityActiveLow = 0x1U }
```

Define time of timer trigger polarity.
- enum `_flexio_timer_trigger_source` {
`kFLEXIO_TimerTriggerSourceExternal` = 0x0U,
`kFLEXIO_TimerTriggerSourceInternal` = 0x1U }

Define type of timer trigger source.
- enum `_flexio_pin_config` {
`kFLEXIO_PinConfigOutputDisabled` = 0x0U,
`kFLEXIO_PinConfigOpenDrainOrBidirection` = 0x1U,
`kFLEXIO_PinConfigBidirectionOutputData` = 0x2U,
`kFLEXIO_PinConfigOutput` = 0x3U }

Define type of timer/shifter pin configuration.
- enum `_flexio_pin_polarity` {
`kFLEXIO_PinActiveHigh` = 0x0U,
`kFLEXIO_PinActiveLow` = 0x1U }

Definition of pin polarity.
- enum `_flexio_timer_mode` {
`kFLEXIO_TimerModeDisabled` = 0x0U,
`kFLEXIO_TimerModeDual8BitBaudBit` = 0x1U,
`kFLEXIO_TimerModeDual8BitPWM` = 0x2U,
`kFLEXIO_TimerModeSingle16Bit` = 0x3U }

Define type of timer work mode.
- enum `_flexio_timer_output` {
`kFLEXIO_TimerOutputOneNotAffectedByReset` = 0x0U,
`kFLEXIO_TimerOutputZeroNotAffectedByReset` = 0x1U,
`kFLEXIO_TimerOutputOneAffectedByReset` = 0x2U,
`kFLEXIO_TimerOutputZeroAffectedByReset` = 0x3U }

Define type of timer initial output or timer reset condition.
- enum `_flexio_timer_decrement_source` {
`kFLEXIO_TimerDecSrcOnFlexIOClockShiftTimerOutput` = 0x0U,
`kFLEXIO_TimerDecSrcOnTriggerInputShiftTimerOutput`,
`kFLEXIO_TimerDecSrcOnPinInputShiftPinInput`,
`kFLEXIO_TimerDecSrcOnTriggerInputShiftTriggerInput`,
`kFLEXIO_TimerDecSrcDiv16OnFlexIOClockShiftTimerOutput`,
`kFLEXIO_TimerDecSrcDiv256OnFlexIOClockShiftTimerOutput`,
`kFLEXIO_TimerRisSrcOnPinInputShiftPinInput`,
`kFLEXIO_TimerRisSrcOnTriggerInputShiftTriggerInput` }

Define type of timer decrement.
- enum `_flexio_timer_reset_condition` {
`kFLEXIO_TimerResetNever` = 0x0U,
`kFLEXIO_TimerResetOnTimerPinEqualToTimerOutput` = 0x2U,
`kFLEXIO_TimerResetOnTimerTriggerEqualToTimerOutput` = 0x3U,
`kFLEXIO_TimerResetOnTimerPinRisingEdge` = 0x4U,
`kFLEXIO_TimerResetOnTimerTriggerRisingEdge` = 0x6U,
`kFLEXIO_TimerResetOnTimerTriggerBothEdge` = 0x7U }

Define type of timer reset condition.
- enum `_flexio_timer_disable_condition` {

```

kFLEXIO_TimerDisableNever = 0x0U,
kFLEXIO_TimerDisableOnPreTimerDisable = 0x1U,
kFLEXIO_TimerDisableOnTimerCompare = 0x2U,
kFLEXIO_TimerDisableOnTimerCompareTriggerLow = 0x3U,
kFLEXIO_TimerDisableOnPinBothEdge = 0x4U,
kFLEXIO_TimerDisableOnPinBothEdgeTriggerHigh = 0x5U,
kFLEXIO_TimerDisableOnTriggerFallingEdge = 0x6U }

```

Define type of timer disable condition.

- enum `_flexio_timer_enable_condition` {


```

kFLEXIO_TimerEnabledAlways = 0x0U,
kFLEXIO_TimerEnableOnPrevTimerEnable = 0x1U,
kFLEXIO_TimerEnableOnTriggerHigh = 0x2U,
kFLEXIO_TimerEnableOnTriggerHighPinHigh = 0x3U,
kFLEXIO_TimerEnableOnPinRisingEdge = 0x4U,
kFLEXIO_TimerEnableOnPinRisingEdgeTriggerHigh = 0x5U,
kFLEXIO_TimerEnableOnTriggerRisingEdge = 0x6U,
kFLEXIO_TimerEnableOnTriggerBothEdge = 0x7U }

```

Define type of timer enable condition.

- enum `_flexio_timer_stop_bit_condition` {


```

kFLEXIO_TimerStopBitDisabled = 0x0U,
kFLEXIO_TimerStopBitEnableOnTimerCompare = 0x1U,
kFLEXIO_TimerStopBitEnableOnTimerDisable = 0x2U,
kFLEXIO_TimerStopBitEnableOnTimerCompareDisable = 0x3U }

```

Define type of timer stop bit generate condition.

- enum `_flexio_timer_start_bit_condition` {


```

kFLEXIO_TimerStartBitDisabled = 0x0U,
kFLEXIO_TimerStartBitEnabled = 0x1U }

```

Define type of timer start bit generate condition.

- enum `_flexio_timer_output_state` {


```

kFLEXIO_PwmLow = 0,
kFLEXIO_PwmHigh }

```

FlexIO as PWM channel output state.

- enum `_flexio_shifter_timer_polarity` {


```

kFLEXIO_ShifterTimerPolarityOnPositive = 0x0U,
kFLEXIO_ShifterTimerPolarityOnNegative = 0x1U }

```

Define type of timer polarity for shifter control.

- enum `_flexio_shifter_mode` {


```

kFLEXIO_ShifterDisabled = 0x0U,
kFLEXIO_ShifterModeReceive = 0x1U,
kFLEXIO_ShifterModeTransmit = 0x2U,
kFLEXIO_ShifterModeMatchStore = 0x4U,
kFLEXIO_ShifterModeMatchContinuous = 0x5U,
kFLEXIO_ShifterModeState = 0x6U,
kFLEXIO_ShifterModeLogic = 0x7U }

```

Define type of shifter working mode.

- enum `_flexio_shifter_input_source` {

```
kFLEXIO_ShifterInputFromPin = 0x0U,
kFLEXIO_ShifterInputFromNextShifterOutput = 0x1U }
```

Define type of shifter input source.

- enum `_flexio_shifter_stop_bit` {

kFLEXIO_ShifterStopBitDisable = 0x0U,

kFLEXIO_ShifterStopBitLow = 0x2U,

kFLEXIO_ShifterStopBitHigh = 0x3U }
- Define of STOP bit configuration.*
- enum `_flexio_shifter_start_bit` {

kFLEXIO_ShifterStartBitDisabledLoadDataOnEnable = 0x0U,

kFLEXIO_ShifterStartBitDisabledLoadDataOnShift = 0x1U,

kFLEXIO_ShifterStartBitLow = 0x2U,

kFLEXIO_ShifterStartBitHigh = 0x3U }

Define type of START bit configuration.

- enum `_flexio_shifter_buffer_type` {

kFLEXIO_ShifterBuffer = 0x0U,

kFLEXIO_ShifterBufferBitSwapped = 0x1U,

kFLEXIO_ShifterBufferByteSwapped = 0x2U,

kFLEXIO_ShifterBufferBitByteSwapped = 0x3U,

kFLEXIO_ShifterBufferNibbleByteSwapped = 0x4U,

kFLEXIO_ShifterBufferHalfWordSwapped = 0x5U,

kFLEXIO_ShifterBufferNibbleSwapped = 0x6U }

Define FlexIO shifter buffer type.

- enum `_flexio_gpio_direction` {

kFLEXIO_DigitalInput = 0U,

kFLEXIO_DigitalOutput = 1U }
- FLEXIO gpio direction definition.*
- enum `_flexio_pin_input_config` {

kFLEXIO_InputInterruptDisabled = 0x0U,

kFLEXIO_InputInterruptEnable = 0x1U,

kFLEXIO_FlagRisingEdgeEnable = 0x2U,

kFLEXIO_FlagFallingEdgeEnable = 0x4U }

FLEXIO gpio input config.

Functions

- void `FLEXIO_SetPinConfig` (FLEXIO_Type *base, uint32_t pin, `flexio_gpio_config_t` *config)

Configure a FLEXIO pin used by the board.

Variables

- FLEXIO_Type *const `s_flexioBases` []

Pointers to flexio bases for each instance.
- const `clock_ip_name_t s_flexioClocks` []

Pointers to flexio clocks for each instance.

Driver version

- #define **FSL_FLEXIO_DRIVER_VERSION** (MAKE_VERSION(2, 2, 2))
FlexIO driver version.

FlexIO Initialization and De-initialization

- void **FLEXIO_GetDefaultConfig** (**flexio_config_t** *userConfig)
Gets the default configuration to configure the FlexIO module.
- void **FLEXIO_Init** (**FLEXIO_Type** *base, const **flexio_config_t** *userConfig)
Configures the FlexIO with a FlexIO configuration.
- void **FLEXIO_Deinit** (**FLEXIO_Type** *base)
Gates the FlexIO clock.
- uint32_t **FLEXIOGetInstance** (**FLEXIO_Type** *base)
Get instance number for FLEXIO module.

FlexIO Basic Operation

- void **FLEXIO_Reset** (**FLEXIO_Type** *base)
Resets the FlexIO module.
- static void **FLEXIO_Enable** (**FLEXIO_Type** *base, bool enable)
Enables the FlexIO module operation.
- static uint32_t **FLEXIO_ReadPinInput** (**FLEXIO_Type** *base)
Reads the input data on each of the FlexIO pins.
- static uint8_t **FLEXIO_GetShifterState** (**FLEXIO_Type** *base)
Gets the current state pointer for state mode use.
- void **FLEXIO_SetShifterConfig** (**FLEXIO_Type** *base, uint8_t index, const **flexio_shifter_config_t** *shifterConfig)
Configures the shifter with the shifter configuration.
- void **FLEXIO_SetTimerConfig** (**FLEXIO_Type** *base, uint8_t index, const **flexio_timer_config_t** *timerConfig)
Configures the timer with the timer configuration.
- static void **FLEXIO_SetClockMode** (**FLEXIO_Type** *base, uint8_t index, **flexio_timer_decrement_source_t** clocksource)
This function set the value of the prescaler on flexio channels.

FlexIO Interrupt Operation

- static void **FLEXIO_EnableShifterStatusInterrupts** (**FLEXIO_Type** *base, uint32_t mask)
Enables the shifter status interrupt.
- static void **FLEXIO_DisableShifterStatusInterrupts** (**FLEXIO_Type** *base, uint32_t mask)
Disables the shifter status interrupt.
- static void **FLEXIO_EnableShifterErrorInterrupts** (**FLEXIO_Type** *base, uint32_t mask)
Enables the shifter error interrupt.
- static void **FLEXIO_DisableShifterErrorInterrupts** (**FLEXIO_Type** *base, uint32_t mask)
Disables the shifter error interrupt.

- static void **FLEXIO_EnableTimerStatusInterrupts** (FLEXIO_Type *base, uint32_t mask)
Enables the timer status interrupt.
- static void **FLEXIO_DisableTimerStatusInterrupts** (FLEXIO_Type *base, uint32_t mask)
Disables the timer status interrupt.

FlexIO Status Operation

- static uint32_t **FLEXIO_GetShifterStatusFlags** (FLEXIO_Type *base)
Gets the shifter status flags.
- static void **FLEXIO_ClearShifterStatusFlags** (FLEXIO_Type *base, uint32_t mask)
Clears the shifter status flags.
- static uint32_t **FLEXIO_GetShifterErrorFlags** (FLEXIO_Type *base)
Gets the shifter error flags.
- static void **FLEXIO_ClearShifterErrorFlags** (FLEXIO_Type *base, uint32_t mask)
Clears the shifter error flags.
- static uint32_t **FLEXIO_GetTimerStatusFlags** (FLEXIO_Type *base)
Gets the timer status flags.
- static void **FLEXIO_ClearTimerStatusFlags** (FLEXIO_Type *base, uint32_t mask)
Clears the timer status flags.

FlexIO DMA Operation

- static void **FLEXIO_EnableShifterStatusDMA** (FLEXIO_Type *base, uint32_t mask, bool enable)
Enables/disables the shifter status DMA.
- uint32_t **FLEXIO_GetShifterBufferAddress** (FLEXIO_Type *base, flexio_shifter_buffer_type_t type, uint8_t index)
Gets the shifter buffer address for the DMA transfer usage.
- status_t **FLEXIO_RegisterHandleIRQ** (void *base, void *handle, flexio_isr_t isr)
Registers the handle and the interrupt handler for the FlexIO-simulated peripheral.
- status_t **FLEXIO_UnregisterHandleIRQ** (void *base)
Unregisters the handle and the interrupt handler for the FlexIO-simulated peripheral.

GPIO Output Operations

- static void **FLEXIO_ClearPortOutput** (FLEXIO_Type *base, uint32_t mask)
Sets the output level of the multiple FLEXIO pins to the logic 0.
- static void **FLEXIO_SetPortOutput** (FLEXIO_Type *base, uint32_t mask)
Sets the output level of the multiple FLEXIO pins to the logic 1.
- static void **FLEXIO_TogglePortOutput** (FLEXIO_Type *base, uint32_t mask)
Reverses the current output logic of the multiple FLEXIO pins.
- static void **FLEXIO_PinWrite** (FLEXIO_Type *base, uint32_t pin, uint8_t output)
Sets the output level of the FLEXIO pins to the logic 1 or 0.
- static void **FLEXIO_EnablePinOutput** (FLEXIO_Type *base, uint32_t pin)
Enables the FLEXIO output pin function.

FLEXIO PIN Input Operations

- static uint32_t **FLEXIO_PinRead** (FLEXIO_Type *base, uint32_t pin)
Reads the current input value of the FLEXIO pin.
- static uint32_t **FLEXIO_GetPinStatus** (FLEXIO_Type *base, uint32_t pin)
Gets the FLEXIO input pin status.
- static void **FLEXIO_ClearPortStatus** (FLEXIO_Type *base, uint32_t mask)
Clears the multiple FLEXIO input pins status.

16.2.2 Data Structure Documentation

16.2.2.1 struct _flexio_config_

Data Fields

- bool **enableFlexio**
Enable/disable FlexIO module.
- bool **enableInDoze**
Enable/disable FlexIO operation in doze mode.
- bool **enableInDebug**
Enable/disable FlexIO operation in debug mode.
- bool **enableFastAccess**
Enable/disable fast access to FlexIO registers, fast access requires the FlexIO clock to be at least twice the frequency of the bus clock.

Field Documentation

(1) bool _flexio_config_::enableFastAccess

16.2.2.2 struct _flexio_timer_config

Data Fields

- uint32_t **triggerSelect**
The internal trigger selection number using MACROS.
- **flexio_timer_trigger_polarity_t triggerPolarity**
Trigger Polarity.
- **flexio_timer_trigger_source_t triggerSource**
Trigger Source, internal (see 'trgsel') or external.
- **flexio_pin_config_t pinConfig**
Timer Pin Configuration.
- uint32_t **pinSelect**
Timer Pin number Select.
- **flexio_pin_polarity_t pinPolarity**
Timer Pin Polarity.
- **flexio_timer_mode_t timerMode**
Timer work Mode.
- **flexio_timer_output_t timerOutput**
Configures the initial state of the Timer Output and

whether it is affected by the Timer reset.

- **flexio_timer_decrement_source_t timerDecrement**

Configures the source of the Timer decrement and the
source of the Shift clock.

- **flexio_timer_reset_condition_t timerReset**

Configures the condition that causes the timer counter
(and optionally the timer output) to be reset.

- **flexio_timer_disable_condition_t timerDisable**

Configures the condition that causes the Timer to be
disabled and stop decrementing.

- **flexio_timer_enable_condition_t timerEnable**

Configures the condition that causes the Timer to be
enabled and start decrementing.

- **flexio_timer_stop_bit_condition_t timerStop**

Timer STOP Bit generation.

- **flexio_timer_start_bit_condition_t timerStart**

Timer STRAT Bit generation.

- **uint32_t timerCompare**

Value for Timer Compare N Register.

Field Documentation

- (1) `uint32_t _flexio_timer_config::triggerSelect`
- (2) `flexio_timer_trigger_polarity_t _flexio_timer_config::triggerPolarity`
- (3) `flexio_timer_trigger_source_t _flexio_timer_config::triggerSource`
- (4) `flexio_pin_config_t _flexio_timer_config::pinConfig`
- (5) `uint32_t _flexio_timer_config::pinSelect`
- (6) `flexio_pin_polarity_t _flexio_timer_config::pinPolarity`
- (7) `flexio_timer_mode_t _flexio_timer_config::timerMode`
- (8) `flexio_timer_output_t _flexio_timer_config::timerOutput`
- (9) `flexio_timer_decrement_source_t _flexio_timer_config::timerDecrement`
- (10) `flexio_timer_reset_condition_t _flexio_timer_config::timerReset`
- (11) `flexio_timer_disable_condition_t _flexio_timer_config::timerDisable`
- (12) `flexio_timer_enable_condition_t _flexio_timer_config::timerEnable`
- (13) `flexio_timer_stop_bit_condition_t _flexio_timer_config::timerStop`
- (14) `flexio_timer_start_bit_condition_t _flexio_timer_config::timerStart`
- (15) `uint32_t _flexio_timer_config::timerCompare`

16.2.2.3 struct _flexio_shifter_config

Data Fields

- `uint32_t timerSelect`
Selects which Timer is used for controlling the logic/shift register and generating the Shift clock.
- `flexio_shifter_timer_polarity_t timerPolarity`
Timer Polarity.
- `flexio_pin_config_t pinConfig`
Shifter Pin Configuration.
- `uint32_t pinSelect`
Shifter Pin number Select.
- `flexio_pin_polarity_t pinPolarity`
Shifter Pin Polarity.
- `flexio_shifter_mode_t shifterMode`
Configures the mode of the Shifter.
- `uint32_t parallelWidth`
Configures the parallel width when using parallel mode.

- **flexio_shifter_input_source_t inputSource**
Selects the input source for the shifter.
- **flexio_shifter_stop_bit_t shifterStop**
Shifter STOP bit.
- **flexio_shifter_start_bit_t shifterStart**
Shifter START bit.

Field Documentation

- (1) **uint32_t _flexio_shifter_config::timerSelect**
- (2) **flexio_shifter_timer_polarity_t _flexio_shifter_config::timerPolarity**
- (3) **flexio_pin_config_t _flexio_shifter_config::pinConfig**
- (4) **uint32_t _flexio_shifter_config::pinSelect**
- (5) **flexio_pin_polarity_t _flexio_shifter_config::pinPolarity**
- (6) **flexio_shifter_mode_t _flexio_shifter_config::shifterMode**
- (7) **uint32_t _flexio_shifter_config::parallelWidth**
- (8) **flexio_shifter_input_source_t _flexio_shifter_config::inputSource**
- (9) **flexio_shifter_stop_bit_t _flexio_shifter_config::shifterStop**
- (10) **flexio_shifter_start_bit_t _flexio_shifter_config::shifterStart**

16.2.2.4 struct _flexio_gpio_config

Each pin can only be configured as either an output pin or an input pin at a time. If configured as an input pin, use `inputConfig` param. If configured as an output pin, use `outputLogic`.

Data Fields

- **flexio_gpio_direction_t pinDirection**
FLEXIO pin direction, input or output.
- **uint8_t outputLogic**
Set a default output logic, which has no use in input.
- **uint8_t inputConfig**
Set an input config.

16.2.3 Macro Definition Documentation

16.2.3.1 `#define FSL_FLEXIO_DRIVER_VERSION (MAKE_VERSION(2, 2, 2))`

16.2.3.2 `#define FLEXIO_TIMER_TRIGGER_SEL_PININPUT(x) ((uint32_t)(x) << 1U)`

16.2.4 Typedef Documentation

16.2.4.1 `typedef enum _flexio_timer_trigger_polarity flexio_timer_trigger_polarity_t`

16.2.4.2 `typedef enum _flexio_timer_trigger_source flexio_timer_trigger_source_t`

16.2.4.3 `typedef enum _flexio_pin_config flexio_pin_config_t`

16.2.4.4 `typedef enum _flexio_pin_polarity flexio_pin_polarity_t`

16.2.4.5 `typedef enum _flexio_timer_mode flexio_timer_mode_t`

16.2.4.6 `typedef enum _flexio_timer_output flexio_timer_output_t`

16.2.4.7 `typedef enum _flexio_timer_decrement_source flexio_timer_decrement_source_t`

16.2.4.8 `typedef enum _flexio_timer_reset_condition flexio_timer_reset_condition_t`

16.2.4.9 `typedef enum _flexio_timer_disable_condition flexio_timer_disable_condition_t`

16.2.4.10 `typedef enum _flexio_timer_enable_condition flexio_timer_enable_condition_t`

16.2.4.11 `typedef enum _flexio_timer_stop_bit_condition flexio_timer_stop_bit_condition_t`

16.2.4.12 `typedef enum _flexio_timer_start_bit_condition flexio_timer_start_bit_condition_t`

16.2.4.13 `typedef enum _flexio_shifter_timer_polarity flexio_shifter_timer_polarity_t`

16.2.4.14 `typedef enum _flexio_shifter_mode flexio_shifter_mode_t`

16.2.4.15 `typedef enum _flexio_shifter_input_source flexio_shifter_input_source_t`

16.2.4.16 `typedef enum _flexio_shifter_stop_bit flexio_shifter_stop_bit_t`

16.2.4.17 `typedef enum _flexio_shifter_start_bit flexio_shifter_start_bit_t`

16.2.4.18 `typedef struct _flexio_config flexio_config_t`

16.2.4.19 `typedef struct _flexio_timer_config flexio_timer_config_t`

16.2.4.20 `typedef struct _flexio_shifter_config flexio_shifter_config_t`

16.2.4.22 `typedef void(* flexio_isr_t)(void *base, void *handle)`

16.2.5 Enumeration Type Documentation

16.2.5.1 `enum _flexio_timer_trigger_polarity`

Enumerator

kFLEXIO_TimerTriggerPolarityActiveHigh Active high.
kFLEXIO_TimerTriggerPolarityActiveLow Active low.

16.2.5.2 `enum _flexio_timer_trigger_source`

Enumerator

kFLEXIO_TimerTriggerSourceExternal External trigger selected.
kFLEXIO_TimerTriggerSourceInternal Internal trigger selected.

16.2.5.3 `enum _flexio_pin_config`

Enumerator

kFLEXIO_PinConfigOutputDisabled Pin output disabled.
kFLEXIO_PinConfigOpenDrainOrBidirection Pin open drain or bidirectional output enable.
kFLEXIO_PinConfigBidirectionOutputData Pin bidirectional output data.
kFLEXIO_PinConfigOutput Pin output.

16.2.5.4 `enum _flexio_pin_polarity`

Enumerator

kFLEXIO_PinActiveHigh Active high.
kFLEXIO_PinActiveLow Active low.

16.2.5.5 `enum _flexio_timer_mode`

Enumerator

kFLEXIO_TimerModeDisabled Timer Disabled.
kFLEXIO_TimerModeDual8BitBaudBit Dual 8-bit counters baud/bit mode.
kFLEXIO_TimerModeDual8BitPWM Dual 8-bit counters PWM mode.
kFLEXIO_TimerModeSingle16Bit Single 16-bit counter mode.

16.2.5.6 enum _flexio_timer_output

Enumerator

- kFLEXIO_TimerOutputOneNotAffectedByReset*** Logic one when enabled and is not affected by timer reset.
- kFLEXIO_TimerOutputZeroNotAffectedByReset*** Logic zero when enabled and is not affected by timer reset.
- kFLEXIO_TimerOutputOneAffectedByReset*** Logic one when enabled and on timer reset.
- kFLEXIO_TimerOutputZeroAffectedByReset*** Logic zero when enabled and on timer reset.

16.2.5.7 enum _flexio_timer_decrement_source

Enumerator

- kFLEXIO_TimerDecSrcOnFlexIOClockShiftTimerOutput*** Decrement counter on FlexIO clock, Shift clock equals Timer output.
- kFLEXIO_TimerDecSrcOnTriggerInputShiftTimerOutput*** Decrement counter on Trigger input (both edges), Shift clock equals Timer output.
- kFLEXIO_TimerDecSrcOnPinInputShiftPinInput*** Decrement counter on Pin input (both edges), Shift clock equals Pin input.
- kFLEXIO_TimerDecSrcOnTriggerInputShiftTriggerInput*** Decrement counter on Trigger input (both edges), Shift clock equals Trigger input.
- kFLEXIO_TimerDecSrcDiv16OnFlexIOClockShiftTimerOutput*** Decrement counter on FlexIO clock divided by 16, Shift clock equals Timer output.
- kFLEXIO_TimerDecSrcDiv256OnFlexIOClockShiftTimerOutput*** Decrement counter on FlexIO clock divided by 256, Shift clock equals Timer output.
- kFLEXIO_TimerRisSrcOnPinInputShiftPinInput*** Decrement counter on Pin input (rising edges), Shift clock equals Pin input.
- kFLEXIO_TimerRisSrcOnTriggerInputShiftTriggerInput*** Decrement counter on Trigger input (rising edges), Shift clock equals Trigger input.

16.2.5.8 enum _flexio_timer_reset_condition

Enumerator

- kFLEXIO_TimerResetNever*** Timer never reset.
- kFLEXIO_TimerResetOnTimerPinEqualToTimerOutput*** Timer reset on Timer Pin equal to Timer Output.
- kFLEXIO_TimerResetOnTimerTriggerEqualToTimerOutput*** Timer reset on Timer Trigger equal to Timer Output.
- kFLEXIO_TimerResetOnTimerPinRisingEdge*** Timer reset on Timer Pin rising edge.
- kFLEXIO_TimerResetOnTimerTriggerRisingEdge*** Timer reset on Trigger rising edge.
- kFLEXIO_TimerResetOnTimerTriggerBothEdge*** Timer reset on Trigger rising or falling edge.

16.2.5.9 enum _flexio_timer_disable_condition

Enumerator

- kFLEXIO_TimerDisableNever*** Timer never disabled.
- kFLEXIO_TimerDisableOnPreTimerDisable*** Timer disabled on Timer N-1 disable.
- kFLEXIO_TimerDisableOnTimerCompare*** Timer disabled on Timer compare.
- kFLEXIO_TimerDisableOnTimerCompareTriggerLow*** Timer disabled on Timer compare and Trigger Low.
- kFLEXIO_TimerDisableOnPinBothEdge*** Timer disabled on Pin rising or falling edge.
- kFLEXIO_TimerDisableOnPinBothEdgeTriggerHigh*** Timer disabled on Pin rising or falling edge provided Trigger is high.
- kFLEXIO_TimerDisableOnTriggerFallingEdge*** Timer disabled on Trigger falling edge.

16.2.5.10 enum _flexio_timer_enable_condition

Enumerator

- kFLEXIO_TimerEnabledAlways*** Timer always enabled.
- kFLEXIO_TimerEnableOnPrevTimerEnable*** Timer enabled on Timer N-1 enable.
- kFLEXIO_TimerEnableOnTriggerHigh*** Timer enabled on Trigger high.
- kFLEXIO_TimerEnableOnTriggerHighPinHigh*** Timer enabled on Trigger high and Pin high.
- kFLEXIO_TimerEnableOnPinRisingEdge*** Timer enabled on Pin rising edge.
- kFLEXIO_TimerEnableOnPinRisingEdgeTriggerHigh*** Timer enabled on Pin rising edge and Trigger high.
- kFLEXIO_TimerEnableOnTriggerRisingEdge*** Timer enabled on Trigger rising edge.
- kFLEXIO_TimerEnableOnTriggerBothEdge*** Timer enabled on Trigger rising or falling edge.

16.2.5.11 enum _flexio_timer_stop_bit_condition

Enumerator

- kFLEXIO_TimerStopBitDisabled*** Stop bit disabled.
- kFLEXIO_TimerStopBitEnableOnTimerCompare*** Stop bit is enabled on timer compare.
- kFLEXIO_TimerStopBitEnableOnTimerDisable*** Stop bit is enabled on timer disable.
- kFLEXIO_TimerStopBitEnableOnTimerCompareDisable*** Stop bit is enabled on timer compare and timer disable.

16.2.5.12 enum _flexio_timer_start_bit_condition

Enumerator

- kFLEXIO_TimerStartBitDisabled*** Start bit disabled.
- kFLEXIO_TimerStartBitEnabled*** Start bit enabled.

16.2.5.13 enum _flexio_timer_output_state

Enumerator

kFLEXIO_PwmLow The output state of PWM channel is low.

kFLEXIO_PwmHigh The output state of PWM channel is high.

16.2.5.14 enum _flexio_shifter_timer_polarity

Enumerator

kFLEXIO_ShifterTimerPolarityOnPositive Shift on positive edge of shift clock.

kFLEXIO_ShifterTimerPolarityOnNegative Shift on negative edge of shift clock.

16.2.5.15 enum _flexio_shifter_mode

Enumerator

kFLEXIO_ShifterDisabled Shifter is disabled.

kFLEXIO_ShifterModeReceive Receive mode.

kFLEXIO_ShifterModeTransmit Transmit mode.

kFLEXIO_ShifterModeMatchStore Match store mode.

kFLEXIO_ShifterModeMatchContinuous Match continuous mode.

kFLEXIO_ShifterModeState SHIFTBUF contents are used for storing programmable state attributes.

kFLEXIO_ShifterModeLogic SHIFTBUF contents are used for implementing programmable logic look up table.

16.2.5.16 enum _flexio_shifter_input_source

Enumerator

kFLEXIO_ShifterInputFromPin Shifter input from pin.

kFLEXIO_ShifterInputFromNextShifterOutput Shifter input from Shifter N+1.

16.2.5.17 enum _flexio_shifter_stop_bit

Enumerator

kFLEXIO_ShifterStopBitDisable Disable shifter stop bit.

kFLEXIO_ShifterStopBitLow Set shifter stop bit to logic low level.

kFLEXIO_ShifterStopBitHigh Set shifter stop bit to logic high level.

16.2.5.18 enum _flexio_shifter_start_bit

Enumerator

- kFLEXIO_ShifterStartBitDisabledLoadDataOnEnable*** Disable shifter start bit, transmitter loads data on enable.
- kFLEXIO_ShifterStartBitDisabledLoadDataOnShift*** Disable shifter start bit, transmitter loads data on first shift.
- kFLEXIO_ShifterStartBitLow*** Set shifter start bit to logic low level.
- kFLEXIO_ShifterStartBitHigh*** Set shifter start bit to logic high level.

16.2.5.19 enum _flexio_shifter_buffer_type

Enumerator

- kFLEXIO_ShifterBuffer*** Shifter Buffer N Register.
- kFLEXIO_ShifterBufferBitSwapped*** Shifter Buffer N Bit Byte Swapped Register.
- kFLEXIO_ShifterBufferByteSwapped*** Shifter Buffer N Byte Swapped Register.
- kFLEXIO_ShifterBufferBitByteSwapped*** Shifter Buffer N Bit Swapped Register.
- kFLEXIO_ShifterBufferNibbleByteSwapped*** Shifter Buffer N Nibble Byte Swapped Register.
- kFLEXIO_ShifterBufferHalfWordSwapped*** Shifter Buffer N Half Word Swapped Register.
- kFLEXIO_ShifterBufferNibbleSwapped*** Shifter Buffer N Nibble Swapped Register.

16.2.5.20 enum _flexio_gpio_direction

Enumerator

- kFLEXIO_DigitalInput*** Set current pin as digital input.
- kFLEXIO_DigitalOutput*** Set current pin as digital output.

16.2.5.21 enum _flexio_pin_input_config

Enumerator

- kFLEXIO_InputInterruptDisabled*** Interrupt request is disabled.
- kFLEXIO_InputInterruptEnable*** Interrupt request is enable.
- kFLEXIO_FlagRisingEdgeEnable*** Input pin flag on rising edge.
- kFLEXIO_FlagFallingEdgeEnable*** Input pin flag on falling edge.

16.2.6 Function Documentation

16.2.6.1 void FLEXIO_GetDefaultConfig (flexio_config_t * userConfig)

The configuration can used directly to call the FLEXIO_Configure().

Example:

```
flexio_config_t config;
FLEXIO_GetDefaultConfig(&config);
```

Parameters

<i>userConfig</i>	pointer to flexio_config_t structure
-------------------	--------------------------------------

16.2.6.2 void FLEXIO_Init (FLEXIO_Type * *base*, const flexio_config_t * *userConfig*)

The configuration structure can be filled by the user or be set with default values by [FLEXIO_GetDefaultConfig\(\)](#).

Example

```
flexio_config_t config = {
.enableFlexio = true,
.enableInDoze = false,
.enableInDebug = true,
.enableFastAccess = false
};
FLEXIO_Configure(base, &config);
```

Parameters

<i>base</i>	FlexIO peripheral base address
<i>userConfig</i>	pointer to flexio_config_t structure

16.2.6.3 void FLEXIO_Deinit (FLEXIO_Type * *base*)

Call this API to stop the FlexIO clock.

Note

After calling this API, call the FLEXO_Init to use the FlexIO module.

Parameters

<i>base</i>	FlexIO peripheral base address
-------------	--------------------------------

16.2.6.4 uint32_t FLEXIO_GetInstance (FLEXIO_Type * *base*)

Parameters

<i>base</i>	FLEXIO peripheral base address.
-------------	---------------------------------

16.2.6.5 void FLEXIO_Reset (FLEXIO_Type * *base*)

Parameters

<i>base</i>	FlexIO peripheral base address
-------------	--------------------------------

16.2.6.6 static void FLEXIO_Enable (FLEXIO_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	FlexIO peripheral base address
<i>enable</i>	true to enable, false to disable.

16.2.6.7 static uint32_t FLEXIO_ReadPinInput (FLEXIO_Type * *base*) [inline], [static]

Parameters

<i>base</i>	FlexIO peripheral base address
-------------	--------------------------------

Returns

FlexIO pin input data

16.2.6.8 static uint8_t FLEXIO_GetShifterState (FLEXIO_Type * *base*) [inline], [static]

Parameters

<i>base</i>	FlexIO peripheral base address
-------------	--------------------------------

Returns

current State pointer

16.2.6.9 void FLEXIO_SetShifterConfig (FLEXIO_Type * *base*, uint8_t *index*, const flexio_shifter_config_t * *shifterConfig*)

The configuration structure covers both the SHIFTCTL and SHIFTCFG registers. To configure the shifter to the proper mode, select which timer controls the shifter to shift, whether to generate start bit/stop bit, and the polarity of start bit and stop bit.

Example

```
flexio_shifter_config_t config = {
    .timerSelect = 0,
    .timerPolarity = kFLEXIO_ShifterTimerPolarityOnPositive,
    .pinConfig = kFLEXIO_PinConfigOpenDrainOrBidirection,
    .pinPolarity = kFLEXIO_PinActiveLow,
    .shifterMode = kFLEXIO_ShifterModeTransmit,
    .inputSource = kFLEXIO_ShifterInputFromPin,
    .shifterStop = kFLEXIO_ShifterStopBitHigh,
    .shifterStart = kFLEXIO_ShifterStartBitLow
};
FLEXIO_SetShifterConfig(base, &config);
```

Parameters

<i>base</i>	FlexIO peripheral base address
<i>index</i>	Shifter index
<i>shifterConfig</i>	Pointer to flexio_shifter_config_t structure

16.2.6.10 void FLEXIO_SetTimerConfig (FLEXIO_Type * *base*, uint8_t *index*, const flexio_timer_config_t * *timerConfig*)

The configuration structure covers both the TIMCTL and TIMCFG registers. To configure the timer to the proper mode, select trigger source for timer and the timer pin output and the timing for timer.

Example

```
flexio_timer_config_t config = {
    .triggerSelect = FLEXIO_TIMER_TRIGGER_SEL_SHIFTnSTAT(0),
    .triggerPolarity = kFLEXIO_TimerTriggerPolarityActiveLow,
    .triggerSource = kFLEXIO_TimerTriggerSourceInternal,
```

```

.pinConfig = kFLEXIO_PinConfigOpenDrainOrBidirection,
.pinSelect = 0,
.pinPolarity = kFLEXIO_PinActiveHigh,
.timerMode = kFLEXIO_TimerModeDual8BitBaudBit,
.timerOutput = kFLEXIO_TimerOutputZeroNotAffectedByReset,
.timerDecrement = kFLEXIO_TimerDecSrcOnFlexIOClockShiftTimerOutput

,
.timerReset = kFLEXIO_TimerResetOnTimerPinEqualToTimerOutput,
.timerDisable = kFLEXIO_TimerDisableOnTimerCompare,
.timerEnable = kFLEXIO_TimerEnableOnTriggerHigh,
.timerStop = kFLEXIO_TimerStopBitEnableOnTimerDisable,
.timerStart = kFLEXIO_TimerStartBitEnabled
};

FLEXIO_SetTimerConfig(base, &config);

```

Parameters

<i>base</i>	FlexIO peripheral base address
<i>index</i>	Timer index
<i>timerConfig</i>	Pointer to the flexio_timer_config_t structure

16.2.6.11 static void FLEXIO_SetClockMode (FLEXIO_Type * *base*, uint8_t *index*, flexio_timer_decrement_source_t *clocksource*) [inline], [static]

Parameters

<i>base</i>	Pointer to the FlexIO simulated peripheral type.
<i>index</i>	Timer index
<i>clocksource</i>	Set clock value

16.2.6.12 static void FLEXIO_EnableShifterStatusInterrupts (FLEXIO_Type * *base*, uint32_t *mask*) [inline], [static]

The interrupt generates when the corresponding SSF is set.

Parameters

<i>base</i>	FlexIO peripheral base address
<i>mask</i>	The shifter status mask which can be calculated by $(1 \ll \text{shifter index})$

Note

For multiple shifter status interrupt enable, for example, two shifter status enable, can calculate the mask by using $((1 \ll \text{shifter index}0) | (1 \ll \text{shifter index}1))$

16.2.6.13 static void FLEXIO_DisableShifterStatusInterrupts (**FLEXIO_Type** * *base*, **uint32_t** *mask*) [inline], [static]

The interrupt won't generate when the corresponding SSF is set.

Parameters

<i>base</i>	FlexIO peripheral base address
<i>mask</i>	The shifter status mask which can be calculated by ($1 << \text{shifter index}$)

Note

For multiple shifter status interrupt enable, for example, two shifter status enable, can calculate the mask by using $((1 << \text{shifter index}0) | (1 << \text{shifter index}1))$

16.2.6.14 static void FLEXIO_EnableShifterErrorInterrupts (FLEXIO_Type * *base*, uint32_t *mask*) [inline], [static]

The interrupt generates when the corresponding SEF is set.

Parameters

<i>base</i>	FlexIO peripheral base address
<i>mask</i>	The shifter error mask which can be calculated by ($1 << \text{shifter index}$)

Note

For multiple shifter error interrupt enable, for example, two shifter error enable, can calculate the mask by using $((1 << \text{shifter index}0) | (1 << \text{shifter index}1))$

16.2.6.15 static void FLEXIO_DisableShifterErrorInterrupts (FLEXIO_Type * *base*, uint32_t *mask*) [inline], [static]

The interrupt won't generate when the corresponding SEF is set.

Parameters

<i>base</i>	FlexIO peripheral base address
<i>mask</i>	The shifter error mask which can be calculated by ($1 << \text{shifter index}$)

Note

For multiple shifter error interrupt enable, for example, two shifter error enable, can calculate the mask by using $((1 << \text{shifter index}0) | (1 << \text{shifter index}1))$

**16.2.6.16 static void FLEXIO_EnableTimerStatusInterrupts (FLEXIO_Type * *base*,
 uint32_t *mask*) [inline], [static]**

The interrupt generates when the corresponding SSF is set.

Parameters

<i>base</i>	FlexIO peripheral base address
<i>mask</i>	The timer status mask which can be calculated by ($1 << \text{timer index}$)

Note

For multiple timer status interrupt enable, for example, two timer status enable, can calculate the mask by using $((1 << \text{timer index}0) | (1 << \text{timer index}1))$

16.2.6.17 static void FLEXIO_DisableTimerStatusInterrupts (FLEXIO_Type * *base*, uint32_t *mask*) [inline], [static]

The interrupt won't generate when the corresponding SSF is set.

Parameters

<i>base</i>	FlexIO peripheral base address
<i>mask</i>	The timer status mask which can be calculated by ($1 << \text{timer index}$)

Note

For multiple timer status interrupt enable, for example, two timer status enable, can calculate the mask by using $((1 << \text{timer index}0) | (1 << \text{timer index}1))$

16.2.6.18 static uint32_t FLEXIO_GetShifterStatusFlags (FLEXIO_Type * *base*) [inline], [static]

Parameters

<i>base</i>	FlexIO peripheral base address
-------------	--------------------------------

Returns

Shifter status flags

16.2.6.19 static void FLEXIO_ClearShifterStatusFlags (FLEXIO_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	FlexIO peripheral base address
<i>mask</i>	The shifter status mask which can be calculated by ($1 << \text{shifter index}$)

Note

For clearing multiple shifter status flags, for example, two shifter status flags, can calculate the mask by using $((1 << \text{shifter index}0) | (1 << \text{shifter index}1))$

16.2.6.20 static uint32_t FLEXIO_GetShifterErrorFlags (FLEXIO_Type * *base*) [inline], [static]

Parameters

<i>base</i>	FlexIO peripheral base address
-------------	--------------------------------

Returns

Shifter error flags

16.2.6.21 static void FLEXIO_ClearShifterErrorFlags (FLEXIO_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	FlexIO peripheral base address
<i>mask</i>	The shifter error mask which can be calculated by ($1 << \text{shifter index}$)

Note

For clearing multiple shifter error flags, for example, two shifter error flags, can calculate the mask by using $((1 << \text{shifter index}0) | (1 << \text{shifter index}1))$

16.2.6.22 static uint32_t FLEXIO_GetTimerStatusFlags (FLEXIO_Type * *base*) [inline], [static]

Parameters

<i>base</i>	FlexIO peripheral base address
-------------	--------------------------------

Returns

Timer status flags

16.2.6.23 static void FLEXIO_ClearTimerStatusFlags (**FLEXIO_Type** * *base*, **uint32_t** *mask*) [inline], [static]

Parameters

<i>base</i>	FlexIO peripheral base address
<i>mask</i>	The timer status mask which can be calculated by $(1 << \text{timer index})$

Note

For clearing multiple timer status flags, for example, two timer status flags, can calculate the mask by using $((1 << \text{timer index}0) | (1 << \text{timer index}1))$

16.2.6.24 static void FLEXIO_EnableShifterStatusDMA (**FLEXIO_Type** * *base*, **uint32_t** *mask*, **bool enable**) [inline], [static]

The DMA request generates when the corresponding SSF is set.

Note

For multiple shifter status DMA enables, for example, calculate the mask by using $((1 << \text{shifter index}0) | (1 << \text{shifter index}1))$

Parameters

<i>base</i>	FlexIO peripheral base address
<i>mask</i>	The shifter status mask which can be calculated by $(1 << \text{shifter index})$

<i>enable</i>	True to enable, false to disable.
---------------	-----------------------------------

16.2.6.25 **uint32_t FLEXIO_GetShifterBufferAddress (FLEXIO_Type * *base*, flexio_shifter_buffer_type_t *type*, uint8_t *index*)**

Parameters

<i>base</i>	FlexIO peripheral base address
<i>type</i>	Shifter type of flexio_shifter_buffer_type_t
<i>index</i>	Shifter index

Returns

Corresponding shifter buffer index

16.2.6.26 **status_t FLEXIO_RegisterHandleIRQ (void * *base*, void * *handle*, flexio_isr_t *isr*)**

Parameters

<i>base</i>	Pointer to the FlexIO simulated peripheral type.
<i>handle</i>	Pointer to the handler for FlexIO simulated peripheral.
<i>isr</i>	FlexIO simulated peripheral interrupt handler.

Return values

<i>kStatus_Success</i>	Successfully create the handle.
<i>kStatus_OutOfRange</i>	The FlexIO type/handle/ISR table out of range.

16.2.6.27 **status_t FLEXIO_UnregisterHandleIRQ (void * *base*)**

Parameters

<i>base</i>	Pointer to the FlexIO simulated peripheral type.
-------------	--------------------------------------------------

Return values

<i>kStatus_Success</i>	Successfully create the handle.
<i>kStatus_OutOfRange</i>	The FlexIO type/handle/ISR table out of range.

16.2.6.28 void FLEXIO_SetPinConfig (**FLEXIO_Type** * *base*, **uint32_t** *pin*, **flexio_gpio_config_t** * *config*)

To Config the FLEXIO PIN, define a pin configuration, as either input or output, in the user file. Then, call the [FLEXIO_SetPinConfig\(\)](#) function.

This is an example to define an input pin or an output pin configuration.

```
* Define a digital input pin configuration,
* flexio_gpio_config_t config =
* {
*   kFLEXIO_DigitalInput,
*   OU,
*   kFLEXIO_FlagRisingEdgeEnable |
*     kFLEXIO_InputInterruptEnable,
* }
* Define a digital output pin configuration,
* flexio_gpio_config_t config =
* {
*   kFLEXIO_DigitalOutput,
*   OU,
*   OU
* }
```

Parameters

<i>base</i>	FlexIO peripheral base address
<i>pin</i>	FLEXIO pin number.
<i>config</i>	FLEXIO pin configuration pointer.

16.2.6.29 static void FLEXIO_ClearPortOutput (**FLEXIO_Type** * *base*, **uint32_t** *mask*) [**inline**], [**static**]

Parameters

<i>base</i>	FlexIO peripheral base address
<i>mask</i>	FLEXIO pin number mask

16.2.6.30 static void FLEXIO_SetPortOutput (**FLEXIO_Type** * *base*, **uint32_t** *mask*) [**inline**], [**static**]

Parameters

<i>base</i>	FlexIO peripheral base address
<i>mask</i>	FLEXIO pin number mask

**16.2.6.31 static void FLEXIO_TogglePortOutput (FLEXIO_Type * *base*, uint32_t *mask*)
[inline], [static]**

Parameters

<i>base</i>	FlexIO peripheral base address
<i>mask</i>	FLEXIO pin number mask

16.2.6.32 static void FLEXIO_PinWrite (FLEXIO_Type * *base*, uint32_t *pin*, uint8_t *output*) [inline], [static]

Parameters

<i>base</i>	FlexIO peripheral base address
<i>pin</i>	FLEXIO pin number.
<i>output</i>	FLEXIO pin output logic level. <ul style="list-style-type: none"> • 0: corresponding pin output low-logic level. • 1: corresponding pin output high-logic level.

**16.2.6.33 static void FLEXIO_EnablePinOutput (FLEXIO_Type * *base*, uint32_t *pin*)
[inline], [static]**

Parameters

<i>base</i>	FlexIO peripheral base address
<i>pin</i>	FLEXIO pin number.

**16.2.6.34 static uint32_t FLEXIO_PinRead (FLEXIO_Type * *base*, uint32_t *pin*)
[inline], [static]**

Parameters

<i>base</i>	FlexIO peripheral base address
<i>pin</i>	FLEXIO pin number.

Return values

<i>FLEXIO</i>	port input value <ul style="list-style-type: none"> • 0: corresponding pin input low-logic level. • 1: corresponding pin input high-logic level.
---------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

16.2.6.35 static uint32_t FLEXIO_GetPinStatus (**FLEXIO_Type** * *base*, **uint32_t** *pin*) [**inline**], [**static**]

Parameters

<i>base</i>	FlexIO peripheral base address
<i>pin</i>	FLEXIO pin number.

Return values

<i>FLEXIO</i>	port input status <ul style="list-style-type: none"> • 0: corresponding pin input capture no status. • 1: corresponding pin input capture rising or falling edge.
---------------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

16.2.6.36 static void FLEXIO_ClearPortStatus (**FLEXIO_Type** * *base*, **uint32_t** *mask*) [**inline**], [**static**]

Parameters

<i>base</i>	FlexIO peripheral base address
<i>mask</i>	FLEXIO pin number mask

16.2.7 Variable Documentation

16.2.7.1 `FLEXIO_Type* const s_flexioBases[]`

16.2.7.2 `const clock_ip_name_t s_flexioClocks[]`

16.3 FlexIO I2C Master Driver

16.3.1 Overview

The MCUXpresso SDK provides a peripheral driver for I2C master function using Flexible I/O module of MCUXpresso SDK devices.

The FlexIO I2C master driver includes functional APIs and transactional APIs.

Functional APIs target low level APIs. Functional APIs can be used for the FlexIO I2C master initialization/configuration/operation for the optimization/customization purpose. Using the functional APIs requires the knowledge of the FlexIO I2C master peripheral and how to organize functional APIs to meet the application requirements. The FlexIO I2C master functional operation groups provide the functional APIs set.

Transactional APIs target high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code using the functional APIs or accessing the hardware registers.

Transactional APIs support an asynchronous transfer. This means that the functions [FLEXIO_I2C_MasterTransferNonBlocking\(\)](#) set up the interrupt non-blocking transfer. When the transfer completes, the upper layer is notified through a callback function with the kStatus_Success status.

16.3.2 Typical use case

16.3.2.1 FlexIO I2C master transfer using an interrupt method

```
flexio_i2c_master_handle_t g_m_handle;
flexio_i2c_master_config_t masterConfig;
flexio_i2c_master_transfer_t masterXfer;
volatile bool completionFlag = false;
const uint8_t sendData[] = [.....];
FLEXIO_I2C_Type i2cDev;

void FLEXIO_I2C_MasterCallback(FLEXIO_I2C_Type *base, status_t status, void *
    userData)
{
    userData = userData;

    if (kStatus_Success == status)
    {
        completionFlag = true;
    }
}

void main(void)
{
    //...

    FLEXIO_I2C_MasterGetDefaultConfig(&masterConfig);

    FLEXIO_I2C_MasterInit(&i2cDev, &user_config);
    FLEXIO_I2C_MasterTransferCreateHandle(&i2cDev, &g_m_handle,
        FLEXIO_I2C_MasterCallback, NULL);
}
```

```

// Prepares to send.
masterXfer.slaveAddress = g_accel_address[0];
masterXfer.direction = kI2C_Read;
masterXfer.subaddress = &who_am_i_reg;
masterXfer.subaddressSize = 1;
masterXfer.data = &who_am_i_value;
masterXfer.dataSize = 1;
masterXfer.flags = kI2C_TransferDefaultFlag;

// Sends out.
FLEXIO_I2C_MasterTransferNonBlocking(&i2cDev, &g_m_handle, &
    masterXfer);

// Wait for sending is complete.
while (!completionFlag)
{
}

// ...
}

```

Data Structures

- struct [_flexio_i2c_type](#)
Define FlexIO I2C master access structure typedef. [More...](#)
- struct [_flexio_i2c_master_config](#)
Define FlexIO I2C master user configuration structure. [More...](#)
- struct [_flexio_i2c_master_transfer](#)
Define FlexIO I2C master transfer structure. [More...](#)
- struct [_flexio_i2c_master_handle](#)
Define FlexIO I2C master handle structure. [More...](#)

Macros

- #define [I2C_RETRY_TIMES](#) 0U /* Define to zero means keep waiting until the flag is assert/deassert. */
Retry times for waiting flag.

Typedefs

- typedef enum [_flexio_i2c_direction](#) [flexio_i2c_direction_t](#)
Direction of master transfer.
- typedef struct [_flexio_i2c_type](#) [FLEXIO_I2C_Type](#)
Define FlexIO I2C master access structure typedef.
- typedef struct [_flexio_i2c_master_config](#) [flexio_i2c_master_config_t](#)
Define FlexIO I2C master user configuration structure.
- typedef struct [_flexio_i2c_master_transfer](#) [flexio_i2c_master_transfer_t](#)
Define FlexIO I2C master transfer structure.

- **typedef struct**
`_flexio_i2c_master_handle flexio_i2c_master_handle_t`
FlexIO I2C master handle typedef.
- **typedef void(* flexio_i2c_master_transfer_callback_t)(FLEXIO_I2C_Type *base, flexio_i2c_master_handle_t *handle, status_t status, void *userData)**
FlexIO I2C master transfer callback typedef.

Enumerations

- **enum {**
`kStatus_FLEXIO_I2C_Busy = MAKE_STATUS(kStatusGroup_FLEXIO_I2C, 0),`
`kStatus_FLEXIO_I2C_Idle = MAKE_STATUS(kStatusGroup_FLEXIO_I2C, 1),`
`kStatus_FLEXIO_I2C_Nak = MAKE_STATUS(kStatusGroup_FLEXIO_I2C, 2),`
`kStatus_FLEXIO_I2C_Timeout = MAKE_STATUS(kStatusGroup_FLEXIO_I2C, 3) }`
FlexIO I2C transfer status.
- **enum _flexio_i2c_master_interrupt {**
`kFLEXIO_I2C_TxEmptyInterruptEnable = 0x1U,`
`kFLEXIO_I2C_RxFullInterruptEnable = 0x2U }`
Define FlexIO I2C master interrupt mask.
- **enum _flexio_i2c_master_status_flags {**
`kFLEXIO_I2C_TxEmptyFlag = 0x1U,`
`kFLEXIO_I2C_RxFullFlag = 0x2U,`
`kFLEXIO_I2C_ReceiveNakFlag = 0x4U }`
Define FlexIO I2C master status mask.
- **enum _flexio_i2c_direction {**
`kFLEXIO_I2C_Write = 0x0U,`
`kFLEXIO_I2C_Read = 0x1U }`
Direction of master transfer.

Driver version

- **#define FSL_FLEXIO_I2C_MASTER_DRIVER_VERSION (MAKE_VERSION(2, 5, 0))**

Initialization and deinitialization

- **status_t FLEXIO_I2C_CheckForBusyBus (FLEXIO_I2C_Type *base)**
Make sure the bus isn't already pulled down.
- **status_t FLEXIO_I2C_MasterInit (FLEXIO_I2C_Type *base, flexio_i2c_master_config_t *masterConfig, uint32_t srcClock_Hz)**
Ungates the FlexIO clock, resets the FlexIO module, and configures the FlexIO I2C hardware configuration.
- **void FLEXIO_I2C_MasterDeinit (FLEXIO_I2C_Type *base)**
De-initializes the FlexIO I2C master peripheral.
- **void FLEXIO_I2C_MasterGetDefaultConfig (flexio_i2c_master_config_t *masterConfig)**
Gets the default configuration to configure the FlexIO module.

- static void **FLEXIO_I2C_MasterEnable** (**FLEXIO_I2C_Type** *base, bool enable)
Enables/disables the FlexIO module operation.

Status

- uint32_t **FLEXIO_I2C_MasterGetStatusFlags** (**FLEXIO_I2C_Type** *base)
Gets the FlexIO I2C master status flags.
- void **FLEXIO_I2C_MasterClearStatusFlags** (**FLEXIO_I2C_Type** *base, uint32_t mask)
Clears the FlexIO I2C master status flags.

Interrupts

- void **FLEXIO_I2C_MasterEnableInterrupts** (**FLEXIO_I2C_Type** *base, uint32_t mask)
Enables the FlexIO i2c master interrupt requests.
- void **FLEXIO_I2C_MasterDisableInterrupts** (**FLEXIO_I2C_Type** *base, uint32_t mask)
Disables the FlexIO I2C master interrupt requests.

Bus Operations

- void **FLEXIO_I2C_MasterSetBaudRate** (**FLEXIO_I2C_Type** *base, uint32_t baudRate_Bps, uint32_t srcClock_Hz)
Sets the FlexIO I2C master transfer baudrate.
- void **FLEXIO_I2C_MasterStart** (**FLEXIO_I2C_Type** *base, uint8_t address, **flexio_i2c_direction_t** direction)
Sends START + 7-bit address to the bus.
- void **FLEXIO_I2C_MasterStop** (**FLEXIO_I2C_Type** *base)
Sends the stop signal on the bus.
- void **FLEXIO_I2C_MasterRepeatedStart** (**FLEXIO_I2C_Type** *base)
Sends the repeated start signal on the bus.
- void **FLEXIO_I2C_MasterAbortStop** (**FLEXIO_I2C_Type** *base)
Sends the stop signal when transfer is still on-going.
- void **FLEXIO_I2C_MasterEnableAck** (**FLEXIO_I2C_Type** *base, bool enable)
Configures the sent ACK/NAK for the following byte.
- **status_t FLEXIO_I2C_MasterSetTransferCount** (**FLEXIO_I2C_Type** *base, uint16_t count)
Sets the number of bytes to be transferred from a start signal to a stop signal.
- static void **FLEXIO_I2C_MasterWriteByte** (**FLEXIO_I2C_Type** *base, uint32_t data)
Writes one byte of data to the I2C bus.
- static uint8_t **FLEXIO_I2C_MasterReadByte** (**FLEXIO_I2C_Type** *base)
Reads one byte of data from the I2C bus.
- **status_t FLEXIO_I2C_MasterWriteBlocking** (**FLEXIO_I2C_Type** *base, const uint8_t *txBuff, uint8_t txSize)
Sends a buffer of data in bytes.
- **status_t FLEXIO_I2C_MasterReadBlocking** (**FLEXIO_I2C_Type** *base, uint8_t *rxBuff, uint8_t rxSize)
Receives a buffer of bytes.

- `status_t FLEXIO_I2C_MasterTransferBlocking (FLEXIO_I2C_Type *base, flexio_i2c_master_transfer_t *xfer)`

Performs a master polling transfer on the I2C bus.

Transactional

- `status_t FLEXIO_I2C_MasterTransferCreateHandle (FLEXIO_I2C_Type *base, flexio_i2c_master_handle_t *handle, flexio_i2c_master_transfer_callback_t callback, void *userData)`
Initializes the I2C handle which is used in transactional functions.
- `status_t FLEXIO_I2C_MasterTransferNonBlocking (FLEXIO_I2C_Type *base, flexio_i2c_master_handle_t *handle, flexio_i2c_master_transfer_t *xfer)`
Performs a master interrupt non-blocking transfer on the I2C bus.
- `status_t FLEXIO_I2C_MasterTransferGetCount (FLEXIO_I2C_Type *base, flexio_i2c_master_handle_t *handle, size_t *count)`
Gets the master transfer status during a interrupt non-blocking transfer.
- `void FLEXIO_I2C_MasterTransferAbort (FLEXIO_I2C_Type *base, flexio_i2c_master_handle_t *handle)`
Aborts an interrupt non-blocking transfer early.
- `void FLEXIO_I2C_MasterTransferHandleIRQ (void *i2cType, void *i2cHandle)`
Master interrupt handler.

16.3.3 Data Structure Documentation

16.3.3.1 struct _flexio_i2c_type

Data Fields

- `FLEXIO_Type * flexioBase`
FlexIO base pointer.
- `uint8_t SDAPinIndex`
Pin select for I2C SDA.
- `uint8_t SCLPinIndex`
Pin select for I2C SCL.
- `uint8_t shifterIndex [2]`
Shifter index used in FlexIO I2C.
- `uint8_t timerIndex [3]`
Timer index used in FlexIO I2C.
- `uint32_t baudrate`
Master transfer baudrate, used to calculate delay time.

Field Documentation

- (1) **FLEXIO_Type* _flexio_i2c_type::flexioBase**
- (2) **uint8_t _flexio_i2c_type::SDAPinIndex**
- (3) **uint8_t _flexio_i2c_type::SCLPinIndex**
- (4) **uint8_t _flexio_i2c_type::shifterIndex[2]**
- (5) **uint8_t _flexio_i2c_type::timerIndex[3]**
- (6) **uint32_t _flexio_i2c_type::baudrate**

16.3.3.2 struct _flexio_i2c_master_config

Data Fields

- **bool enableMaster**
Enables the FlexIO I2C peripheral at initialization time.
- **bool enableInDoze**
Enable/disable FlexIO operation in doze mode.
- **bool enableInDebug**
Enable/disable FlexIO operation in debug mode.
- **bool enableFastAccess**
Enable/disable fast access to FlexIO registers, fast access requires the FlexIO clock to be at least twice the frequency of the bus clock.
- **uint32_t baudRate_Bps**
Baud rate in Bps.

Field Documentation

- (1) **bool _flexio_i2c_master_config::enableMaster**
- (2) **bool _flexio_i2c_master_config::enableInDoze**
- (3) **bool _flexio_i2c_master_config::enableInDebug**
- (4) **bool _flexio_i2c_master_config::enableFastAccess**
- (5) **uint32_t _flexio_i2c_master_config::baudRate_Bps**

16.3.3.3 struct _flexio_i2c_master_transfer

Data Fields

- **uint32_t flags**
Transfer flag which controls the transfer, reserved for FlexIO I2C.
- **uint8_t slaveAddress**
7-bit slave address.
- **flexio_i2c_direction_t direction**

Transfer direction, read or write.

- `uint32_t subaddress`
Sub address.
- `uint8_t subaddressSize`
Size of command buffer.
- `uint8_t volatile * data`
Transfer buffer.
- `volatile size_t dataSize`
Transfer size.

Field Documentation

- (1) `uint32_t _flexio_i2c_master_transfer::flags`
- (2) `uint8_t _flexio_i2c_master_transfer::slaveAddress`
- (3) `flexio_i2c_direction_t _flexio_i2c_master_transfer::direction`
- (4) `uint32_t _flexio_i2c_master_transfer::subaddress`

Transferred MSB first.

- (5) `uint8_t _flexio_i2c_master_transfer::subaddressSize`
- (6) `uint8_t volatile* _flexio_i2c_master_transfer::data`
- (7) `volatile size_t _flexio_i2c_master_transfer::dataSize`

16.3.3.4 struct _flexio_i2c_master_handle

Data Fields

- `flexio_i2c_master_transfer_t transfer`
FlexIO I2C master transfer copy.
- `size_t transferSize`
Total bytes to be transferred.
- `uint8_t state`
Transfer state maintained during transfer.
- `flexio_i2c_master_transfer_callback_t completionCallback`
Callback function called at transfer event.
- `void * userData`
Callback parameter passed to callback function.
- `bool needRestart`
Whether master needs to send re-start signal.

Field Documentation

- (1) `flexio_i2c_master_transfer_t _flexio_i2c_master_handle::transfer`
- (2) `size_t _flexio_i2c_master_handle::transferSize`
- (3) `uint8_t _flexio_i2c_master_handle::state`
- (4) `flexio_i2c_master_transfer_callback_t _flexio_i2c_master_handle::completionCallback`

Callback function called at transfer event.

- (5) `void* _flexio_i2c_master_handle::userData`
- (6) `bool _flexio_i2c_master_handle::needRestart`

16.3.4 Macro Definition Documentation

- 16.3.4.1 `#define I2C_RETRY_TIMES 0U /* Define to zero means keep waiting until the flag is assert/deassert. */`

16.3.5 Typedef Documentation

- 16.3.5.1 `typedef enum _flexio_i2c_direction flexio_i2c_direction_t`
- 16.3.5.2 `typedef struct _flexio_i2c_type FLEXIO_I2C_Type`
- 16.3.5.3 `typedef struct _flexio_i2c_master_config flexio_i2c_master_config_t`
- 16.3.5.4 `typedef struct _flexio_i2c_master_transfer flexio_i2c_master_transfer_t`
- 16.3.5.5 `typedef struct _flexio_i2c_master_handle flexio_i2c_master_handle_t`
- 16.3.5.6 `typedef void(* flexio_i2c_master_transfer_callback_t)(FLEXIO_I2C_Type *base, flexio_i2c_master_handle_t *handle, status_t status, void *userData)`

16.3.6 Enumeration Type Documentation

16.3.6.1 anonymous enum

Enumerator

- kStatus_FLEXIO_I2C_Busy* I2C is busy doing transfer.
- kStatus_FLEXIO_I2C_Idle* I2C is busy doing transfer.
- kStatus_FLEXIO_I2C_Nak* NAK received during transfer.
- kStatus_FLEXIO_I2C_Timeout* Timeout polling status flags.

16.3.6.2 enum _flexio_i2c_master_interrupt

Enumerator

kFLEXIO_I2C_TxEmptyInterruptEnable Tx buffer empty interrupt enable.

kFLEXIO_I2C_RxFullInterruptEnable Rx buffer full interrupt enable.

16.3.6.3 enum _flexio_i2c_master_status_flags

Enumerator

kFLEXIO_I2C_TxEmptyFlag Tx shifter empty flag.

kFLEXIO_I2C_RxFullFlag Rx shifter full/Transfer complete flag.

kFLEXIO_I2C_ReceiveNakFlag Receive NAK flag.

16.3.6.4 enum _flexio_i2c_direction

Enumerator

kFLEXIO_I2C_Write Master send to slave.

kFLEXIO_I2C_Read Master receive from slave.

16.3.7 Function Documentation

16.3.7.1 status_t FLEXIO_I2C_CheckForBusyBus (FLEXIO_I2C_Type * *base*)

Check the FLEXIO pin status to see whether either of SDA and SCL pin is pulled down.

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure..
-------------	----------------------------------------

Return values

<i>kStatus_Success</i>	
<i>kStatus_FLEXIO_I2C_Busy</i>	

16.3.7.2 status_t FLEXIO_I2C_MasterInit (FLEXIO_I2C_Type * *base*, flexio_i2c_master_config_t * *masterConfig*, uint32_t *srcClock_Hz*)

Example

```

FLEXIO_I2C_Type base = {
    .flexioBase = FLEXIO,
    .SDAPinIndex = 0,
    .SCLPinIndex = 1,
    .shifterIndex = {0,1},
    .timerIndex = {0,1}
};
flexio_i2c_master_config_t config = {
    .enableInDoze = false,
    .enableInDebug = true,
    .enableFastAccess = false,
    .baudRate_Bps = 100000
};
FLEXIO_I2C_MasterInit(base, &config, srcClock_Hz);

```

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure.
<i>masterConfig</i>	Pointer to flexio_i2c_master_config_t structure.
<i>srcClock_Hz</i>	FlexIO source clock in Hz.

Return values

<i>kStatus_Success</i>	Initialization successful
<i>kStatus_InvalidArgument</i>	The source clock exceed upper range limitation

16.3.7.3 void FLEXIO_I2C_MasterDeinit (FLEXIO_I2C_Type * *base*)

Calling this API Resets the FlexIO I2C master shifer and timer config, module can't work unless the FLEXIO_I2C_MasterInit is called.

Parameters

<i>base</i>	pointer to FLEXIO_I2C_Type structure.
-------------	---------------------------------------

16.3.7.4 void FLEXIO_I2C_MasterGetDefaultConfig (flexio_i2c_master_config_t * *masterConfig*)

The configuration can be used directly for calling the [FLEXIO_I2C_MasterInit\(\)](#).

Example:

```

flexio_i2c_master_config_t config;
FLEXIO_I2C_MasterGetDefaultConfig(&config);

```

Parameters

<i>masterConfig</i>	Pointer to flexio_i2c_master_config_t structure.
---------------------	--------------------------------------------------

16.3.7.5 static void FLEXIO_I2C_MasterEnable (FLEXIO_I2C_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure.
<i>enable</i>	Pass true to enable module, false does not have any effect.

16.3.7.6 uint32_t FLEXIO_I2C_MasterGetStatusFlags (FLEXIO_I2C_Type * *base*)

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure
-------------	--------------------------------------

Returns

Status flag, use status flag to AND [_flexio_i2c_master_status_flags](#) can get the related status.

16.3.7.7 void FLEXIO_I2C_MasterClearStatusFlags (FLEXIO_I2C_Type * *base*, uint32_t *mask*)

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure.
<i>mask</i>	Status flag. The parameter can be any combination of the following values: <ul style="list-style-type: none"> • kFLEXIO_I2C_RxFullFlag • kFLEXIO_I2C_ReceiveNakFlag

16.3.7.8 void FLEXIO_I2C_MasterEnableInterrupts (FLEXIO_I2C_Type * *base*, uint32_t *mask*)

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure.
<i>mask</i>	Interrupt source. Currently only one interrupt request source: <ul style="list-style-type: none">• kFLEXIO_I2C_TransferCompleteInterruptEnable

16.3.7.9 void FLEXIO_I2C_MasterDisableInterrupts (FLEXIO_I2C_Type * *base*, uint32_t *mask*)

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure.
<i>mask</i>	Interrupt source.

16.3.7.10 void FLEXIO_I2C_MasterSetBaudRate (FLEXIO_I2C_Type * *base*, uint32_t *baudRate_Bps*, uint32_t *srcClock_Hz*)

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure
<i>baudRate_Bps</i>	the baud rate value in HZ
<i>srcClock_Hz</i>	source clock in HZ

16.3.7.11 void FLEXIO_I2C_MasterStart (FLEXIO_I2C_Type * *base*, uint8_t *address*, flexio_i2c_direction_t *direction*)

Note

This API should be called when the transfer configuration is ready to send a START signal and 7-bit address to the bus. This is a non-blocking API, which returns directly after the address is put into the data register but the address transfer is not finished on the bus. Ensure that the kFLEXIO_I2C_RxFullFlag status is asserted before calling this API.

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure.
<i>address</i>	7-bit address.
<i>direction</i>	transfer direction. This parameter is one of the values in flexio_i2c_direction_t: <ul style="list-style-type: none"> • kFLEXIO_I2C_Write: Transmit • kFLEXIO_I2C_Read: Receive

16.3.7.12 void FLEXIO_I2C_MasterStop (FLEXIO_I2C_Type * *base*)

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure.
-------------	---------------------------------------

16.3.7.13 void FLEXIO_I2C_MasterRepeatedStart (FLEXIO_I2C_Type * *base*)

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure.
-------------	---------------------------------------

16.3.7.14 void FLEXIO_I2C_MasterAbortStop (FLEXIO_I2C_Type * *base*)

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure.
-------------	---------------------------------------

16.3.7.15 void FLEXIO_I2C_MasterEnableAck (FLEXIO_I2C_Type * *base*, bool *enable*)

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure.
<i>enable</i>	True to configure send ACK, false configure to send NAK.

16.3.7.16 status_t FLEXIO_I2C_MasterSetTransferCount (FLEXIO_I2C_Type * *base*, uint16_t *count*)

Note

Call this API before a transfer begins because the timer generates a number of clocks according to the number of bytes that need to be transferred.

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure.
<i>count</i>	Number of bytes need to be transferred from a start signal to a re-start/stop signal

Return values

<i>kStatus_Success</i>	Successfully configured the count.
<i>kStatus_InvalidArgument</i>	Input argument is invalid.

16.3.7.17 static void FLEXIO_I2C_MasterWriteByte (FLEXIO_I2C_Type * *base*, uint32_t *data*) [inline], [static]

Note

This is a non-blocking API, which returns directly after the data is put into the data register but the data transfer is not finished on the bus. Ensure that the TxEmptyFlag is asserted before calling this API.

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure.
<i>data</i>	a byte of data.

16.3.7.18 static uint8_t FLEXIO_I2C_MasterReadByte (FLEXIO_I2C_Type * *base*) [inline], [static]

Note

This is a non-blocking API, which returns directly after the data is read from the data register. Ensure that the data is ready in the register.

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure.
-------------	---------------------------------------

Returns

data byte read.

16.3.7.19 status_t FLEXIO_I2C_MasterWriteBlocking (FLEXIO_I2C_Type * *base*, const uint8_t * *txBuff*, uint8_t *txSize*)

Note

This function blocks via polling until all bytes have been sent.

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure.
<i>txBuff</i>	The data bytes to send.
<i>txSize</i>	The number of data bytes to send.

Return values

<i>kStatus_Success</i>	Successfully write data.
<i>kStatus_FLEXIO_I2C_Nak</i>	Receive NAK during writing data.
<i>kStatus_FLEXIO_I2C_Timeout</i>	Timeout polling status flags.

16.3.7.20 status_t FLEXIO_I2C_MasterReadBlocking (FLEXIO_I2C_Type * *base*, uint8_t * *rxBuff*, uint8_t *rxSize*)

Note

This function blocks via polling until all bytes have been received.

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure.
<i>rxBuff</i>	The buffer to store the received bytes.
<i>rxSize</i>	The number of data bytes to be received.

Return values

<i>kStatus_Success</i>	Successfully read data.
<i>kStatus_FLEXIO_I2C_Timeout</i>	Timeout polling status flags.

16.3.7.21 status_t FLEXIO_I2C_MasterTransferBlocking (**FLEXIO_I2C_Type * base**, **flexio_i2c_master_transfer_t * xfer**)

Note

The API does not return until the transfer succeeds or fails due to receiving NAK.

Parameters

<i>base</i>	pointer to FLEXIO_I2C_Type structure.
<i>xfer</i>	pointer to flexio_i2c_master_transfer_t structure.

Returns

status of status_t.

16.3.7.22 status_t FLEXIO_I2C_MasterTransferCreateHandle (**FLEXIO_I2C_Type * base**, **flexio_i2c_master_handle_t * handle**, **flexio_i2c_master_transfer_callback_t callback**, **void * userData**)

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure.
-------------	---------------------------------------

<i>handle</i>	Pointer to flexio_i2c_master_handle_t structure to store the transfer state.
<i>callback</i>	Pointer to user callback function.
<i>userData</i>	User param passed to the callback function.

Return values

<i>kStatus_Success</i>	Successfully create the handle.
<i>kStatus_OutOfRange</i>	The FlexIO type/handle/isr table out of range.

16.3.7.23 status_t FLEXIO_I2C_MasterTransferNonBlocking (FLEXIO_I2C_Type * *base*, flexio_i2c_master_handle_t * *handle*, flexio_i2c_master_transfer_t * *xfer*)

Note

The API returns immediately after the transfer initiates. Call FLEXIO_I2C_MasterTransferGetCount to poll the transfer status to check whether the transfer is finished. If the return status is not *kStatus_FLEXIO_I2C_Busy*, the transfer is finished.

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure
<i>handle</i>	Pointer to flexio_i2c_master_handle_t structure which stores the transfer state
<i>xfer</i>	pointer to flexio_i2c_master_transfer_t structure

Return values

<i>kStatus_Success</i>	Successfully start a transfer.
<i>kStatus_FLEXIO_I2C_Busy</i>	FlexIO I2C is not idle, is running another transfer.

16.3.7.24 status_t FLEXIO_I2C_MasterTransferGetCount (FLEXIO_I2C_Type * *base*, flexio_i2c_master_handle_t * *handle*, size_t * *count*)

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure.
<i>handle</i>	Pointer to flexio_i2c_master_handle_t structure which stores the transfer state.
<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

Return values

<i>kStatus_InvalidArgument</i>	count is Invalid.
<i>kStatus_NoTransferIn-Progress</i>	There is not a non-blocking transaction currently in progress.
<i>kStatus_Success</i>	Successfully return the count.

16.3.7.25 void FLEXIO_I2C_MasterTransferAbort (**FLEXIO_I2C_Type * base,** **flexio_i2c_master_handle_t * handle**)

Note

This API can be called at any time when an interrupt non-blocking transfer initiates to abort the transfer early.

Parameters

<i>base</i>	Pointer to FLEXIO_I2C_Type structure
<i>handle</i>	Pointer to flexio_i2c_master_handle_t structure which stores the transfer state

16.3.7.26 void FLEXIO_I2C_MasterTransferHandleIRQ (**void * i2cType,** **void * i2cHandle**)

Parameters

<i>i2cType</i>	Pointer to FLEXIO_I2C_Type structure
<i>i2cHandle</i>	Pointer to flexio_i2c_master_transfer_t structure

16.4 FlexIO I2S Driver

16.4.1 Overview

The MCUXpresso SDK provides a peripheral driver for I2S function using Flexible I/O module of MCUXpresso SDK devices.

The FlexIO I2S driver includes functional APIs and transactional APIs.

Functional APIs are feature/property target low level APIs.

Functional APIs can be used for FlexIO I2S initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the FlexIO I2S peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. FlexIO I2S functional operation groups provide the functional APIs set.

Transactional APIs are transaction target high level APIs. The transactional APIs can be used to enable the peripheral and also in the application if the code size and performance of transactional APIs can satisfy requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code. All transactional APIs use the `sai_handle_t` as the first parameter. Initialize the handle by calling the `FlexIO_I2S_TransferTxCreateHandle()` or `FlexIO_I2S_TransferRxCreateHandle()` API.

Transactional APIs support asynchronous transfer. This means that the functions `FLEXIO_I2S_TransferSendNonBlocking()` and `FLEXIO_I2S_TransferReceiveNonBlocking()` set up an interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the `kStatus_FLEXIO_I2S_TxIdle` and `kStatus_FLEXIO_I2S_RxIdle` status.

16.4.2 Typical use case

16.4.2.1 FlexIO I2S send/receive using an interrupt method

```

sai_handle_t g_saiTxHandle;
sai_config_t user_config;
sai_transfer_t sendXfer;
volatile bool txFinished;
volatile bool rxFinished;
const uint8_t sendData[] = [.....];

void FLEXIO_I2S_UserCallback(sai_handle_t *handle, status_t status, void *userData)
{
    userData = userData;

    if (kStatus_FLEXIO_I2S_TxIdle == status)
    {
        txFinished = true;
    }
}

void main(void)
{
    //...

    FLEXIO_I2S_TxGetDefaultConfig(&user_config);
}

```

```

FLEXIO_I2S_TxInit(FLEXIO_I2S0, &user_config);
FLEXIO_I2S_TransferTxCreateHandle(FLEXIO_I2S0, &g_saiHandle,
    FLEXIO_I2S_UserCallback, NULL);

//Configures the SAI format.
FLEXIO_I2S_TransferTxSetTransferFormat(FLEXIO_I2S0, &g_saiHandle, mclkSource, mclk);

// Prepares to send.
sendXfer.data = sendData
sendXfer.dataSize = sizeof(sendData)/sizeof(sendData[0]);
txFinished = false;

// Sends out.
FLEXIO_I2S_TransferSendNonBlocking(FLEXIO_I2S0, &g_saiHandle, &
    sendXfer);

// Waiting to send is finished.
while (!txFinished)
{
}

// ...
}

```

16.4.2.2 FLEXIO_I2S send/receive using a DMA method

```

sai_handle_t g_saiHandle;
dma_handle_t g_saiTxDmaHandle;
dma_handle_t g_saiRxDmaHandle;
sai_config_t user_config;
sai_transfer_t sendXfer;
volatile bool txFinished;
uint8_t sendData[] = ...;

void FLEXIO_I2S_UserCallback(sai_handle_t *handle, status_t status, void *userData)
{
    userData = userData;

    if (kStatus_FLEXIO_I2S_TxIdle == status)
    {
        txFinished = true;
    }
}

void main(void)
{
    //...

    FLEXIO_I2S_TxGetDefaultConfig(&user_config);
    FLEXIO_I2S_TxInit(FLEXIO_I2S0, &user_config);

    // Sets up the DMA.
    DMAMUX_Init(DMAMUX0);
    DMAMUX_SetSource(DMAMUX0, FLEXIO_I2S_TX_DMA_CHANNEL, FLEXIO_I2S_TX_DMA_REQUEST);
    DMAMUX_EnableChannel(DMAMUX0, FLEXIO_I2S_TX_DMA_CHANNEL);

    DMA_Init(DMA0);

    /* Creates the DMA handle. */
    DMA_TransferTxCreateHandle(&g_saiTxDmaHandle, DMA0, FLEXIO_I2S_TX_DMA_CHANNEL);

    FLEXIO_I2S_TransferTxCreateHandleDMA(FLEXIO_I2S0, &g_saiTxDmaHandle, FLEXIO_I2S_UserCallback, NULL);

    // Prepares to send.
    sendXfer.data = sendData
}

```

```

sendXfer.dataSize = sizeof(sendData)/sizeof(sendData[0]);
txFinished = false;

// Sends out.
FLEXIO_I2S_TransferSendDMA(&g_saiHandle, &sendXfer);

// Waiting to send is finished.
while (!txFinished)
{
}

// ...
}

```

Data Structures

- struct `_flexio_i2s_type`
Define FlexIO I2S access structure typedef. [More...](#)
- struct `_flexio_i2s_config`
FlexIO I2S configure structure. [More...](#)
- struct `_flexio_i2s_format`
FlexIO I2S audio format, FlexIO I2S only support the same format in Tx and Rx. [More...](#)
- struct `_flexio_i2s_transfer`
Define FlexIO I2S transfer structure. [More...](#)
- struct `_flexio_i2s_handle`
Define FlexIO I2S handle structure. [More...](#)

Macros

- `#define I2S_RETRY_TIMES 0U /* Define to zero means keep waiting until the flag is assert/deassert. */`
Retry times for waiting flag.
- `#define FLEXIO_I2S_XFER_QUEUE_SIZE (4U)`
FlexIO I2S transfer queue size, user can refine it according to use case.

TypeDefs

- `typedef struct _flexio_i2s_type FLEXIO_I2S_Type`
Define FlexIO I2S access structure typedef.
- `typedef enum _flexio_i2s_master_slave flexio_i2s_master_slave_t`
Master or slave mode.
- `typedef struct _flexio_i2s_config flexio_i2s_config_t`
FlexIO I2S configure structure.
- `typedef struct _flexio_i2s_format flexio_i2s_format_t`
FlexIO I2S audio format, FlexIO I2S only support the same format in Tx and Rx.
- `typedef enum _flexio_i2s_sample_rate flexio_i2s_sample_rate_t`
Audio sample rate.
- `typedef enum _flexio_i2s_word_width flexio_i2s_word_width_t`

- **Audio word width.**
 • **typedef struct _flexio_i2s_transfer flexio_i2s_transfer_t**
Define FlexIO I2S transfer structure.
- **typedef void(* flexio_i2s_callback_t)(FLEXIO_I2S_Type *base, flexio_i2s_handle_t *handle, status_t status, void *userData)**
FlexIO I2S xfer callback prototype.

Enumerations

- **enum {**
 kStatus_FLEXIO_I2S_Idle = MAKE_STATUS(kStatusGroup_FLEXIO_I2S, 0),
 kStatus_FLEXIO_I2S_TxBusy = MAKE_STATUS(kStatusGroup_FLEXIO_I2S, 1),
 kStatus_FLEXIO_I2S_RxBusy = MAKE_STATUS(kStatusGroup_FLEXIO_I2S, 2),
 kStatus_FLEXIO_I2S_Error = MAKE_STATUS(kStatusGroup_FLEXIO_I2S, 3),
 kStatus_FLEXIO_I2S_QueueFull = MAKE_STATUS(kStatusGroup_FLEXIO_I2S, 4),
 kStatus_FLEXIO_I2S_Timeout }
FlexIO I2S transfer status.
- **enum _flexio_i2s_master_slave {**
 kFLEXIO_I2S_Master = 0x0U,
 kFLEXIO_I2S_Slave = 0x1U }
Master or slave mode.
- **enum {**
 kFLEXIO_I2S_TxDataRegEmptyInterruptEnable = 0x1U,
 kFLEXIO_I2S_RxDataRegFullInterruptEnable = 0x2U }
_flexio_i2s_interrupt_enable Define FlexIO I2S interrupt mask.
- **enum {**
 kFLEXIO_I2S_TxDataRegEmptyFlag = 0x1U,
 kFLEXIO_I2S_RxDataRegFullFlag = 0x2U }
_flexio_i2s_status_flags Define FlexIO I2S status mask.
- **enum _flexio_i2s_sample_rate {**
 kFLEXIO_I2S_SampleRate8KHz = 8000U,
 kFLEXIO_I2S_SampleRate11025Hz = 11025U,
 kFLEXIO_I2S_SampleRate12KHz = 12000U,
 kFLEXIO_I2S_SampleRate16KHz = 16000U,
 kFLEXIO_I2S_SampleRate22050Hz = 22050U,
 kFLEXIO_I2S_SampleRate24KHz = 24000U,
 kFLEXIO_I2S_SampleRate32KHz = 32000U,
 kFLEXIO_I2S_SampleRate44100Hz = 44100U,
 kFLEXIO_I2S_SampleRate48KHz = 48000U,
 kFLEXIO_I2S_SampleRate96KHz = 96000U }
Audio sample rate.
- **enum _flexio_i2s_word_width {**
 kFLEXIO_I2S_WordWidth8bits = 8U,
 kFLEXIO_I2S_WordWidth16bits = 16U,
 kFLEXIO_I2S_WordWidth24bits = 24U,
 kFLEXIO_I2S_WordWidth32bits = 32U }

Audio word width.

Driver version

- #define **FSL_FLEXIO_I2S_DRIVER_VERSION** (MAKE_VERSION(2, 2, 0))
FlexIO I2S driver version 2.2.0.

Initialization and deinitialization

- void **FLEXIO_I2S_Init** (**FLEXIO_I2S_Type** *base, const **flexio_i2s_config_t** *config)
Initializes the FlexIO I2S.
- void **FLEXIO_I2S_GetDefaultConfig** (**flexio_i2s_config_t** *config)
Sets the FlexIO I2S configuration structure to default values.
- void **FLEXIO_I2S_Deinit** (**FLEXIO_I2S_Type** *base)
De-initializes the FlexIO I2S.
- static void **FLEXIO_I2S_Enable** (**FLEXIO_I2S_Type** *base, bool enable)
Enables/disables the FlexIO I2S module operation.

Status

- uint32_t **FLEXIO_I2S_GetStatusFlags** (**FLEXIO_I2S_Type** *base)
Gets the FlexIO I2S status flags.

Interrupts

- void **FLEXIO_I2S_EnableInterrupts** (**FLEXIO_I2S_Type** *base, uint32_t mask)
Enables the FlexIO I2S interrupt.
- void **FLEXIO_I2S_DisableInterrupts** (**FLEXIO_I2S_Type** *base, uint32_t mask)
Disables the FlexIO I2S interrupt.

DMA Control

- static void **FLEXIO_I2S_TxEnableDMA** (**FLEXIO_I2S_Type** *base, bool enable)
Enables/disables the FlexIO I2S Tx DMA requests.
- static void **FLEXIO_I2S_RxEnableDMA** (**FLEXIO_I2S_Type** *base, bool enable)
Enables/disables the FlexIO I2S Rx DMA requests.
- static uint32_t **FLEXIO_I2S_TxGetDataRegisterAddress** (**FLEXIO_I2S_Type** *base)
Gets the FlexIO I2S send data register address.
- static uint32_t **FLEXIO_I2S_RxGetDataRegisterAddress** (**FLEXIO_I2S_Type** *base)
Gets the FlexIO I2S receive data register address.

Bus Operations

- void **FLEXIO_I2S_MasterSetFormat** (**FLEXIO_I2S_Type** *base, **flexio_i2s_format_t** *format, uint32_t srcClock_Hz)
Configures the FlexIO I2S audio format in master mode.
- void **FLEXIO_I2S_SlaveSetFormat** (**FLEXIO_I2S_Type** *base, **flexio_i2s_format_t** *format)
Configures the FlexIO I2S audio format in slave mode.
- **status_t FLEXIO_I2S_WriteBlocking** (**FLEXIO_I2S_Type** *base, uint8_t bitWidth, uint8_t *txData, size_t size)
Sends data using a blocking method.
- static void **FLEXIO_I2S_WriteData** (**FLEXIO_I2S_Type** *base, uint8_t bitWidth, uint32_t data)
Writes data into a data register.
- **status_t FLEXIO_I2S_ReadBlocking** (**FLEXIO_I2S_Type** *base, uint8_t bitWidth, uint8_t *rxData, size_t size)
Receives a piece of data using a blocking method.
- static uint32_t **FLEXIO_I2S_ReadData** (**FLEXIO_I2S_Type** *base)
Reads a data from the data register.

Transactional

- void **FLEXIO_I2S_TransferTxCreateHandle** (**FLEXIO_I2S_Type** *base, **flexio_i2s_handle_t** *handle, **flexio_i2s_callback_t** callback, void *userData)
Initializes the FlexIO I2S handle.
- void **FLEXIO_I2S_TransferSetFormat** (**FLEXIO_I2S_Type** *base, **flexio_i2s_handle_t** *handle, **flexio_i2s_format_t** *format, uint32_t srcClock_Hz)
Configures the FlexIO I2S audio format.
- void **FLEXIO_I2S_TransferRxCreateHandle** (**FLEXIO_I2S_Type** *base, **flexio_i2s_handle_t** *handle, **flexio_i2s_callback_t** callback, void *userData)
Initializes the FlexIO I2S receive handle.
- **status_t FLEXIO_I2S_TransferSendNonBlocking** (**FLEXIO_I2S_Type** *base, **flexio_i2s_handle_t** *handle, **flexio_i2s_transfer_t** *xfer)
Performs an interrupt non-blocking send transfer on FlexIO I2S.
- **status_t FLEXIO_I2S_TransferReceiveNonBlocking** (**FLEXIO_I2S_Type** *base, **flexio_i2s_handle_t** *handle, **flexio_i2s_transfer_t** *xfer)
Performs an interrupt non-blocking receive transfer on FlexIO I2S.
- void **FLEXIO_I2S_TransferAbortSend** (**FLEXIO_I2S_Type** *base, **flexio_i2s_handle_t** *handle)
Aborts the current send.
- void **FLEXIO_I2S_TransferAbortReceive** (**FLEXIO_I2S_Type** *base, **flexio_i2s_handle_t** *handle)
Aborts the current receive.
- **status_t FLEXIO_I2S_TransferGetSendCount** (**FLEXIO_I2S_Type** *base, **flexio_i2s_handle_t** *handle, size_t *count)
Gets the remaining bytes to be sent.
- **status_t FLEXIO_I2S_TransferGetReceiveCount** (**FLEXIO_I2S_Type** *base, **flexio_i2s_handle_t** *handle, size_t *count)
Gets the remaining bytes to be received.
- void **FLEXIO_I2S_TransferTxHandleIRQ** (void *i2sBase, void *i2sHandle)
Tx interrupt handler.
- void **FLEXIO_I2S_TransferRxHandleIRQ** (void *i2sBase, void *i2sHandle)

Rx interrupt handler.

16.4.3 Data Structure Documentation

16.4.3.1 struct _flexio_i2s_type

Data Fields

- FLEXIO_Type * **flexioBase**
FlexIO base pointer.
- uint8_t **txPinIndex**
Tx data pin index in FlexIO pins.
- uint8_t **rxPinIndex**
Rx data pin index.
- uint8_t **bclkPinIndex**
Bit clock pin index.
- uint8_t **fsPinIndex**
Frame sync pin index.
- uint8_t **txShifterIndex**
Tx data shifter index.
- uint8_t **rxShifterIndex**
Rx data shifter index.
- uint8_t **bclkTimerIndex**
Bit clock timer index.
- uint8_t **fsTimerIndex**
Frame sync timer index.

16.4.3.2 struct _flexio_i2s_config

Data Fields

- bool **enableI2S**
Enable FlexIO I2S.
- **flexio_i2s_master_slave_t masterSlave**
Master or slave.
- **flexio_pin_polarity_t txPinPolarity**
Tx data pin polarity, active high or low.
- **flexio_pin_polarity_t rxPinPolarity**
Rx data pin polarity.
- **flexio_pin_polarity_t bclkPinPolarity**
Bit clock pin polarity.
- **flexio_pin_polarity_t fsPinPolarity**
Frame sync pin polarity.
- **flexio_shifter_timer_polarity_t txTimerPolarity**
Tx data valid on bclk rising or falling edge.
- **flexio_shifter_timer_polarity_t rxTimerPolarity**
Rx data valid on bclk rising or falling edge.

16.4.3.3 struct _flexio_i2s_format

Data Fields

- `uint8_t bitWidth`
Bit width of audio data, always 8/16/24/32 bits.
- `uint32_t sampleRate_Hz`
Sample rate of the audio data.

16.4.3.4 struct _flexio_i2s_transfer

Data Fields

- `uint8_t * data`
Data buffer start pointer.
- `size_t dataSize`
Bytes to be transferred.

Field Documentation

(1) `size_t _flexio_i2s_transfer::dataSize`

16.4.3.5 struct _flexio_i2s_handle

Data Fields

- `uint32_t state`
Internal state.
- `flexio_i2s_callback_t callback`
Callback function called at transfer event.
- `void * userData`
Callback parameter passed to callback function.
- `uint8_t bitWidth`
Bit width for transfer, 8/16/24/32bits.
- `flexio_i2s_transfer_t queue [FLEXIO_I2S_XFER_QUEUE_SIZE]`
Transfer queue storing queued transfer.
- `size_t transferSize [FLEXIO_I2S_XFER_QUEUE_SIZE]`
Data bytes need to transfer.
- `volatile uint8_t queueUser`
Index for user to queue transfer.
- `volatile uint8_t queueDriver`
Index for driver to get the transfer data and size.

16.4.4 Macro Definition Documentation

16.4.4.1 #define FSL_FLEXIO_I2S_DRIVER_VERSION (MAKE_VERSION(2, 2, 0))

16.4.4.2 #define I2S_RETRY_TIMES 0U /* Define to zero means keep waiting until the flag is assert/deassert. */

16.4.4.3 #define FLEXIO_I2S_XFER_QUEUE_SIZE (4U)

16.4.5 Typedef Documentation

16.4.5.1 typedef struct _flexio_i2s_transfer flexio_i2s_transfer_t

16.4.6 Enumeration Type Documentation

16.4.6.1 anonymous enum

Enumerator

kStatus_FLEXIO_I2S_Idle FlexIO I2S is in idle state.

kStatus_FLEXIO_I2S_TxBusy FlexIO I2S Tx is busy.

kStatus_FLEXIO_I2S_RxBusy FlexIO I2S Rx is busy.

kStatus_FLEXIO_I2S_Error FlexIO I2S error occurred.

kStatus_FLEXIO_I2S_QueueFull FlexIO I2S transfer queue is full.

kStatus_FLEXIO_I2S_Timeout FlexIO I2S timeout polling status flags.

16.4.6.2 enum _flexio_i2s_master_slave

Enumerator

kFLEXIO_I2S_Master Master mode.

kFLEXIO_I2S_Slave Slave mode.

16.4.6.3 anonymous enum

Enumerator

kFLEXIO_I2S_TxDataRegEmptyInterruptEnable Transmit buffer empty interrupt enable.

kFLEXIO_I2S_RxDataRegFullInterruptEnable Receive buffer full interrupt enable.

16.4.6.4 anonymous enum

Enumerator

kFLEXIO_I2S_TxDataRegEmptyFlag Transmit buffer empty flag.

kFLEXIO_I2S_RxDataRegFullFlag Receive buffer full flag.

16.4.6.5 enum _flexio_i2s_sample_rate

Enumerator

kFLEXIO_I2S_SampleRate8KHz Sample rate 8000Hz.
kFLEXIO_I2S_SampleRate11025Hz Sample rate 11025Hz.
kFLEXIO_I2S_SampleRate12KHz Sample rate 12000Hz.
kFLEXIO_I2S_SampleRate16KHz Sample rate 16000Hz.
kFLEXIO_I2S_SampleRate22050Hz Sample rate 22050Hz.
kFLEXIO_I2S_SampleRate24KHz Sample rate 24000Hz.
kFLEXIO_I2S_SampleRate32KHz Sample rate 32000Hz.
kFLEXIO_I2S_SampleRate44100Hz Sample rate 44100Hz.
kFLEXIO_I2S_SampleRate48KHz Sample rate 48000Hz.
kFLEXIO_I2S_SampleRate96KHz Sample rate 96000Hz.

16.4.6.6 enum _flexio_i2s_word_width

Enumerator

kFLEXIO_I2S_WordWidth8bits Audio data width 8 bits.
kFLEXIO_I2S_WordWidth16bits Audio data width 16 bits.
kFLEXIO_I2S_WordWidth24bits Audio data width 24 bits.
kFLEXIO_I2S_WordWidth32bits Audio data width 32 bits.

16.4.7 Function Documentation

16.4.7.1 void FLEXIO_I2S_Init (***FLEXIO_I2S_Type * base***, ***const flexio_i2s_config_t * config***)

This API configures FlexIO pins and shifter to I2S and configures the FlexIO I2S with a configuration structure. The configuration structure can be filled by the user, or be set with default values by [FLEXIO_I2S_GetDefaultConfig\(\)](#).

Note

This API should be called at the beginning of the application to use the FlexIO I2S driver. Otherwise, any access to the FlexIO I2S module can cause hard fault because the clock is not enabled.

Parameters

<i>base</i>	FlexIO I2S base pointer
<i>config</i>	FlexIO I2S configure structure.

16.4.7.2 void FLEXIO_I2S_GetDefaultConfig (flexio_i2s_config_t * *config*)

The purpose of this API is to get the configuration structure initialized for use in [FLEXIO_I2S_Init\(\)](#). Users may use the initialized structure unchanged in [FLEXIO_I2S_Init\(\)](#) or modify some fields of the structure before calling [FLEXIO_I2S_Init\(\)](#).

Parameters

<i>config</i>	pointer to master configuration structure
---------------	-------------------------------------------

16.4.7.3 void FLEXIO_I2S_Deinit (FLEXIO_I2S_Type * *base*)

Calling this API resets the FlexIO I2S shifter and timer config. After calling this API, call the [FLEXIO_I2S_Init](#) to use the FlexIO I2S module.

Parameters

<i>base</i>	FlexIO I2S base pointer
-------------	-------------------------

16.4.7.4 static void FLEXIO_I2S_Enable (FLEXIO_I2S_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	Pointer to FLEXIO_I2S_Type
<i>enable</i>	True to enable, false dose not have any effect.

16.4.7.5 uint32_t FLEXIO_I2S_GetStatusFlags (FLEXIO_I2S_Type * *base*)

Parameters

<i>base</i>	Pointer to FLEXIO_I2S_Type structure
-------------	--------------------------------------

Returns

Status flag, which are ORed by the enumerators in the _flexio_i2s_status_flags.

16.4.7.6 void FLEXIO_I2S_EnableInterrupts (FLEXIO_I2S_Type * *base*, uint32_t *mask*)

This function enables the FlexIO UART interrupt.

Parameters

<i>base</i>	Pointer to FLEXIO_I2S_Type structure
<i>mask</i>	interrupt source

16.4.7.7 void FLEXIO_I2S_DisableInterrupts (FLEXIO_I2S_Type * *base*, uint32_t *mask*)

This function disables the FlexIO UART interrupt.

Parameters

<i>base</i>	pointer to FLEXIO_I2S_Type structure
<i>mask</i>	interrupt source

16.4.7.8 static void FLEXIO_I2S_TxEnableDMA (FLEXIO_I2S_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	FlexIO I2S base pointer
<i>enable</i>	True means enable DMA, false means disable DMA.

16.4.7.9 static void FLEXIO_I2S_RxEnableDMA (FLEXIO_I2S_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	FlexIO I2S base pointer
<i>enable</i>	True means enable DMA, false means disable DMA.

16.4.7.10 static uint32_t FLEXIO_I2S_TxGetDataRegisterAddress (FLEXIO_I2S_Type * *base*) [inline], [static]

This function returns the I2S data register address, mainly used by DMA/eDMA.

Parameters

<i>base</i>	Pointer to FLEXIO_I2S_Type structure
-------------	--------------------------------------

Returns

FlexIO i2s send data register address.

16.4.7.11 static uint32_t FLEXIO_I2S_RxGetDataRegisterAddress (FLEXIO_I2S_Type * *base*) [inline], [static]

This function returns the I2S data register address, mainly used by DMA/eDMA.

Parameters

<i>base</i>	Pointer to FLEXIO_I2S_Type structure
-------------	--------------------------------------

Returns

FlexIO i2s receive data register address.

16.4.7.12 void FLEXIO_I2S_MasterSetFormat (FLEXIO_I2S_Type * *base*, flexio_i2s_format_t * *format*, uint32_t *srcClock_Hz*)

Audio format can be changed in run-time of FlexIO I2S. This function configures the sample rate and audio data format to be transferred.

Parameters

<i>base</i>	Pointer to FLEXIO_I2S_Type structure
<i>format</i>	Pointer to FlexIO I2S audio data format structure.
<i>srcClock_Hz</i>	I2S master clock source frequency in Hz.

16.4.7.13 void FLEXIO_I2S_SlaveSetFormat (FLEXIO_I2S_Type * *base*, flexio_i2s_format_t * *format*)

Audio format can be changed in run-time of FlexIO I2S. This function configures the sample rate and audio data format to be transferred.

Parameters

<i>base</i>	Pointer to FLEXIO_I2S_Type structure
<i>format</i>	Pointer to FlexIO I2S audio data format structure.

16.4.7.14 status_t FLEXIO_I2S_WriteBlocking (FLEXIO_I2S_Type * *base*, uint8_t *bitWidth*, uint8_t * *txData*, size_t *size*)

Note

This function blocks via polling until data is ready to be sent.

Parameters

<i>base</i>	FlexIO I2S base pointer.
<i>bitWidth</i>	How many bits in a audio word, usually 8/16/24/32 bits.
<i>txData</i>	Pointer to the data to be written.
<i>size</i>	Bytes to be written.

Return values

<i>kStatus_Success</i>	Successfully write data.
<i>kStatus_FLEXIO_I2C_Timeout</i>	Timeout polling status flags.

16.4.7.15 static void FLEXIO_I2S_WriteData (FLEXIO_I2S_Type * *base*, uint8_t *bitWidth*, uint32_t *data*) [inline], [static]

Parameters

<i>base</i>	FlexIO I2S base pointer.
<i>bitWidth</i>	How many bits in a audio word, usually 8/16/24/32 bits.
<i>data</i>	Data to be written.

16.4.7.16 status_t FLEXIO_I2S_ReadBlocking (**FLEXIO_I2S_Type** * *base*, **uint8_t** *bitWidth*, **uint8_t** * *rxData*, **size_t** *size*)

Note

This function blocks via polling until data is ready to be sent.

Parameters

<i>base</i>	FlexIO I2S base pointer
<i>bitWidth</i>	How many bits in a audio word, usually 8/16/24/32 bits.
<i>rxData</i>	Pointer to the data to be read.
<i>size</i>	Bytes to be read.

Return values

<i>kStatus_Success</i>	Successfully read data.
<i>kStatus_FLEXIO_I2C_Timeout</i>	Timeout polling status flags.

16.4.7.17 static uint32_t FLEXIO_I2S_ReadData (**FLEXIO_I2S_Type** * *base*) [inline], [static]

Parameters

<i>base</i>	FlexIO I2S base pointer
-------------	-------------------------

Returns

Data read from data register.

**16.4.7.18 void FLEXIO_I2S_TransferTxCreateHandle (FLEXIO_I2S_Type * *base*,
flexio_i2s_handle_t * *handle*, flexio_i2s_callback_t *callback*, void * *userData*)**

This function initializes the FlexIO I2S handle which can be used for other FlexIO I2S transactional APIs. Call this API once to get the initialized handle.

Parameters

<i>base</i>	Pointer to FLEXIO_I2S_Type structure
<i>handle</i>	Pointer to flexio_i2s_handle_t structure to store the transfer state.
<i>callback</i>	FlexIO I2S callback function, which is called while finished a block.
<i>userData</i>	User parameter for the FlexIO I2S callback.

16.4.7.19 void FLEXIO_I2S_TransferSetFormat (FLEXIO_I2S_Type * *base*, flexio_i2s_handle_t * *handle*, flexio_i2s_format_t * *format*, uint32_t *srcClock_Hz*)

Audio format can be changed at run-time of FlexIO I2S. This function configures the sample rate and audio data format to be transferred.

Parameters

<i>base</i>	Pointer to FLEXIO_I2S_Type structure.
<i>handle</i>	FlexIO I2S handle pointer.
<i>format</i>	Pointer to audio data format structure.
<i>srcClock_Hz</i>	FlexIO I2S bit clock source frequency in Hz. This parameter should be 0 while in slave mode.

16.4.7.20 void FLEXIO_I2S_TransferRxCreateHandle (FLEXIO_I2S_Type * *base*, flexio_i2s_handle_t * *handle*, flexio_i2s_callback_t *callback*, void * *userData*)

This function initializes the FlexIO I2S handle which can be used for other FlexIO I2S transactional APIs. Call this API once to get the initialized handle.

Parameters

<i>base</i>	Pointer to FLEXIO_I2S_Type structure.
<i>handle</i>	Pointer to flexio_i2s_handle_t structure to store the transfer state.
<i>callback</i>	FlexIO I2S callback function, which is called while finished a block.
<i>userData</i>	User parameter for the FlexIO I2S callback.

16.4.7.21 status_t FLEXIO_I2S_TransferSendNonBlocking (FLEXIO_I2S_Type * *base*, flexio_i2s_handle_t * *handle*, flexio_i2s_transfer_t * *xfer*)

Note

The API returns immediately after transfer initiates. Call FLEXIO_I2S_GetRemainingBytes to poll the transfer status and check whether the transfer is finished. If the return status is 0, the transfer is finished.

Parameters

<i>base</i>	Pointer to FLEXIO_I2S_Type structure.
<i>handle</i>	Pointer to flexio_i2s_handle_t structure which stores the transfer state
<i>xfer</i>	Pointer to flexio_i2s_transfer_t structure

Return values

<i>kStatus_Success</i>	Successfully start the data transmission.
<i>kStatus_FLEXIO_I2S_Tx-Busy</i>	Previous transmission still not finished, data not all written to TX register yet.
<i>kStatus_InvalidArgument</i>	The input parameter is invalid.

16.4.7.22 **status_t FLEXIO_I2S_TransferReceiveNonBlocking (FLEXIO_I2S_Type * *base*, flexio_i2s_handle_t * *handle*, flexio_i2s_transfer_t * *xfer*)**

Note

The API returns immediately after transfer initiates. Call FLEXIO_I2S_GetRemainingBytes to poll the transfer status to check whether the transfer is finished. If the return status is 0, the transfer is finished.

Parameters

<i>base</i>	Pointer to FLEXIO_I2S_Type structure.
<i>handle</i>	Pointer to flexio_i2s_handle_t structure which stores the transfer state
<i>xfer</i>	Pointer to flexio_i2s_transfer_t structure

Return values

<i>kStatus_Success</i>	Successfully start the data receive.
------------------------	--------------------------------------

<i>kStatus_FLEXIO_I2S_-RxBusy</i>	Previous receive still not finished.
<i>kStatus_InvalidArgument</i>	The input parameter is invalid.

16.4.7.23 void FLEXIO_I2S_TransferAbortSend (FLEXIO_I2S_Type * *base*, flexio_i2s_handle_t * *handle*)

Note

This API can be called at any time when interrupt non-blocking transfer initiates to abort the transfer in a early time.

Parameters

<i>base</i>	Pointer to FLEXIO_I2S_Type structure.
<i>handle</i>	Pointer to flexio_i2s_handle_t structure which stores the transfer state

16.4.7.24 void FLEXIO_I2S_TransferAbortReceive (FLEXIO_I2S_Type * *base*, flexio_i2s_handle_t * *handle*)

Note

This API can be called at any time when interrupt non-blocking transfer initiates to abort the transfer in a early time.

Parameters

<i>base</i>	Pointer to FLEXIO_I2S_Type structure.
<i>handle</i>	Pointer to flexio_i2s_handle_t structure which stores the transfer state

16.4.7.25 status_t FLEXIO_I2S_TransferGetSendCount (FLEXIO_I2S_Type * *base*, flexio_i2s_handle_t * *handle*, size_t * *count*)

Parameters

<i>base</i>	Pointer to FLEXIO_I2S_Type structure.
<i>handle</i>	Pointer to flexio_i2s_handle_t structure which stores the transfer state
<i>count</i>	Bytes sent.

Return values

<i>kStatus_Success</i>	Succeed get the transfer count.
<i>kStatus_NoTransferInProgress</i>	There is not a non-blocking transaction currently in progress.

16.4.7.26 status_t FLEXIO_I2S_TransferGetReceiveCount (***FLEXIO_I2S_Type * base,*** ***flexio_i2s_handle_t * handle, size_t * count***)

Parameters

<i>base</i>	Pointer to FLEXIO_I2S_Type structure.
<i>handle</i>	Pointer to flexio_i2s_handle_t structure which stores the transfer state
<i>count</i>	Bytes received.

Returns

count Bytes received.

Return values

<i>kStatus_Success</i>	Succeed get the transfer count.
<i>kStatus_NoTransferInProgress</i>	There is not a non-blocking transaction currently in progress.

16.4.7.27 void FLEXIO_I2S_TransferTxHandleIRQ (***void * i2sBase, void * i2sHandle***)

Parameters

<i>i2sBase</i>	Pointer to FLEXIO_I2S_Type structure.
<i>i2sHandle</i>	Pointer to flexio_i2s_handle_t structure

16.4.7.28 void FLEXIO_I2S_TransferRxHandleIRQ (***void * i2sBase, void * i2sHandle***)

Parameters

<i>i2sBase</i>	Pointer to FLEXIO_I2S_Type structure.
<i>i2sHandle</i>	Pointer to flexio_i2s_handle_t structure.

16.5 FlexIO SPI Driver

16.5.1 Overview

The MCUXpresso SDK provides a peripheral driver for an SPI function using the Flexible I/O module of MCUXpresso SDK devices.

FlexIO SPI driver includes functional APIs and transactional APIs.

Functional APIs target low-level APIs. Functional APIs can be used for FlexIO SPI initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the FlexIO SPI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the `FLEXIO_SPI_Type *base` as the first parameter. FlexIO SPI functional operation groups provide the functional API set.

Transactional APIs target high-level APIs. Transactional APIs can be used to enable the peripheral and also in the application if the code size and performance of transactional APIs can satisfy requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code. All transactional APIs use the `flexio_spi_master_handle_t/flexio_spi_slave_handle_t` as the second parameter. Initialize the handle by calling the `FLEXIO_SPI_MasterTransferCreateHandle\(\)` or `FLEXIO_SPI_SlaveTransferCreateHandle\(\)` API.

Transactional APIs support asynchronous transfer. This means that the functions `FLEXIO_SPI_MasterTransferNonBlocking\(\)`/`FLEXIO_SPI_SlaveTransferNonBlocking\(\)` set up an interrupt for data transfer. When the transfer is complete, the upper layer is notified through a callback function with the `kStatus_FLEXIO_SPI_Idle` status.

Note that the FlexIO SPI slave driver only supports discontinuous PCS access, which is a limitation. The FlexIO SPI slave driver can support continuous PCS, but the slave cannot adapt discontinuous and continuous PCS automatically. Users can change the timer disable mode in `FLEXIO_SPI_SlaveInit` manually, from `kFLEXIO_TimerDisableOnTimerCompare` to `kFLEXIO_TimerDisableNever` to enable a discontinuous PCS access. Only CPHA = 0 is supported.

16.5.2 Typical use case

16.5.2.1 FlexIO SPI send/receive using an interrupt method

```
flexio_spi_master_handle_t g_spiHandle;
FLEXIO_SPI_Type spiDev;
volatile bool txFinished;
static uint8_t srcBuff[BUFFER_SIZE];
static uint8_t destBuff[BUFFER_SIZE];

void FLEXIO_SPI_MasterUserCallback(FLEXIO_SPI_Type *base,
                                    flexio_spi_master_handle_t *handle, status_t status, void *userData)
{
    userData = userData;

    if (kStatus_FLEXIO_SPI_Idle == status)
    {
        txFinished = true;
    }
}
```

```

}

void main(void)
{
    //...
    flexio_spi_transfer_t xfer = {0};
    flexio_spi_master_config_t userConfig;

    FLEXIO_SPI_MasterGetDefaultConfig(&userConfig);
    userConfig.baudRate_Bps = 5000000U;

    spiDev.flexioBase = BOARD_FLEXIO_BASE;
    spiDev.SDOPinIndex = FLEXIO_SPI_MOSI_PIN;
    spiDev.SDIPinIndex = FLEXIO_SPI_MISO_PIN;
    spiDev.SCKPinIndex = FLEXIO_SPI_SCK_PIN;
    spiDev.CSnPinIndex = FLEXIO_SPI_CSn_PIN;
    spiDev.shifterIndex[0] = 0U;
    spiDev.shifterIndex[1] = 1U;
    spiDev.timerIndex[0] = 0U;
    spiDev.timerIndex[1] = 1U;

    FLEXIO_SPI_MasterInit(&spiDev, &userConfig, FLEXIO_CLOCK_FREQUENCY);

    xfer.txData = srcBuff;
    xfer.rxData = destBuff;
    xfer.dataSize = BUFFER_SIZE;
    xfer.flags = kFLEXIO_SPI_8bitMsb;
    FLEXIO_SPI_MasterTransferCreateHandle(&spiDev, &g_spiHandle,
                                         FLEXIO_SPI_MasterUserCallback, NULL);
    FLEXIO_SPI_MasterTransferNonBlocking(&spiDev, &g_spiHandle, &xfer);

    // Send finished.
    while (!txFinished)
    {
        // ...
    }
}

```

16.5.2.2 FlexIO_SPI Send/Receive in DMA way

```

dma_handle_t g_spiTxDmaHandle;
dma_handle_t g_spiRxDmaHandle;
flexio_spi_master_handle_t g_spiHandle;
FLEXIO_SPI_Type spiDev;
volatile bool txFinished;
static uint8_t srcBuff[BUFFER_SIZE];
static uint8_t destBuff[BUFFER_SIZE];
void FLEXIO_SPI_MasterUserCallback(FLEXIO_SPI_Type *base, flexio_spi_master_dma_handle_t
                                    *handle, status_t status, void *userData)
{
    userData = userData;

    if (kStatus_FLEXIO_SPI_Idle == status)
    {
        txFinished = true;
    }
}

void main(void)
{
    flexio_spi_transfer_t xfer = {0};
    flexio_spi_master_config_t userConfig;

    FLEXIO_SPI_MasterGetDefaultConfig(&userConfig);

```

```

userConfig.baudRate_Bps = 500000U;

spiDev.flexioBase = BOARD_FLEXIO_BASE;
spiDev.SDOPinIndex = FLEXIO_SPI_MOSI_PIN;
spiDev.SDIPinIndex = FLEXIO_SPI_MISO_PIN;
spiDev.SCKPinIndex = FLEXIO_SPI_SCK_PIN;
spiDev.CSnPinIndex = FLEXIO_SPI_CSn_PIN;
spiDev.shifterIndex[0] = 0U;
spiDev.shifterIndex[1] = 1U;
spiDev.timerIndex[0] = 0U;
spiDev.timerIndex[1] = 1U;

/* Init DMAMUX. */
DMAMUX_Init(EXAMPLE_FLEXIO_SPI_DMAMUX_BASEADDR)

/* Init the DMA/EDMA module */
#if defined(FSL_FEATURE_SOC_DMA_COUNT) && FSL_FEATURE_SOC_DMA_COUNT > 0U
DMA_Init(EXAMPLE_FLEXIO_SPI_DMA_BASEADDR);
DMA_CreateHandle(&txHandle, EXAMPLE_FLEXIO_SPI_DMA_BASEADDR, FLEXIO_SPI_TX_DMA_CHANNEL);
DMA_CreateHandle(&rxHandle, EXAMPLE_FLEXIO_SPI_DMA_BASEADDR, FLEXIO_SPI_RX_DMA_CHANNEL);
#endif /* FSL_FEATURE_SOC_DMA_COUNT */

#if defined(FSL_FEATURE_SOC_EDMA_COUNT) && FSL_FEATURE_SOC_EDMA_COUNT > 0U
edma_config_t edmaConfig;

EDMA_GetDefaultConfig(&edmaConfig);
EDMA_Init(EXAMPLE_FLEXIO_SPI_DMA_BASEADDR, &edmaConfig);
EDMA_CreateHandle(&txHandle, EXAMPLE_FLEXIO_SPI_DMA_BASEADDR,
FLEXIO_SPI_TX_DMA_CHANNEL);
EDMA_CreateHandle(&rxHandle, EXAMPLE_FLEXIO_SPI_DMA_BASEADDR,
FLEXIO_SPI_RX_DMA_CHANNEL);
#endif /* FSL_FEATURE_SOC_EDMA_COUNT */

dma_request_source_tx = (dma_request_source_t)(FLEXIO_DMA_REQUEST_BASE + spiDev.
shifterIndex[0]);
dma_request_source_rx = (dma_request_source_t)(FLEXIO_DMA_REQUEST_BASE + spiDev.
shifterIndex[1]);

/* Requests DMA channels for transmit and receive. */
DMAMUX_SetSource(EXAMPLE_FLEXIO_SPI_DMAMUX_BASEADDR, FLEXIO_SPI_TX_DMA_CHANNEL, (
dma_request_source_t)dma_request_source_tx);
DMAMUX_SetSource(EXAMPLE_FLEXIO_SPI_DMAMUX_BASEADDR, FLEXIO_SPI_RX_DMA_CHANNEL, (
dma_request_source_t)dma_request_source_rx);
DMAMUX_EnableChannel(EXAMPLE_FLEXIO_SPI_DMAMUX_BASEADDR,
FLEXIO_SPI_TX_DMA_CHANNEL);
DMAMUX_EnableChannel(EXAMPLE_FLEXIO_SPI_DMAMUX_BASEADDR,
FLEXIO_SPI_RX_DMA_CHANNEL);

FLEXIO_SPI_MasterInit(&spiDev, &userConfig, FLEXIO_CLOCK_FREQUENCY);

/* Initializes the buffer. */
for (i = 0; i < BUFFER_SIZE; i++)
{
    srcBuff[i] = i;
}

/* Sends to the slave. */
xfer.txData = srcBuff;
xfer.rxData = destBuff;
xfer.dataSize = BUFFER_SIZE;
xfer.flags = kFLEXIO_SPI_8bitMsb;
FLEXIO_SPI_MasterTransferCreateHandleDMA(&spiDev, &g_spiHandle, FLEXIO_SPI_MasterUserCallback, NULL
, &g_spitxDmaHandle, &g_spirxDmaHandle);
FLEXIO_SPI_MasterTransferDMA(&spiDev, &g_spiHandle, &xfer);

// Send finished.
while (!txFinished)
{

```

```

    }
    // ...
}

```

Data Structures

- struct [_flexio_spi_type](#)
Define FlexIO SPI access structure typedef. [More...](#)
- struct [_flexio_spi_master_config](#)
Define FlexIO SPI master configuration structure. [More...](#)
- struct [_flexio_spi_slave_config](#)
Define FlexIO SPI slave configuration structure. [More...](#)
- struct [_flexio_spi_transfer](#)
Define FlexIO SPI transfer structure. [More...](#)
- struct [_flexio_spi_master_handle](#)
Define FlexIO SPI handle structure. [More...](#)

Macros

- #define [FLEXIO_SPI_DUMMYDATA](#) (0x00U)
FlexIO SPI dummy transfer data, the data is sent while txData is NULL.
- #define [SPI_RETRY_TIMES](#) 0U /* Define to zero means keep waiting until the flag is assert/deassert. */
Retry times for waiting flag.
- #define [FLEXIO_SPI_XFER_DATA_FORMAT](#)(flag) ((flag) & (0x7U))
Get the transfer data format of width and bit order.

Typedefs

- typedef enum
[_flexio_spi_clock_phase](#) [flexio_spi_clock_phase_t](#)
FlexIO SPI clock phase configuration.
- typedef enum
[_flexio_spi_shift_direction](#) [flexio_spi_shift_direction_t](#)
FlexIO SPI data shifter direction options.
- typedef enum
[_flexio_spi_data_bitcount_mode](#) [flexio_spi_data_bitcount_mode_t](#)
FlexIO SPI data length mode options.
- typedef struct [_flexio_spi_type](#) [FLEXIO_SPI_Type](#)
Define FlexIO SPI access structure typedef.
- typedef struct
[_flexio_spi_master_config](#) [flexio_spi_master_config_t](#)
Define FlexIO SPI master configuration structure.
- typedef struct
[_flexio_spi_slave_config](#) [flexio_spi_slave_config_t](#)
Define FlexIO SPI slave configuration structure.

- `typedef struct _flexio_spi_transfer flexio_spi_transfer_t`
Define FlexIO SPI transfer structure.
- `typedef struct _flexio_spi_master_handle flexio_spi_master_handle_t`
typedef for flexio_spi_master_handle_t in advance.
- `typedef flexio_spi_master_handle_t flexio_spi_slave_handle_t`
Slave handle is the same with master handle.
- `typedef void(* flexio_spi_master_transfer_callback_t)(FLEXIO_SPI_Type *base, flexio_spi_master_handle_t *handle, status_t status, void *userData)`
FlexIO SPI master callback for finished transmit.
- `typedef void(* flexio_spi_slave_transfer_callback_t)(FLEXIO_SPI_Type *base, flexio_spi_slave_handle_t *handle, status_t status, void *userData)`
FlexIO SPI slave callback for finished transmit.

Enumerations

- `enum {`
`kStatus_FLEXIO_SPI_Busy = MAKE_STATUS(kStatusGroup_FLEXIO_SPI, 1),`
`kStatus_FLEXIO_SPI_Idle = MAKE_STATUS(kStatusGroup_FLEXIO_SPI, 2),`
`kStatus_FLEXIO_SPI_Error = MAKE_STATUS(kStatusGroup_FLEXIO_SPI, 3),`
`kStatus_FLEXIO_SPI_Timeout }`
Error codes for the FlexIO SPI driver.
- `enum _flexio_spi_clock_phase {`
`kFLEXIO_SPI_ClockPhaseFirstEdge = 0x0U,`
`kFLEXIO_SPI_ClockPhaseSecondEdge = 0x1U }`
FlexIO SPI clock phase configuration.
- `enum _flexio_spi_shift_direction {`
`kFLEXIO_SPI_MsbFirst = 0,`
`kFLEXIO_SPI_LsbFirst = 1 }`
FlexIO SPI data shifter direction options.
- `enum _flexio_spi_data_bitcount_mode {`
`kFLEXIO_SPI_8BitMode = 0x08U,`
`kFLEXIO_SPI_16BitMode = 0x10U,`
`kFLEXIO_SPI_32BitMode = 0x20U }`
FlexIO SPI data length mode options.
- `enum _flexio_spi_interrupt_enable {`
`kFLEXIO_SPI_TxEmptyInterruptEnable = 0x1U,`
`kFLEXIO_SPI_RxFullInterruptEnable = 0x2U }`
Define FlexIO SPI interrupt mask.
- `enum _flexio_spi_status_flags {`
`kFLEXIO_SPI_TxBufferEmptyFlag = 0x1U,`
`kFLEXIO_SPI_RxBufferFullFlag = 0x2U }`
Define FlexIO SPI status mask.
- `enum _flexio_spi_dma_enable {`
`kFLEXIO_SPI_TxDmaEnable = 0x1U,`
`kFLEXIO_SPI_RxDmaEnable = 0x2U,`
`kFLEXIO_SPI_DmaAllEnable = 0x3U }`

- *Define FlexIO SPI DMA mask.*
 - enum `_flexio_spi_transfer_flags` {

 `kFLEXIO_SPI_8bitMsb` = 0x0U,
 `kFLEXIO_SPI_8bitLsb` = 0x1U,
 `kFLEXIO_SPI_16bitMsb` = 0x2U,
 `kFLEXIO_SPI_16bitLsb` = 0x3U,
 `kFLEXIO_SPI_32bitMsb` = 0x4U,
 `kFLEXIO_SPI_32bitLsb` = 0x5U,
 `kFLEXIO_SPI_csContinuous` = 0x8U }
- Define FlexIO SPI transfer flags.*

Driver version

- #define `FSL_FLEXIO_SPI_DRIVER_VERSION` (`MAKE_VERSION(2, 3, 3)`)
FlexIO SPI driver version.

FlexIO SPI Configuration

- void `FLEXIO_SPI_MasterInit` (`FLEXIO_SPI_Type` *base, `flexio_spi_master_config_t` *masterConfig, `uint32_t` srcClock_Hz)
Ungates the FlexIO clock, resets the FlexIO module, configures the FlexIO SPI master hardware, and configures the FlexIO SPI with FlexIO SPI master configuration.
- void `FLEXIO_SPI_MasterDeinit` (`FLEXIO_SPI_Type` *base)
Resets the FlexIO SPI timer and shifter config.
- void `FLEXIO_SPI_MasterGetDefaultConfig` (`flexio_spi_master_config_t` *masterConfig)
Gets the default configuration to configure the FlexIO SPI master.
- void `FLEXIO_SPI_SlaveInit` (`FLEXIO_SPI_Type` *base, `flexio_spi_slave_config_t` *slaveConfig)
Ungates the FlexIO clock, resets the FlexIO module, configures the FlexIO SPI slave hardware configuration, and configures the FlexIO SPI with FlexIO SPI slave configuration.
- void `FLEXIO_SPI_SlaveDeinit` (`FLEXIO_SPI_Type` *base)
Gates the FlexIO clock.
- void `FLEXIO_SPI_SlaveGetDefaultConfig` (`flexio_spi_slave_config_t` *slaveConfig)
Gets the default configuration to configure the FlexIO SPI slave.

Status

- `uint32_t FLEXIO_SPI_GetStatusFlags` (`FLEXIO_SPI_Type` *base)
Gets FlexIO SPI status flags.
- void `FLEXIO_SPI_ClearStatusFlags` (`FLEXIO_SPI_Type` *base, `uint32_t` mask)
Clears FlexIO SPI status flags.

Interrupts

- void `FLEXIO_SPI_EnableInterrupts` (`FLEXIO_SPI_Type` *base, `uint32_t` mask)

- Enables the FlexIO SPI interrupt.
- void **FLEXIO_SPI_DisableInterrupts** (**FLEXIO_SPI_Type** *base, **uint32_t** mask)
Disables the FlexIO SPI interrupt.

DMA Control

- void **FLEXIO_SPI_EnableDMA** (**FLEXIO_SPI_Type** *base, **uint32_t** mask, **bool** enable)
Enables/disables the FlexIO SPI transmit DMA.
- static **uint32_t** **FLEXIO_SPI_GetTxDataRegisterAddress** (**FLEXIO_SPI_Type** *base, **flexio_spi_shift_direction_t** direction)
Gets the FlexIO SPI transmit data register address for MSB first transfer.
- static **uint32_t** **FLEXIO_SPI_GetRxDataRegisterAddress** (**FLEXIO_SPI_Type** *base, **flexio_spi_shift_direction_t** direction)
Gets the FlexIO SPI receive data register address for the MSB first transfer.

Bus Operations

- static void **FLEXIO_SPI_Enable** (**FLEXIO_SPI_Type** *base, **bool** enable)
Enables/disables the FlexIO SPI module operation.
- void **FLEXIO_SPI_MasterSetBaudRate** (**FLEXIO_SPI_Type** *base, **uint32_t** baudRate_Bps, **uint32_t** srcClockHz)
Sets baud rate for the FlexIO SPI transfer, which is only used for the master.
- static void **FLEXIO_SPI_WriteData** (**FLEXIO_SPI_Type** *base, **flexio_spi_shift_direction_t** direction, **uint32_t** data)
Writes one byte of data, which is sent using the MSB method.
- static **uint32_t** **FLEXIO_SPI_ReadData** (**FLEXIO_SPI_Type** *base, **flexio_spi_shift_direction_t** direction)
Reads 8 bit/16 bit data.
- **status_t** **FLEXIO_SPI_WriteBlocking** (**FLEXIO_SPI_Type** *base, **flexio_spi_shift_direction_t** direction, **const uint8_t** *buffer, **size_t** size)
Sends a buffer of data bytes.
- **status_t** **FLEXIO_SPI_ReadBlocking** (**FLEXIO_SPI_Type** *base, **flexio_spi_shift_direction_t** direction, **uint8_t** *buffer, **size_t** size)
Receives a buffer of bytes.
- **status_t** **FLEXIO_SPI_MasterTransferBlocking** (**FLEXIO_SPI_Type** *base, **flexio_spi_transfer_t** *xfer)
Receives a buffer of bytes.
- void **FLEXIO_SPI_FlushShifters** (**FLEXIO_SPI_Type** *base)
Flush tx/rx shifters.

Transactional

- **status_t** **FLEXIO_SPI_MasterTransferCreateHandle** (**FLEXIO_SPI_Type** *base, **flexio_spi_master_handle_t** *handle, **flexio_spi_master_transfer_callback_t** callback, **void** *userData)
Initializes the FlexIO SPI Master handle, which is used in transactional functions.

- `status_t FLEXIO_SPI_MasterTransferNonBlocking (FLEXIO_SPI_Type *base, flexio_spi_master_handle_t *handle, flexio_spi_transfer_t *xfer)`
Master transfer data using IRQ.
- `void FLEXIO_SPI_MasterTransferAbort (FLEXIO_SPI_Type *base, flexio_spi_master_handle_t *handle)`
Aborts the master data transfer, which used IRQ.
- `status_t FLEXIO_SPI_MasterTransferGetCount (FLEXIO_SPI_Type *base, flexio_spi_master_handle_t *handle, size_t *count)`
Gets the data transfer status which used IRQ.
- `void FLEXIO_SPI_MasterTransferHandleIRQ (void *spiType, void *spiHandle)`
FlexIO SPI master IRQ handler function.
- `status_t FLEXIO_SPI_SlaveTransferCreateHandle (FLEXIO_SPI_Type *base, flexio_spi_slave_handle_t *handle, flexio_spi_slave_transfer_callback_t callback, void *userData)`
Initializes the FlexIO SPI Slave handle, which is used in transactional functions.
- `status_t FLEXIO_SPI_SlaveTransferNonBlocking (FLEXIO_SPI_Type *base, flexio_spi_slave_handle_t *handle, flexio_spi_transfer_t *xfer)`
Slave transfer data using IRQ.
- `static void FLEXIO_SPI_SlaveTransferAbort (FLEXIO_SPI_Type *base, flexio_spi_slave_handle_t *handle)`
Aborts the slave data transfer which used IRQ, share same API with master.
- `static status_t FLEXIO_SPI_SlaveTransferGetCount (FLEXIO_SPI_Type *base, flexio_spi_slave_handle_t *handle, size_t *count)`
Gets the data transfer status which used IRQ, share same API with master.
- `void FLEXIO_SPI_SlaveTransferHandleIRQ (void *spiType, void *spiHandle)`
FlexIO SPI slave IRQ handler function.

16.5.3 Data Structure Documentation

16.5.3.1 struct _flexio_spi_type

Data Fields

- `FLEXIO_Type * flexioBase`
FlexIO base pointer.
- `uint8_t SDOPinIndex`
Pin select for data output.
- `uint8_t SDIPinIndex`
Pin select for data input.
- `uint8_t SCKPinIndex`
Pin select for clock.
- `uint8_t CSnPinIndex`
Pin select for enable.
- `uint8_t shifterIndex [2]`
Shifter index used in FlexIO SPI.
- `uint8_t timerIndex [2]`
Timer index used in FlexIO SPI.

Field Documentation

(1) `FLEXIO_Type* _flexio_spi_type::flexioBase`

(2) `uint8_t _flexio_spi_type::SDOPinIndex`

To set SDO pin in Hi-Z state, user needs to mux the pin as GPIO input and disable all pull up/down in application.

(3) `uint8_t _flexio_spi_type::SDIPinIndex`

(4) `uint8_t _flexio_spi_type::SCKPinIndex`

(5) `uint8_t _flexio_spi_type::CSnPinIndex`

(6) `uint8_t _flexio_spi_type::shifterIndex[2]`

(7) `uint8_t _flexio_spi_type::timerIndex[2]`

16.5.3.2 struct _flexio_spi_master_config

Data Fields

- bool `enableMaster`
Enable/disable FlexIO SPI master after configuration.
- bool `enableInDoze`
Enable/disable FlexIO operation in doze mode.
- bool `enableInDebug`
Enable/disable FlexIO operation in debug mode.
- bool `enableFastAccess`
*Enable/disable fast access to FlexIO registers,
fast access requires the FlexIO clock to be at least twice the frequency of the bus clock.*
- `uint32_t baudRate_Bps`
Baud rate in Bps.
- `flexio_spi_clock_phase_t phase`
Clock phase.
- `flexio_spi_data_bitcount_mode_t dataMode`
8bit or 16bit mode.

Field Documentation

- (1) `bool _flexio_spi_master_config::enableMaster`
- (2) `bool _flexio_spi_master_config::enableInDoze`
- (3) `bool _flexio_spi_master_config::enableInDebug`
- (4) `bool _flexio_spi_master_config::enableFastAccess`
- (5) `uint32_t _flexio_spi_master_config::baudRate_Bps`
- (6) `flexio_spi_clock_phase_t _flexio_spi_master_config::phase`
- (7) `flexio_spi_data_bitcount_mode_t _flexio_spi_master_config::dataMode`

16.5.3.3 struct _flexio_spi_slave_config

Data Fields

- `bool enableSlave`
Enable/disable FlexIO SPI slave after configuration.
- `bool enableInDoze`
Enable/disable FlexIO operation in doze mode.
- `bool enableInDebug`
Enable/disable FlexIO operation in debug mode.
- `bool enableFastAccess`
*Enable/disable fast access to FlexIO registers,
fast access requires the FlexIO clock to be at least twice the frequency of the bus clock.*
- `flexio_spi_clock_phase_t phase`
Clock phase.
- `flexio_spi_data_bitcount_mode_t dataMode`
8bit or 16bit mode.

Field Documentation

- (1) `bool _flexio_spi_slave_config::enableSlave`
- (2) `bool _flexio_spi_slave_config::enableInDoze`
- (3) `bool _flexio_spi_slave_config::enableInDebug`
- (4) `bool _flexio_spi_slave_config::enableFastAccess`
- (5) `flexio_spi_clock_phase_t _flexio_spi_slave_config::phase`
- (6) `flexio_spi_data_bitcount_mode_t _flexio_spi_slave_config::dataMode`

16.5.3.4 struct _flexio_spi_transfer**Data Fields**

- `uint8_t * txData`
Send buffer.
- `uint8_t * rxData`
Receive buffer.
- `size_t dataSize`
Transfer bytes.
- `uint8_t flags`
FlexIO SPI control flag, MSB first or LSB first.

Field Documentation

- (1) `uint8_t* _flexio_spi_transfer::txData`
- (2) `uint8_t* _flexio_spi_transfer::rxData`
- (3) `size_t _flexio_spi_transfer::dataSize`
- (4) `uint8_t _flexio_spi_transfer::flags`

16.5.3.5 struct _flexio_spi_master_handle**Data Fields**

- `uint8_t * txData`
Transfer buffer.
- `uint8_t * rxData`
Receive buffer.
- `size_t transferSize`
Total bytes to be transferred.
- `volatile size_t txRemainingBytes`
Send data remaining in bytes.
- `volatile size_t rxRemainingBytes`
Receive data remaining in bytes.

- volatile uint32_t **state**
FlexIO SPI internal state.
- uint8_t **bytePerFrame**
SPI mode, 2bytes or 1byte in a frame.
- **flexio_spi_shift_direction_t direction**
Shift direction.
- **flexio_spi_master_transfer_callback_t callback**
FlexIO SPI callback.
- void * **userData**
Callback parameter.

Field Documentation

- (1) `uint8_t* _flexio_spi_master_handle::txData`
- (2) `uint8_t* _flexio_spi_master_handle::rxData`
- (3) `size_t _flexio_spi_master_handle::transferSize`
- (4) `volatile size_t _flexio_spi_master_handle::txRemainingBytes`
- (5) `volatile size_t _flexio_spi_master_handle::rxRemainingBytes`
- (6) `volatile uint32_t _flexio_spi_master_handle::state`
- (7) `flexio_spi_shift_direction_t _flexio_spi_master_handle::direction`
- (8) `flexio_spi_master_transfer_callback_t _flexio_spi_master_handle::callback`
- (9) `void* _flexio_spi_master_handle::userData`

16.5.4 Macro Definition Documentation

16.5.4.1 #define FSL_FLEXIO_SPI_DRIVER_VERSION (MAKE_VERSION(2, 3, 3))

16.5.4.2 #define FLEXIO_SPI_DUMMYDATA (0x00U)

16.5.4.3 #define SPI_RETRY_TIMES 0U /* Define to zero means keep waiting until the flag is assert/deassert. */

16.5.4.4 #define FLEXIO_SPI_XFER_DATA_FORMAT(*flag*) ((*flag*) & (0x7U))

16.5.5 Typedef Documentation

16.5.5.1 typedef enum _flexio_spi_clock_phase flexio_spi_clock_phase_t

16.5.5.2 typedef enum _flexio_spi_shift_direction flexio_spi_shift_direction_t

16.5.5.3 typedef enum _flexio_spi_data_bitcount_mode flexio_spi_data_bitcount_mode_t

16.5.5.4 typedef struct _flexio_spi_type FLEXIO_SPI_Type

16.5.5.5 typedef struct _flexio_spi_master_config flexio_spi_master_config_t

16.5.5.6 typedef struct _flexio_spi_slave_config flexio_spi_slave_config_t

16.5.5.7 typedef struct _flexio_spi_transfer flexio_spi_transfer_t

16.5.5.8 typedef struct _flexio_spi_master_handle flexio_spi_master_handle_t

NXP Semiconductors MCUXpresso SDK API Reference Manual

16.5.5.9 typedef flexio_spi_master_handle_t flexio_spi_slave_handle_t

kStatus_FLEXIO_SPI_Idle SPI is idle.

kStatus_FLEXIO_SPI_Error FlexIO SPI error.

kStatus_FLEXIO_SPI_Timeout FlexIO SPI timeout polling status flags.

16.5.6.2 enum _flexio_spi_clock_phase

Enumerator

kFLEXIO_SPI_ClockPhaseFirstEdge First edge on SPSCK occurs at the middle of the first cycle of a data transfer.

kFLEXIO_SPI_ClockPhaseSecondEdge First edge on SPSCK occurs at the start of the first cycle of a data transfer.

16.5.6.3 enum _flexio_spi_shift_direction

Enumerator

kFLEXIO_SPI_MsbFirst Data transfers start with most significant bit.

kFLEXIO_SPI_LsbFirst Data transfers start with least significant bit.

16.5.6.4 enum _flexio_spi_data_bitcount_mode

Enumerator

kFLEXIO_SPI_8BitMode 8-bit data transmission mode.

kFLEXIO_SPI_16BitMode 16-bit data transmission mode.

kFLEXIO_SPI_32BitMode 32-bit data transmission mode.

16.5.6.5 enum _flexio_spi_interrupt_enable

Enumerator

kFLEXIO_SPI_TxEmptyInterruptEnable Transmit buffer empty interrupt enable.

kFLEXIO_SPI_RxFullInterruptEnable Receive buffer full interrupt enable.

16.5.6.6 enum _flexio_spi_status_flags

Enumerator

kFLEXIO_SPI_TxBufferEmptyFlag Transmit buffer empty flag.

kFLEXIO_SPI_RxBufferFullFlag Receive buffer full flag.

16.5.6.7 enum _flexio_spi_dma_enable

Enumerator

- kFLEXIO_SPI_TxDmaEnable** Tx DMA request source.
- kFLEXIO_SPI_RxDmaEnable** Rx DMA request source.
- kFLEXIO_SPI_DmaAllEnable** All DMA request source.

16.5.6.8 enum _flexio_spi_transfer_flags

Note

Use kFLEXIO_SPI_csContinuous and one of the other flags to OR together to form the transfer flag.

Enumerator

- kFLEXIO_SPI_8bitMsb** FlexIO SPI 8-bit MSB first.
- kFLEXIO_SPI_8bitLsb** FlexIO SPI 8-bit LSB first.
- kFLEXIO_SPI_16bitMsb** FlexIO SPI 16-bit MSB first.
- kFLEXIO_SPI_16bitLsb** FlexIO SPI 16-bit LSB first.
- kFLEXIO_SPI_32bitMsb** FlexIO SPI 32-bit MSB first.
- kFLEXIO_SPI_32bitLsb** FlexIO SPI 32-bit LSB first.
- kFLEXIO_SPI_csContinuous** Enable the CS signal continuous mode.

16.5.7 Function Documentation

16.5.7.1 void FLEXIO_SPI_MasterInit (FLEXIO_SPI_Type * *base*, flexio_spi_master_config_t * *masterConfig*, uint32_t *srcClock_Hz*)

The configuration structure can be filled by the user, or be set with default values by the [FLEXIO_SPI-MasterGetDefaultConfig\(\)](#).

Note

1.FlexIO SPI master only support CPOL = 0, which means clock inactive low. 2.For FlexIO SPI master, the input valid time is 1.5 clock cycles, for slave the output valid time is 2.5 clock cycles. So if FlexIO SPI master communicates with other spi IPs, the maximum baud rate is FlexIO clock frequency divided by $2 \times 2 = 4$. If FlexIO SPI master communicates with FlexIO SPI slave, the maximum baud rate is FlexIO clock frequency divided by $(1.5 + 2.5) \times 2 = 8$.

Example

```
FLEXIO_SPI_Type spiDev = {
    .flexioBase = FLEXIO,
    .SDOPinIndex = 0,
    .SDIPinIndex = 1,
```

```

.SCKPinIndex = 2,
.CSnPinIndex = 3,
.shifterIndex = {0,1},
.timerIndex = {0,1}
};
flexio_spi_master_config_t config = {
.enableMaster = true,
.enableInDoze = false,
.enableInDebug = true,
.enableFastAccess = false,
.baudRate_Bps = 500000,
.phase = kFLEXIO_SPI_ClockPhaseFirstEdge,
.direction = kFLEXIO_SPI_MsbFirst,
.dataMode = kFLEXIO_SPI_8BitMode
};
FLEXIO_SPI_MasterInit(&spiDev, &config, srcClock_Hz);

```

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>masterConfig</i>	Pointer to the flexio_spi_master_config_t structure.
<i>srcClock_Hz</i>	FlexIO source clock in Hz.

16.5.7.2 void FLEXIO_SPI_MasterDeinit (FLEXIO_SPI_Type * *base*)

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type.
-------------	---------------------------------

16.5.7.3 void FLEXIO_SPI_MasterGetDefaultConfig (flexio_spi_master_config_t * *masterConfig*)

The configuration can be used directly by calling the FLEXIO_SPI_MasterConfigure(). Example:

```

flexio_spi_master_config_t masterConfig;
FLEXIO_SPI_MasterGetDefaultConfig(&masterConfig);

```

Parameters

<i>masterConfig</i>	Pointer to the flexio_spi_master_config_t structure.
---------------------	------------------------------------------------------

16.5.7.4 void FLEXIO_SPI_SlaveInit (FLEXIO_SPI_Type * *base*, flexio_spi_slave_config_t * *slaveConfig*)

The configuration structure can be filled by the user, or be set with default values by the [FLEXIO_SPI_SlaveGetDefaultConfig\(\)](#).

Note

1.Only one timer is needed in the FlexIO SPI slave. As a result, the second timer index is ignored. 2.- FlexIO SPI slave only support CPOL = 0, which means clock inactive low. 3.For FlexIO SPI master, the input valid time is 1.5 clock cycles, for slave the output valid time is 2.5 clock cycles. So if FlexIO SPI slave communicates with other spi IPs, the maximum baud rate is FlexIO clock frequency divided by $3 \times 2 = 6$. If FlexIO SPI slave communicates with FlexIO SPI master, the maximum baud rate is FlexIO clock frequency divided by $(1.5 + 2.5) \times 2 = 8$. Example

```
FLEXIO_SPI_Type spiDev = {
    .flexioBase = FLEXIO,
    .SDOPinIndex = 0,
    .SDIPinIndex = 1,
    .SCKPinIndex = 2,
    .CSnPinIndex = 3,
    .shifterIndex = {0,1},
    .timerIndex = {0}
};
flexio_spi_slave_config_t config = {
    .enableSlave = true,
    .enableInDoze = false,
    .enableInDebug = true,
    .enableFastAccess = false,
    .phase = kFLEXIO_SPI_ClockPhaseFirstEdge,
    .direction = kFLEXIO_SPI_MsbFirst,
    .dataMode = kFLEXIO_SPI_8BitMode
};
FLEXIO_SPI_SlaveInit(&spiDev, &config);
```

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>slaveConfig</i>	Pointer to the flexio_spi_slave_config_t structure.

16.5.7.5 void FLEXIO_SPI_SlaveDeinit (FLEXIO_SPI_Type * *base*)

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type.
-------------	---------------------------------

16.5.7.6 void FLEXIO_SPI_SlaveGetDefaultConfig (flexio_spi_slave_config_t * *slaveConfig*)

The configuration can be used directly for calling the FLEXIO_SPI_SlaveConfigure(). Example:

```
flexio_spi_slave_config_t slaveConfig;
FLEXIO_SPI_SlaveGetDefaultConfig(&slaveConfig);
```

Parameters

<i>slaveConfig</i>	Pointer to the flexio_spi_slave_config_t structure.
--------------------	-----------------------------------------------------

16.5.7.7 `uint32_t FLEXIO_SPI_GetStatusFlags (FLEXIO_SPI_Type * base)`

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
-------------	-------------------------------------------

Returns

status flag; Use the status flag to AND the following flag mask and get the status.

- kFLEXIO_SPI_TxEmptyFlag
- kFLEXIO_SPI_RxEmptyFlag

16.5.7.8 `void FLEXIO_SPI_ClearStatusFlags (FLEXIO_SPI_Type * base, uint32_t mask)`

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>mask</i>	status flag The parameter can be any combination of the following values: <ul style="list-style-type: none"> • kFLEXIO_SPI_TxEmptyFlag • kFLEXIO_SPI_RxEmptyFlag

16.5.7.9 `void FLEXIO_SPI_EnableInterrupts (FLEXIO_SPI_Type * base, uint32_t mask)`

This function enables the FlexIO SPI interrupt.

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
-------------	-------------------------------------------

<i>mask</i>	interrupt source. The parameter can be any combination of the following values: <ul style="list-style-type: none"> • kFLEXIO_SPI_RxFullInterruptEnable • kFLEXIO_SPI_TxEmptyInterruptEnable
-------------	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

16.5.7.10 void FLEXIO_SPI_DisableInterrupts (FLEXIO_SPI_Type * *base*, uint32_t *mask*)

This function disables the FlexIO SPI interrupt.

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>mask</i>	interrupt source The parameter can be any combination of the following values: <ul style="list-style-type: none"> • kFLEXIO_SPI_RxFullInterruptEnable • kFLEXIO_SPI_TxEmptyInterruptEnable

16.5.7.11 void FLEXIO_SPI_EnableDMA (FLEXIO_SPI_Type * *base*, uint32_t *mask*, bool *enable*)

This function enables/disables the FlexIO SPI Tx DMA, which means that asserting the kFLEXIO_SPI_TxEmptyFlag does/doesn't trigger the DMA request.

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>mask</i>	SPI DMA source.
<i>enable</i>	True means enable DMA, false means disable DMA.

16.5.7.12 static uint32_t FLEXIO_SPI_GetTxDataRegisterAddress (FLEXIO_SPI_Type * *base*, flexio_spi_shift_direction_t *direction*) [inline], [static]

This function returns the SPI data register address, which is mainly used by DMA/eDMA.

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>direction</i>	Shift direction of MSB first or LSB first.

Returns

FlexIO SPI transmit data register address.

16.5.7.13 static uint32_t FLEXIO_SPI_GetRxDataRegisterAddress (FLEXIO_SPI_Type * *base*, flexio_spi_shift_direction_t *direction*) [inline], [static]

This function returns the SPI data register address, which is mainly used by DMA/eDMA.

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>direction</i>	Shift direction of MSB first or LSB first.

Returns

FlexIO SPI receive data register address.

16.5.7.14 static void FLEXIO_SPI_Enable (FLEXIO_SPI_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type.
<i>enable</i>	True to enable, false does not have any effect.

16.5.7.15 void FLEXIO_SPI_MasterSetBaudRate (FLEXIO_SPI_Type * *base*, uint32_t *baudRate_Bps*, uint32_t *srcClockHz*)

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>baudRate_Bps</i>	Baud Rate needed in Hz.
<i>srcClockHz</i>	SPI source clock frequency in Hz.

16.5.7.16 static void FLEXIO_SPI_WriteData (FLEXIO_SPI_Type * *base*, flexio_spi_shift_direction_t *direction*, uint32_t *data*) [inline], [static]

Note

This is a non-blocking API, which returns directly after the data is put into the data register but the data transfer is not finished on the bus. Ensure that the TxEmptyFlag is asserted before calling this API.

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>direction</i>	Shift direction of MSB first or LSB first.
<i>data</i>	8/16/32 bit data.

16.5.7.17 static uint32_t FLEXIO_SPI_ReadData (FLEXIO_SPI_Type * *base*, flexio_spi_shift_direction_t *direction*) [inline], [static]

Note

This is a non-blocking API, which returns directly after the data is read from the data register. Ensure that the RxFullFlag is asserted before calling this API.

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>direction</i>	Shift direction of MSB first or LSB first.

Returns

8 bit/16 bit data received.

16.5.7.18 status_t FLEXIO_SPI_WriteBlocking (FLEXIO_SPI_Type * *base*, flexio_spi_shift_direction_t *direction*, const uint8_t * *buffer*, size_t *size*)

Note

This function blocks using the polling method until all bytes have been sent.

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>direction</i>	Shift direction of MSB first or LSB first.
<i>buffer</i>	The data bytes to send.
<i>size</i>	The number of data bytes to send.

Return values

<i>kStatus_Success</i>	Successfully create the handle.
<i>kStatus_FLEXIO_SPI_Timeout</i>	The transfer timed out and was aborted.

16.5.7.19 status_t FLEXIO_SPI_ReadBlocking (FLEXIO_SPI_Type * *base*, flexio_spi_shift_direction_t *direction*, uint8_t * *buffer*, size_t *size*)

Note

This function blocks using the polling method until all bytes have been received.

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>direction</i>	Shift direction of MSB first or LSB first.
<i>buffer</i>	The buffer to store the received bytes.
<i>size</i>	The number of data bytes to be received.

Return values

<i>kStatus_Success</i>	Successfully create the handle.
<i>kStatus_FLEXIO_SPI_Timeout</i>	The transfer timed out and was aborted.

16.5.7.20 status_t FLEXIO_SPI_MasterTransferBlocking (FLEXIO_SPI_Type * *base*, flexio_spi_transfer_t * *xfer*)

Note

This function blocks via polling until all bytes have been received.

Parameters

<i>base</i>	pointer to FLEXIO_SPI_Type structure
<i>xfer</i>	FlexIO SPI transfer structure, see flexio_spi_transfer_t .

Return values

<i>kStatus_Success</i>	Successfully create the handle.
<i>kStatus_FLEXIO_SPI_Timeout</i>	The transfer timed out and was aborted.

16.5.7.21 void FLEXIO_SPI_FlushShifters (FLEXIO_SPI_Type * *base*)

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
-------------	-------------------------------------------

16.5.7.22 status_t FLEXIO_SPI_MasterTransferCreateHandle (FLEXIO_SPI_Type * *base*, flexio_spi_master_handle_t * *handle*, flexio_spi_master_transfer_callback_t *callback*, void * *userData*)

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>handle</i>	Pointer to the flexio_spi_master_handle_t structure to store the transfer state.
<i>callback</i>	The callback function.
<i>userData</i>	The parameter of the callback function.

Return values

<i>kStatus_Success</i>	Successfully create the handle.
<i>kStatus_OutOfRange</i>	The FlexIO type/handle/ISR table out of range.

16.5.7.23 status_t FLEXIO_SPI_MasterTransferNonBlocking (FLEXIO_SPI_Type * *base*, flexio_spi_master_handle_t * *handle*, flexio_spi_transfer_t * *xfer*)

This function sends data using IRQ. This is a non-blocking function, which returns right away. When all data is sent out/received, the callback function is called.

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>handle</i>	Pointer to the flexio_spi_master_handle_t structure to store the transfer state.
<i>xfer</i>	FlexIO SPI transfer structure. See flexio_spi_transfer_t .

Return values

<i>kStatus_Success</i>	Successfully start a transfer.
<i>kStatus_InvalidArgument</i>	Input argument is invalid.
<i>kStatus_FLEXIO_SPI_Busy</i>	SPI is not idle, is running another transfer.

16.5.7.24 void FLEXIO_SPI_MasterTransferAbort (FLEXIO_SPI_Type * *base*, flexio_spi_master_handle_t * *handle*)

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>handle</i>	Pointer to the flexio_spi_master_handle_t structure to store the transfer state.

16.5.7.25 status_t FLEXIO_SPI_MasterTransferGetCount (FLEXIO_SPI_Type * *base*, flexio_spi_master_handle_t * *handle*, size_t * *count*)

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>handle</i>	Pointer to the flexio_spi_master_handle_t structure to store the transfer state.
<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

Return values

<i>kStatus_InvalidArgument</i>	<i>count</i> is Invalid.
<i>kStatus_Success</i>	Successfully return the count.

16.5.7.26 void FLEXIO_SPI_MasterTransferHandleIRQ (void * *spiType*, void * *spiHandle*)

Parameters

<i>spiType</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>spiHandle</i>	Pointer to the flexio_spi_master_handle_t structure to store the transfer state.

16.5.7.27 status_t FLEXIO_SPI_SlaveTransferCreateHandle (FLEXIO_SPI_Type * *base*, flexio_spi_slave_handle_t * *handle*, flexio_spi_slave_transfer_callback_t *callback*, void * *userData*)

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>handle</i>	Pointer to the flexio_spi_slave_handle_t structure to store the transfer state.
<i>callback</i>	The callback function.
<i>userData</i>	The parameter of the callback function.

Return values

<i>kStatus_Success</i>	Successfully create the handle.
<i>kStatus_OutOfRange</i>	The FlexIO type/handle/ISR table out of range.

16.5.7.28 status_t FLEXIO_SPI_SlaveTransferNonBlocking (FLEXIO_SPI_Type * *base*, flexio_spi_slave_handle_t * *handle*, flexio_spi_transfer_t * *xfer*)

This function sends data using IRQ. This is a non-blocking function, which returns right away. When all data is sent out/received, the callback function is called.

Parameters

<i>handle</i>	Pointer to the flexio_spi_slave_handle_t structure to store the transfer state.
<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>xfer</i>	FlexIO SPI transfer structure. See flexio_spi_transfer_t .

Return values

<i>kStatus_Success</i>	Successfully start a transfer.
<i>kStatus_InvalidArgument</i>	Input argument is invalid.
<i>kStatus_FLEXIO_SPI_Busy</i>	SPI is not idle; it is running another transfer.

**16.5.7.29 static void FLEXIO_SPI_SlaveTransferAbort (FLEXIO_SPI_Type * *base*,
flexio_spi_slave_handle_t * *handle*) [inline], [static]**

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>handle</i>	Pointer to the flexio_spi_slave_handle_t structure to store the transfer state.

16.5.7.30 static status_t FLEXIO_SPI_SlaveTransferGetCount (FLEXIO_SPI_Type * *base*, flexio_spi_slave_handle_t * *handle*, size_t * *count*) [inline], [static]

Parameters

<i>base</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>handle</i>	Pointer to the flexio_spi_slave_handle_t structure to store the transfer state.
<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

Return values

<i>kStatus_InvalidArgument</i>	count is Invalid.
<i>kStatus_Success</i>	Successfully return the count.

16.5.7.31 void FLEXIO_SPI_SlaveTransferHandleIRQ (void * *spiType*, void * *spiHandle*)

Parameters

<i>spiType</i>	Pointer to the FLEXIO_SPI_Type structure.
<i>spiHandle</i>	Pointer to the flexio_spi_slave_handle_t structure to store the transfer state.

16.6 FlexIO UART Driver

16.6.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Universal Asynchronous Receiver/Transmitter (UART) function using the Flexible I/O.

FlexIO UART driver includes functional APIs and transactional APIs. Functional APIs target low-level APIs. Functional APIs can be used for the FlexIO UART initialization/configuration/operation for optimization/customization purpose. Using the functional APIs requires the knowledge of the FlexIO UART peripheral and how to organize functional APIs to meet the application requirements. All functional API use the FLEXIO_UART_Type * as the first parameter. FlexIO UART functional operation groups provide the functional APIs set.

Transactional APIs target high-level APIs. Transactional APIs can be used to enable the peripheral and also in the application if the code size and performance of transactional APIs satisfy requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code. All transactional APIs use the flexio_uart_handle_t as the second parameter. Initialize the handle by calling the [FLEXIO_UART_TransferCreateHandle\(\)](#) API.

Transactional APIs support asynchronous transfer. This means that the functions FLEXIO_UART_SendNonBlocking() and FLEXIO_UART_ReceiveNonBlocking() set up an interrupt for data transfer. When the transfer is complete, the upper layer is notified through a callback function with the kStatus_FLEXIO_UART_TxIdle and kStatus_FLEXIO_UART_RxIdle status.

Transactional receive APIs support the ring buffer. Prepare the memory for the ring buffer and pass in the start address and size through calling the FLEXIO_UART_InstallRingBuffer(). When the ring buffer is enabled, the received data is saved to the ring buffer in the background. The function FLEXIO_UART_ReceiveNonBlocking() first gets data from the ring buffer. If ring buffer does not have enough data, the function returns the data to the ring buffer and saves the received data to user memory. When all data is received, the upper layer is informed through a callback with the status kStatus_FLEXIO_UART_RxIdle status.

If the receive ring buffer is full, the upper layer is informed through a callback with status kStatus_FLEXIO_UART_RxRingBufferOverrun. In the callback function, the upper layer reads data from the ring buffer. If not, the oldest data is overwritten by the new data.

The ring buffer size is specified when calling the FLEXIO_UART_InstallRingBuffer. Note that one byte is reserved for the ring buffer maintenance. Create a handle as follows.

```
FLEXIO_UART_InstallRingBuffer(&uartDev, &handle, &ringBuffer, 32);
```

In this example, the buffer size is 32. However, only 31 bytes are used for saving data.

16.6.2 Typical use case

16.6.2.1 FlexIO UART send/receive using a polling method

```
uint8_t ch;
```

```

FLEXIO_UART_Type uartDev;
status_t result = kStatus_Success;
flexio_uart_user_config user_config;
FLEXIO_UART_GetDefaultConfig(&user_config);
user_config.baudRate_Bps = 115200U;
user_config.enableUart = true;

uartDev.flexioBase = BOARD_FLEXIO_BASE;
uartDev.TxPinIndex = FLEXIO_UART_TX_PIN;
uartDev.RxPinIndex = FLEXIO_UART_RX_PIN;
uartDev.shifterIndex[0] = 0U;
uartDev.shifterIndex[1] = 1U;
uartDev.timerIndex[0] = 0U;
uartDev.timerIndex[1] = 1U;

result = FLEXIO_UART_Init(&uartDev, &user_config, 48000000U);
//Check if configuration is correct.
if(result != kStatus_Success)
{
    return;
}
FLEXIO_UART_WriteBlocking(&uartDev, txbuff, sizeof(txbuff));

while(1)
{
    FLEXIO_UART_ReadBlocking(&uartDev, &ch, 1);
    FLEXIO_UART_WriteBlocking(&uartDev, &ch, 1);
}

```

16.6.2.2 FlexIO UART send/receive using an interrupt method

```

FLEXIO_UART_Type uartDev;
flexio_uart_handle_t g_uartHandle;
flexio_uart_config_t user_config;
flexio_uart_transfer_t sendXfer;
flexio_uart_transfer_t receiveXfer;
volatile bool txFinished;
volatile bool rxFinished;
uint8_t sendData[] = ['H', 'e', 'l', 'l', 'o'];
uint8_t receiveData[32];

void FLEXIO_UART_UserCallback(FLEXIO_UART_Type *base,
    flexio_uart_handle_t *handle, status_t status, void *userData)
{
    userData = userData;

    if (kStatus_FLEXIO_UART_TxIdle == status)
    {
        txFinished = true;
    }

    if (kStatus_FLEXIO_UART_RxIdle == status)
    {
        rxFinished = true;
    }
}

void main(void)
{
    //...

    FLEXIO_UART_GetDefaultConfig(&user_config);
    user_config.baudRate_Bps = 115200U;
    user_config.enableUart = true;
}

```

```

uartDev.flexioBase = BOARD_FLEXIO_BASE;
uartDev.TxPinIndex = FLEXIO_UART_TX_PIN;
uartDev.RxPinIndex = FLEXIO_UART_RX_PIN;
uartDev.shifterIndex[0] = 0U;
uartDev.shifterIndex[1] = 1U;
uartDev.timerIndex[0] = 0U;
uartDev.timerIndex[1] = 1U;

result = FLEXIO_UART_Init(&uartDev, &user_config, 1200000000U);
//Check if configuration is correct.
if(result != kStatus_Success)
{
    return;
}

FLEXIO_UART_TransferCreateHandle(&uartDev, &g_uartHandle,
    FLEXIO_UART_UserCallback, NULL);

// Prepares to send.
sendXfer.data = sendData;
sendXfer.dataSize = sizeof(sendData)/sizeof(sendData[0]);
txFinished = false;

// Sends out.
FLEXIO_UART_SendNonBlocking(&uartDev, &g_uartHandle, &sendXfer);

// Send finished.
while (!txFinished)
{
}

// Prepares to receive.
receiveXfer.data = receiveData;
receiveXfer.dataSize = sizeof(receiveData)/sizeof(receiveData[0]);
rxFinished = false;

// Receives.
FLEXIO_UART_ReceiveNonBlocking(&uartDev, &g_uartHandle, &receiveXfer, NULL);

// Receive finished.
while (!rxFinished)
{
}

// ...
}

```

16.6.2.3 FlexIO UART receive using the ringbuffer feature

```

#define RING_BUFFER_SIZE 64
#define RX_DATA_SIZE      32

FLEXIO_UART_Type uartDev;
flexio_uart_handle_t g_uartHandle;
flexio_uart_config_t user_config;
flexio_uart_transfer_t sendXfer;
flexio_uart_transfer_t receiveXfer;
volatile bool txFinished;
volatile bool rxFinished;
uint8_t receiveData[RX_DATA_SIZE];
uint8_t ringBuffer[RING_BUFFER_SIZE];

void FLEXIO_UART_UserCallback(FLEXIO_UART_Type *base,
    flexio_uart_handle_t *handle, status_t status, void *userData)
{

```

```

userData = userData;

if (kStatus_FLEXIO_UART_RxIdle == status)
{
    rxFinished = true;
}
}

void main(void)
{
    size_t bytesRead;
    //...

    FLEXIO_UART_GetDefaultConfig(&user_config);
    user_config.baudRate_Bps = 115200U;
    user_config.enableUart = true;

    uartDev.flexioBase = BOARD_FLEXIO_BASE;
    uartDev.TxPinIndex = FLEXIO_UART_TX_PIN;
    uartDev.RxPinIndex = FLEXIO_UART_RX_PIN;
    uartDev.shifterIndex[0] = 0U;
    uartDev.shifterIndex[1] = 1U;
    uartDev.timerIndex[0] = 0U;
    uartDev.timerIndex[1] = 1U;

    result = FLEXIO_UART_Init(&uartDev, &user_config, 48000000U);
    //Check if configuration is correct.
    if(result != kStatus_Success)
    {
        return;
    }

    FLEXIO_UART_TransferCreateHandle(&uartDev, &g_uartHandle,
        FLEXIO_UART_UserCallback, NULL);
    FLEXIO_UART_InstallRingBuffer(&uartDev, &g_uartHandle, ringBuffer, RING_BUFFER_SIZE);

    // Receive is working in the background to the ring buffer.

    // Prepares to receive.
    receiveXfer.data = receiveData;
    receiveXfer.dataSize = RX_DATA_SIZE;
    rxFinished = false;

    // Receives.
    FLEXIO_UART_ReceiveNonBlocking(&uartDev, &g_uartHandle, &receiveXfer, &bytesRead);

    if (bytesRead == RX_DATA_SIZE) /* Have read enough data. */
    {
        ;
    }
    else
    {
        if (bytesRead) /* Received some data, process first. */
        {
            ;
        }

        // Receive finished.
        while (!rxFinished)
        {
        }
    }
}

// ...
}

```

16.6.2.4 FlexIO UART send/receive using a DMA method

```

FLEXIO_UART_Type uartDev;
flexio_uart_handle_t g_uartHandle;
dma_handle_t g_uartTxDmaHandle;
dma_handle_t g_uartRxDmaHandle;
flexio_uart_config_t user_config;
flexio_uart_transfer_t sendXfer;
flexio_uart_transfer_t receiveXfer;
volatile bool txFinished;
volatile bool rxFinished;
uint8_t sendData[] = {'H', 'e', 'l', 'l', 'o'};
uint8_t receiveData[32];

void FLEXIO_UART_UserCallback(FLEXIO_UART_Type *base,
    flexio_uart_handle_t *handle, status_t status, void *userData)
{
    userData = userData;

    if (kStatus_FLEXIO_UART_TxIdle == status)
    {
        txFinished = true;
    }

    if (kStatus_FLEXIO_UART_RxIdle == status)
    {
        rxFinished = true;
    }
}

void main(void)
{
    //...

    FLEXIO_UART_GetDefaultConfig(&user_config);
    user_config.baudRate_Bps = 115200U;
    user_config.enableUart = true;

    uartDev.flexioBase = BOARD_FLEXIO_BASE;
    uartDev.TxPinIndex = FLEXIO_UART_TX_PIN;
    uartDev.RxPinIndex = FLEXIO_UART_RX_PIN;
    uartDev.shifterIndex[0] = 0U;
    uartDev.shifterIndex[1] = 1U;
    uartDev.timerIndex[0] = 0U;
    uartDev.timerIndex[1] = 1U;
    result = FLEXIO_UART_Init(&uartDev, &user_config, 48000000U);
    //Check if configuration is correct.
    if(result != kStatus_Success)
    {
        return;
    }

    /* Init DMAMUX. */
    DMAMUX_Init(EXAMPLE_FLEXIO_UART_DMAMUX_BASEADDR);

    /* Init the DMA/EDMA module */
#if defined(FSL_FEATURE_SOC_DMA_COUNT) && FSL_FEATURE_SOC_DMA_COUNT > 0U
    DMA_Init(EXAMPLE_FLEXIO_UART_DMA_BASEADDR);
    DMA_CreateHandle(&g_uartTxDmaHandle, EXAMPLE_FLEXIO_UART_DMA_BASEADDR, FLEXIO_UART_TX_DMA_CHANNEL);
    DMA_CreateHandle(&g_uartRxDmaHandle, EXAMPLE_FLEXIO_UART_DMA_BASEADDR, FLEXIO_UART_RX_DMA_CHANNEL);
#endif /* FSL_FEATURE_SOC_DMA_COUNT */

#if defined(FSL_FEATURE_SOC_EDMA_COUNT) && FSL_FEATURE_SOC_EDMA_COUNT > 0U
    edma_config_t edmaConfig;

    EDMA_GetDefaultConfig(&edmaConfig);
    EDMA_Init(EXAMPLE_FLEXIO_UART_DMA_BASEADDR, &edmaConfig);

```

```

    EDMA_CreateHandle(&g_uartTxDmaHandle, EXAMPLE_FLEXIO_UART_DMA_BASEADDR,
FLEXIO_UART_TX_DMA_CHANNEL);
    EDMA_CreateHandle(&g_uartRxDmaHandle, EXAMPLE_FLEXIO_UART_DMA_BASEADDR,
FLEXIO_UART_RX_DMA_CHANNEL);
#endif /* FSL_FEATURE_SOC_EDMA_COUNT */

dma_request_source_tx = (dma_request_source_t)(FLEXIO_DMA_REQUEST_BASE + uartDev.
shifterIndex[0]);
dma_request_source_rx = (dma_request_source_t)(FLEXIO_DMA_REQUEST_BASE + uartDev.
shifterIndex[1]);

/* Requests DMA channels for transmit and receive. */
DMAMUX_SetSource(EXAMPLE_FLEXIO_UART_DMAMUX_BASEADDR, FLEXIO_UART_TX_DMA_CHANNEL, (
dma_request_source_t)dma_request_source_tx);
DMAMUX_SetSource(EXAMPLE_FLEXIO_UART_DMAMUX_BASEADDR, FLEXIO_UART_RX_DMA_CHANNEL, (
dma_request_source_t)dma_request_source_rx);
DMAMUX_EnableChannel(EXAMPLE_FLEXIO_UART_DMAMUX_BASEADDR,
FLEXIO_UART_TX_DMA_CHANNEL);
DMAMUX_EnableChannel(EXAMPLE_FLEXIO_UART_DMAMUX_BASEADDR,
FLEXIO_UART_RX_DMA_CHANNEL);

FLEXIO_UART_TransferCreateHandleDMA(&uartDev, &g_uartHandle, FLEXIO_UART_UserCallback, NULL, &
g_uartTxDmaHandle, &g_uartRxDmaHandle);

// Prepares to send.
sendXfer.data = sendData;
sendXfer.dataSize = sizeof(sendData)/sizeof(sendData[0]);
txFinished = false;

// Sends out.
FLEXIO_UART_SendDMA(&uartDev, &g_uartHandle, &sendXfer);

// Send finished.
while (!txFinished)
{
}

// Prepares to receive.
receiveXfer.data = receiveData;
receiveXfer.dataSize = sizeof(receiveData)/sizeof(receiveData[0]);
rxFinished = false;

// Receives.
FLEXIO_UART_ReceiveDMA(&uartDev, &g_uartHandle, &receiveXfer, NULL);

// Receive finished.
while (!rxFinished)
{
}

// ...
}

```

Data Structures

- struct [_flexio_uart_type](#)
Define FlexIO UART access structure typedef. [More...](#)
- struct [_flexio_uart_config](#)
Define FlexIO UART user configuration structure. [More...](#)
- struct [_flexio_uart_transfer](#)
Define FlexIO UART transfer structure. [More...](#)
- struct [_flexio_uart_handle](#)

Define FLEXIO UART handle structure. [More...](#)

Macros

- #define **UART_RETRY_TIMES** 0U /* Defining to zero means to keep waiting for the flag until it is assert/deassert. */

Retry times for waiting flag.

TypeDefs

- typedef enum
`_flexio_uart_bit_count_per_char flexio_uart_bit_count_per_char_t`
FlexIO UART bit count per char.
- typedef struct **_flexio_uart_type** **FLEXIO_UART_Type**
Define FlexIO UART access structure typedef.
- typedef struct **_flexio_uart_config** **flexio_uart_config_t**
Define FlexIO UART user configuration structure.
- typedef struct
`_flexio_uart_transfer flexio_uart_transfer_t`
Define FlexIO UART transfer structure.
- typedef void(* **flexio_uart_transfer_callback_t**)(**FLEXIO_UART_Type** *base, **flexio_uart_handle_t** *handle, **status_t** status, void *userData)
FlexIO UART transfer callback function.

Enumerations

- enum {

`kStatus_FLEXIO_UART_TxBusy = MAKE_STATUS(kStatusGroup_FLEXIO_UART, 0),`
`kStatus_FLEXIO_UART_RxBusy = MAKE_STATUS(kStatusGroup_FLEXIO_UART, 1),`
`kStatus_FLEXIO_UART_TxIdle = MAKE_STATUS(kStatusGroup_FLEXIO_UART, 2),`
`kStatus_FLEXIO_UART_RxIdle = MAKE_STATUS(kStatusGroup_FLEXIO_UART, 3),`
`kStatus_FLEXIO_UART_ERROR = MAKE_STATUS(kStatusGroup_FLEXIO_UART, 4),`
`kStatus_FLEXIO_UART_RxRingBufferOverrun,`
`kStatus_FLEXIO_UART_RxHardwareOverrun = MAKE_STATUS(kStatusGroup_FLEXIO_UART, 6),`
`kStatus_FLEXIO_UART_Timeout = MAKE_STATUS(kStatusGroup_FLEXIO_UART, 7),`
`kStatus_FLEXIO_UART_BaudrateNotSupport }`

Error codes for the UART driver.
- enum **_flexio_uart_bit_count_per_char** {

`kFLEXIO_UART_7BitsPerChar = 7U,`
`kFLEXIO_UART_8BitsPerChar = 8U,`
`kFLEXIO_UART_9BitsPerChar = 9U }`

FlexIO UART bit count per char.

- enum _flexio_uart_interrupt_enable {
 kFLEXIO_UART_TxDataRegEmptyInterruptEnable = 0x1U,
 kFLEXIO_UART_RxDataRegFullInterruptEnable = 0x2U
 }
 Define FlexIO UART interrupt mask.
- enum _flexio_uart_status_flags {
 kFLEXIO_UART_TxDataRegEmptyFlag = 0x1U,
 kFLEXIO_UART_RxDataRegFullFlag = 0x2U,
 kFLEXIO_UART_RxOverRunFlag = 0x4U
 }
 Define FlexIO UART status mask.

Driver version

- #define FSL_FLEXIO_UART_DRIVER_VERSION (MAKE_VERSION(2, 5, 0))
 FlexIO UART driver version.

Initialization and deinitialization

- status_t FLEXIO_UART_Init (FLEXIO_UART_Type *base, const flexio_uart_config_t *userConfig, uint32_t srcClock_Hz)
 Ungates the FlexIO clock, resets the FlexIO module, configures FlexIO UART hardware, and configures the FlexIO UART with FlexIO UART configuration.
- void FLEXIO_UART_Deinit (FLEXIO_UART_Type *base)
 Resets the FlexIO UART shifter and timer config.
- void FLEXIO_UART_GetDefaultConfig (flexio_uart_config_t *userConfig)
 Gets the default configuration to configure the FlexIO UART.

Status

- uint32_t FLEXIO_UART_GetStatusFlags (FLEXIO_UART_Type *base)
 Gets the FlexIO UART status flags.
- void FLEXIO_UART_ClearStatusFlags (FLEXIO_UART_Type *base, uint32_t mask)
 Gets the FlexIO UART status flags.

Interrupts

- void FLEXIO_UART_EnableInterrupts (FLEXIO_UART_Type *base, uint32_t mask)
 Enables the FlexIO UART interrupt.
- void FLEXIO_UART_DisableInterrupts (FLEXIO_UART_Type *base, uint32_t mask)
 Disables the FlexIO UART interrupt.

DMA Control

- static uint32_t FLEXIO_UART_GetTxDataRegisterAddress (FLEXIO_UART_Type *base)

- static uint32_t **FLEXIO_UART_GetRxDataRegisterAddress** (FLEXIO_UART_Type *base)
Gets the FlexIO UART transmit data register address.
- static void **FLEXIO_UART_EnableTxDMA** (FLEXIO_UART_Type *base, bool enable)
Enables/disables the FlexIO UART transmit DMA.
- static void **FLEXIO_UART_EnableRxDMA** (FLEXIO_UART_Type *base, bool enable)
Enables/disables the FlexIO UART receive DMA.

Bus Operations

- static void **FLEXIO_UART_Enable** (FLEXIO_UART_Type *base, bool enable)
Enables/disables the FlexIO UART module operation.
- static void **FLEXIO_UART_WriteByte** (FLEXIO_UART_Type *base, const uint8_t *buffer)
Writes one byte of data.
- static void **FLEXIO_UART_ReadByte** (FLEXIO_UART_Type *base, uint8_t *buffer)
Reads one byte of data.
- status_t **FLEXIO_UART_WriteBlocking** (FLEXIO_UART_Type *base, const uint8_t *txData, size_t txSize)
Sends a buffer of data bytes.
- status_t **FLEXIO_UART_ReadBlocking** (FLEXIO_UART_Type *base, uint8_t *rxData, size_t rxSize)
Receives a buffer of bytes.

Transactional

- status_t **FLEXIO_UART_TransferCreateHandle** (FLEXIO_UART_Type *base, flexio_uart_handle_t *handle, flexio_uart_transfer_callback_t callback, void *userData)
Initializes the UART handle.
- void **FLEXIO_UART_TransferStartRingBuffer** (FLEXIO_UART_Type *base, flexio_uart_handle_t *handle, uint8_t *ringBuffer, size_t ringBufferSize)
Sets up the RX ring buffer.
- void **FLEXIO_UART_TransferStopRingBuffer** (FLEXIO_UART_Type *base, flexio_uart_handle_t *handle)
Aborts the background transfer and uninstalls the ring buffer.
- status_t **FLEXIO_UART_TransferSendNonBlocking** (FLEXIO_UART_Type *base, flexio_uart_handle_t *handle, flexio_uart_transfer_t *xfer)
Transmits a buffer of data using the interrupt method.
- void **FLEXIO_UART_TransferAbortSend** (FLEXIO_UART_Type *base, flexio_uart_handle_t *handle)
Aborts the interrupt-driven data transmit.
- status_t **FLEXIO_UART_TransferGetSendCount** (FLEXIO_UART_Type *base, flexio_uart_handle_t *handle, size_t *count)
Gets the number of bytes sent.
- status_t **FLEXIO_UART_TransferReceiveNonBlocking** (FLEXIO_UART_Type *base, flexio_uart_handle_t *handle, flexio_uart_transfer_t *xfer, size_t *receivedBytes)
Receives a buffer of data using the interrupt method.

- void **FLEXIO_UART_TransferAbortReceive** (**FLEXIO_UART_Type** *base, **flexio_uart_handle_t** *handle)

Aborts the receive data which was using IRQ.
- **status_t FLEXIO_UART_TransferGetReceiveCount** (**FLEXIO_UART_Type** *base, **flexio_uart_handle_t** *handle, **size_t** *count)

Gets the number of bytes received.
- void **FLEXIO_UART_TransferHandleIRQ** (void *uartType, void *uartHandle)

FlexIO UART IRQ handler function.
- void **FLEXIO_UART_FlushShifters** (**FLEXIO_UART_Type** *base)

Flush tx/rx shifters.

16.6.3 Data Structure Documentation

16.6.3.1 struct _flexio_uart_type

Data Fields

- **FLEXIO_Type** * **flexioBase**

FlexIO base pointer.
- **uint8_t TxPinIndex**

Pin select for UART_Tx.
- **uint8_t RxPinIndex**

Pin select for UART_Rx.
- **uint8_t shifterIndex [2]**

Shifter index used in FlexIO UART.
- **uint8_t timerIndex [2]**

Timer index used in FlexIO UART.

Field Documentation

- (1) **FLEXIO_Type* _flexio_uart_type::flexioBase**
- (2) **uint8_t _flexio_uart_type::TxPinIndex**
- (3) **uint8_t _flexio_uart_type::RxPinIndex**
- (4) **uint8_t _flexio_uart_type::shifterIndex[2]**
- (5) **uint8_t _flexio_uart_type::timerIndex[2]**

16.6.3.2 struct _flexio_uart_config

Data Fields

- **bool enableUart**

Enable/disable FlexIO UART TX & RX.
- **bool enableInDoze**

Enable/disable FlexIO operation in doze mode.
- **bool enableInDebug**

- *Enable/disable FlexIO operation in debug mode.*
- **bool enableFastAccess**
*Enable/disable fast access to FlexIO registers,
 fast access requires the FlexIO clock to be at least twice the frequency of the bus clock.*
- **uint32_t baudRate_Bps**
Baud rate in Bps.
- **flexio_uart_bit_count_per_char_t bitCountPerChar**
number of bits, 7/8/9 -bit

Field Documentation

- (1) **bool _flexio_uart_config::enableUart**
- (2) **bool _flexio_uart_config::enableFastAccess**
- (3) **uint32_t _flexio_uart_config::baudRate_Bps**

16.6.3.3 struct _flexio_uart_transfer

Data Fields

- **size_t dataSize**
Transfer size.
- **uint8_t * data**
The buffer of data to be transfer.
- **uint8_t * rxData**
The buffer to receive data.
- **const uint8_t * txData**
The buffer of data to be sent.

Field Documentation

- (1) **uint8_t* _flexio_uart_transfer::data**
- (2) **uint8_t* _flexio_uart_transfer::rxData**
- (3) **const uint8_t* _flexio_uart_transfer::txData**

16.6.3.4 struct _flexio_uart_handle

Data Fields

- **const uint8_t *volatile txData**
Address of remaining data to send.
- **volatile size_t txDataSize**
Size of the remaining data to send.
- **uint8_t *volatile rxData**
Address of remaining data to receive.
- **volatile size_t rxDataSize**
Size of the remaining data to receive.
- **size_t txDataSizeAll**

- **size_t rxDataSizeAll**
Total bytes to be sent.
- **uint8_t * rxRingBuffer**
Start address of the receiver ring buffer.
- **size_t rxRingBufferSize**
Size of the ring buffer.
- **volatile uint16_t rxRingBufferHead**
Index for the driver to store received data into ring buffer.
- **volatile uint16_t rxRingBufferTail**
Index for the user to get data from the ring buffer.
- **flexio_uart_transfer_callback_t callback**
Callback function.
- **void * userData**
UART callback function parameter.
- **volatile uint8_t txState**
TX transfer state.
- **volatile uint8_t rxState**
RX transfer state.

Field Documentation

- (1) const uint8_t* volatile _flexio_uart_handle::txData
- (2) volatile size_t _flexio_uart_handle::txDataSize
- (3) uint8_t* volatile _flexio_uart_handle::rxData
- (4) volatile size_t _flexio_uart_handle::rxDataSize
- (5) size_t _flexio_uart_handle::txDataSizeAll
- (6) size_t _flexio_uart_handle::rxDataSizeAll
- (7) uint8_t* _flexio_uart_handle::rxRingBuffer
- (8) size_t _flexio_uart_handle::rxRingBufferSize
- (9) volatile uint16_t _flexio_uart_handle::rxRingBufferHead
- (10) volatile uint16_t _flexio_uart_handle::rxRingBufferTail
- (11) flexio_uart_transfer_callback_t _flexio_uart_handle::callback
- (12) void* _flexio_uart_handle::userData
- (13) volatile uint8_t _flexio_uart_handle::txState

16.6.4 Macro Definition Documentation

16.6.4.1 #define FSL_FLEXIO_UART_DRIVER_VERSION (MAKE_VERSION(2, 5, 0))

16.6.4.2 #define UART_RETRY_TIMES 0U /* Defining to zero means to keep waiting for the flag until it is assert/deassert. */

16.6.5 Typedef Documentation

16.6.5.1 typedef enum _flexio_uart_bit_count_per_char flexio_uart_bit_count_per_char_t

16.6.5.2 typedef struct _flexio_uart_type FLEXIO_UART_Type

16.6.5.3 typedef struct _flexio_uart_config flexio_uart_config_t

16.6.5.4 typedef struct _flexio_uart_transfer flexio_uart_transfer_t

16.6.5.5 typedef void(* flexio_uart_transfer_callback_t)(FLEXIO_UART_Type *base, flexio_uart_handle_t *handle, status_t status, void *userData)

16.6.6 Enumeration Type Documentation

kStatus_FLEXIO_UART_RxBusy Receiver is busy.
kStatus_FLEXIO_UART_TxIdle UART transmitter is idle.
kStatus_FLEXIO_UART_RxIdle UART receiver is idle.
kStatus_FLEXIO_UART_Error ERROR happens on UART.
kStatus_FLEXIO_UART_RxRingBufferOverrun UART RX software ring buffer overrun.
kStatus_FLEXIO_UART_RxHardwareOverrun UART RX receiver overrun.
kStatus_FLEXIO_UART_Timeout UART times out.
kStatus_FLEXIO_UART_BaudrateNotSupport Baudrate is not supported in current clock source.

16.6.6.2 enum _flexio_uart_bit_count_per_char

Enumerator

kFLEXIO_UART_7BitsPerChar 7-bit data characters
kFLEXIO_UART_8BitsPerChar 8-bit data characters
kFLEXIO_UART_9BitsPerChar 9-bit data characters

16.6.6.3 enum _flexio_uart_interrupt_enable

Enumerator

kFLEXIO_UART_TxDataRegEmptyInterruptEnable Transmit buffer empty interrupt enable.
kFLEXIO_UART_RxDataRegFullInterruptEnable Receive buffer full interrupt enable.

16.6.6.4 enum _flexio_uart_status_flags

Enumerator

kFLEXIO_UART_TxDataRegEmptyFlag Transmit buffer empty flag.
kFLEXIO_UART_RxDataRegFullFlag Receive buffer full flag.
kFLEXIO_UART_RxOverRunFlag Receive buffer over run flag.

16.6.7 Function Documentation

16.6.7.1 status_t FLEXIO_UART_Init (FLEXIO_UART_Type * *base*, const flexio_uart_config_t * *userConfig*, uint32_t *srcClock_Hz*)

The configuration structure can be filled by the user or be set with default values by [FLEXIO_UART - GetDefaultConfig\(\)](#).

Example

```

FLEXIO_UART_Type base = {
    .flexioBase = FLEXIO,
    .TxPinIndex = 0,
    .RxPinIndex = 1,
    .shifterIndex = {0,1},
    .timerIndex = {0,1}
};
flexio_uart_config_t config = {
    .enableInDoze = false,
    .enableInDebug = true,
    .enableFastAccess = false,
    .baudRate_Bps = 115200U,
    .bitCountPerChar = 8
};
FLEXIO_UART_Init(base, &config, srcClock_Hz);

```

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
<i>userConfig</i>	Pointer to the flexio_uart_config_t structure.
<i>srcClock_Hz</i>	FlexIO source clock in Hz.

Return values

<i>kStatus_Success</i>	Configuration success.
<i>kStatus_FLEXIO_UART_BaudrateNotSupport</i>	Baudrate is not supported for current clock source frequency.

16.6.7.2 void FLEXIO_UART_Deinit (FLEXIO_UART_Type * *base*)

Note

After calling this API, call the FLEXIO_UART_Init to use the FlexIO UART module.

Parameters

<i>base</i>	Pointer to FLEXIO_UART_Type structure
-------------	---------------------------------------

16.6.7.3 void FLEXIO_UART_GetDefaultConfig (flexio_uart_config_t * *userConfig*)

The configuration can be used directly for calling the FLEXIO_UART_Init(). Example:

```

flexio_uart_config_t config;
FLEXIO_UART_GetDefaultConfig(&userConfig);

```

Parameters

<i>userConfig</i>	Pointer to the flexio_uart_config_t structure.
-------------------	------------------------------------------------

16.6.7.4 **uint32_t FLEXIO_UART_GetStatusFlags (FLEXIO_UART_Type * *base*)**

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
-------------	--------------------------------------------

Returns

FlexIO UART status flags.

16.6.7.5 **void FLEXIO_UART_ClearStatusFlags (FLEXIO_UART_Type * *base*, uint32_t *mask*)**

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
<i>mask</i>	Status flag. The parameter can be any combination of the following values: <ul style="list-style-type: none"> • kFLEXIO_UART_TxDataRegEmptyFlag • kFLEXIO_UART_RxEmptyFlag • kFLEXIO_UART_RxOverRunFlag

16.6.7.6 **void FLEXIO_UART_EnableInterrupts (FLEXIO_UART_Type * *base*, uint32_t *mask*)**

This function enables the FlexIO UART interrupt.

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
<i>mask</i>	Interrupt source.

16.6.7.7 **void FLEXIO_UART_DisableInterrupts (FLEXIO_UART_Type * *base*, uint32_t *mask*)**

This function disables the FlexIO UART interrupt.

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
<i>mask</i>	Interrupt source.

16.6.7.8 static uint32_t FLEXIO_UART_GetTxDataRegisterAddress (FLEXIO_UART_Type * *base*) [inline], [static]

This function returns the UART data register address, which is mainly used by DMA/eDMA.

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
-------------	--------------------------------------------

Returns

FlexIO UART transmit data register address.

16.6.7.9 static uint32_t FLEXIO_UART_GetRxDataRegisterAddress (FLEXIO_UART_Type * *base*) [inline], [static]

This function returns the UART data register address, which is mainly used by DMA/eDMA.

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
-------------	--------------------------------------------

Returns

FlexIO UART receive data register address.

16.6.7.10 static void FLEXIO_UART_EnableTxDMA (FLEXIO_UART_Type * *base*, bool *enable*) [inline], [static]

This function enables/disables the FlexIO UART Tx DMA, which means asserting the kFLEXIO_UART_TxDataRegEmptyFlag does/doesn't trigger the DMA request.

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
<i>enable</i>	True to enable, false to disable.

16.6.7.11 static void FLEXIO_UART_EnableRxDMA (FLEXIO_UART_Type * *base*, bool *enable*) [inline], [static]

This function enables/disables the FlexIO UART Rx DMA, which means asserting kFLEXIO_UART_RxDataRegFullFlag does/doesn't trigger the DMA request.

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
<i>enable</i>	True to enable, false to disable.

16.6.7.12 static void FLEXIO_UART_Enable (FLEXIO_UART_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type.
<i>enable</i>	True to enable, false does not have any effect.

16.6.7.13 static void FLEXIO_UART_WriteByte (FLEXIO_UART_Type * *base*, const uint8_t * *buffer*) [inline], [static]

Note

This is a non-blocking API, which returns directly after the data is put into the data register. Ensure that the TxEmptyFlag is asserted before calling this API.

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
-------------	--------------------------------------------

<i>buffer</i>	The data bytes to send.
---------------	-------------------------

16.6.7.14 static void FLEXIO_UART_ReadByte (FLEXIO_UART_Type * *base*, uint8_t * *buffer*) [inline], [static]

Note

This is a non-blocking API, which returns directly after the data is read from the data register. Ensure that the RxFullFlag is asserted before calling this API.

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
<i>buffer</i>	The buffer to store the received bytes.

16.6.7.15 status_t FLEXIO_UART_WriteBlocking (FLEXIO_UART_Type * *base*, const uint8_t * *txData*, size_t *txSize*)

Note

This function blocks using the polling method until all bytes have been sent.

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
<i>txData</i>	The data bytes to send.
<i>txSize</i>	The number of data bytes to send.

Return values

<i>kStatus_FLEXIO_UART_Timeout</i>	Transmission timed out and was aborted.
<i>kStatus_Success</i>	Successfully wrote all data.

16.6.7.16 status_t FLEXIO_UART_ReadBlocking (FLEXIO_UART_Type * *base*, uint8_t * *rxData*, size_t *rxSize*)

Note

This function blocks using the polling method until all bytes have been received.

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
<i>rxData</i>	The buffer to store the received bytes.
<i>rxSize</i>	The number of data bytes to be received.

Return values

<i>kStatus_FLEXIO_UART_Timeout</i>	Transmission timed out and was aborted.
<i>kStatus_Success</i>	Successfully received all data.

16.6.7.17 status_t FLEXIO_UART_TransferCreateHandle (FLEXIO_UART_Type * *base*, flexio_uart_handle_t * *handle*, flexio_uart_transfer_callback_t *callback*, void * *userData*)

This function initializes the FlexIO UART handle, which can be used for other FlexIO UART transactional APIs. Call this API once to get the initialized handle.

The UART driver supports the "background" receiving, which means that users can set up a RX ring buffer optionally. Data received is stored into the ring buffer even when the user doesn't call the [FLEXIO_UART_TransferReceiveNonBlocking\(\)](#) API. If there is already data received in the ring buffer, users can get the received data from the ring buffer directly. The ring buffer is disabled if passing NULL as *ringBuffer*.

Parameters

<i>base</i>	to FLEXIO_UART_Type structure.
<i>handle</i>	Pointer to the flexio_uart_handle_t structure to store the transfer state.
<i>callback</i>	The callback function.
<i>userData</i>	The parameter of the callback function.

Return values

<i>kStatus_Success</i>	Successfully create the handle.
<i>kStatus_OutOfRange</i>	The FlexIO type/handle/ISR table out of range.

16.6.7.18 void FLEXIO_UART_TransferStartRingBuffer (FLEXIO_UART_Type * *base*, flexio_uart_handle_t * *handle*, uint8_t * *ringBuffer*, size_t *ringBufferSize*)

This function sets up the RX ring buffer to a specific UART handle.

When the RX ring buffer is used, data received is stored into the ring buffer even when the user doesn't

call the `UART_ReceiveNonBlocking()` API. If there is already data received in the ring buffer, users can get the received data from the ring buffer directly.

Note

When using the RX ring buffer, one byte is reserved for internal use. In other words, if `ringBufferSize` is 32, only 31 bytes are used for saving data.

Parameters

<i>base</i>	Pointer to the <code>FLEXIO_UART_Type</code> structure.
<i>handle</i>	Pointer to the <code>flexio_uart_handle_t</code> structure to store the transfer state.
<i>ringBuffer</i>	Start address of ring buffer for background receiving. Pass NULL to disable the ring buffer.
<i>ringBufferSize</i>	Size of the ring buffer.

16.6.7.19 void FLEXIO_UART_TransferStopRingBuffer (`FLEXIO_UART_Type * base,` `flexio_uart_handle_t * handle`)

This function aborts the background transfer and uninstalls the ring buffer.

Parameters

<i>base</i>	Pointer to the <code>FLEXIO_UART_Type</code> structure.
<i>handle</i>	Pointer to the <code>flexio_uart_handle_t</code> structure to store the transfer state.

16.6.7.20 status_t FLEXIO_UART_TransferSendNonBlocking (`FLEXIO_UART_Type * base,` `flexio_uart_handle_t * handle,` `flexio_uart_transfer_t * xfer`)

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is written to the TX register in ISR, the FlexIO UART driver calls the callback function and passes the `kStatus_FLEXIO_UART_TxIdle` as status parameter.

Note

The `kStatus_FLEXIO_UART_TxIdle` is passed to the upper layer when all data is written to the TX register. However, it does not ensure that all data is sent out.

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
<i>handle</i>	Pointer to the flexio_uart_handle_t structure to store the transfer state.
<i>xfer</i>	FlexIO UART transfer structure. See flexio_uart_transfer_t .

Return values

<i>kStatus_Success</i>	Successfully starts the data transmission.
<i>kStatus_UART_TxBusy</i>	Previous transmission still not finished, data not written to the TX register.

16.6.7.21 void FLEXIO_UART_TransferAbortSend (FLEXIO_UART_Type * *base*, flexio_uart_handle_t * *handle*)

This function aborts the interrupt-driven data sending. Get the remainBytes to find out how many bytes are still not sent out.

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
<i>handle</i>	Pointer to the flexio_uart_handle_t structure to store the transfer state.

16.6.7.22 status_t FLEXIO_UART_TransferGetSendCount (FLEXIO_UART_Type * *base*, flexio_uart_handle_t * *handle*, size_t * *count*)

This function gets the number of bytes sent driven by interrupt.

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
<i>handle</i>	Pointer to the flexio_uart_handle_t structure to store the transfer state.
<i>count</i>	Number of bytes sent so far by the non-blocking transaction.

Return values

<i>kStatus_NoTransferIn-Progress</i>	transfer has finished or no transfer in progress.
--------------------------------------	---------------------------------------------------

<i>kStatus_Success</i>	Successfully return the count.
------------------------	--------------------------------

16.6.7.23 **status_t FLEXIO_UART_TransferReceiveNonBlocking (FLEXIO_UART_Type * *base*, flexio_uart_handle_t * *handle*, flexio_uart_transfer_t * *xfer*, size_t * *receivedBytes*)**

This function receives data using the interrupt method. This is a non-blocking function, which returns without waiting for all data to be received. If the RX ring buffer is used and not empty, the data in ring buffer is copied and the parameter *receivedBytes* shows how many bytes are copied from the ring buffer. After copying, if the data in ring buffer is not enough to read, the receive request is saved by the UART driver. When new data arrives, the receive request is serviced first. When all data is received, the UART driver notifies the upper layer through a callback function and passes the status parameter *kStatus_UART_RxIdle*. For example, if the upper layer needs 10 bytes but there are only 5 bytes in the ring buffer, the 5 bytes are copied to *xfer->data*. This function returns with the parameter *receivedBytes* set to 5. For the last 5 bytes, newly arrived data is saved from the *xfer->data[5]*. When 5 bytes are received, the UART driver notifies upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to *xfer->data*. When all data is received, the upper layer is notified.

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
<i>handle</i>	Pointer to the flexio_uart_handle_t structure to store the transfer state.
<i>xfer</i>	UART transfer structure. See flexio_uart_transfer_t .
<i>receivedBytes</i>	Bytes received from the ring buffer directly.

Return values

<i>kStatus_Success</i>	Successfully queue the transfer into the transmit queue.
<i>kStatus_FLEXIO_UART_RxBusy</i>	Previous receive request is not finished.

16.6.7.24 **void FLEXIO_UART_TransferAbortReceive (FLEXIO_UART_Type * *base*, flexio_uart_handle_t * *handle*)**

This function aborts the receive data which was using IRQ.

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
<i>handle</i>	Pointer to the flexio_uart_handle_t structure to store the transfer state.

16.6.7.25 status_t FLEXIO_UART_TransferGetReceiveCount (FLEXIO_UART_Type * *base*, flexio_uart_handle_t * *handle*, size_t * *count*)

This function gets the number of bytes received driven by interrupt.

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
<i>handle</i>	Pointer to the flexio_uart_handle_t structure to store the transfer state.
<i>count</i>	Number of bytes received so far by the non-blocking transaction.

Return values

<i>kStatus_NoTransferInProgress</i>	transfer has finished or no transfer in progress.
<i>kStatus_Success</i>	Successfully return the count.

16.6.7.26 void FLEXIO_UART_TransferHandleIRQ (void * *uartType*, void * *uartHandle*)

This function processes the FlexIO UART transmit and receives the IRQ request.

Parameters

<i>uartType</i>	Pointer to the FLEXIO_UART_Type structure.
<i>uartHandle</i>	Pointer to the flexio_uart_handle_t structure to store the transfer state.

16.6.7.27 void FLEXIO_UART_FlushShifters (FLEXIO_UART_Type * *base*)

Parameters

<i>base</i>	Pointer to the FLEXIO_UART_Type structure.
-------------	--------------------------------------------

Chapter 17

GPIO: General-Purpose Input/Output Driver

17.1 Overview

Modules

- FGPIO Driver
- GPIO Driver

Data Structures

- struct `_gpio_pin_config`
The GPIO pin configuration structure. [More...](#)

Typedefs

- typedef enum `_gpio_pin_direction` `gpio_pin_direction_t`
GPIO direction definition.
- typedef struct `_gpio_pin_config` `gpio_pin_config_t`
The GPIO pin configuration structure.
- typedef enum `_gpio_interrupt_config` `gpio_interrupt_config_t`
Configures the interrupt generation condition.

Enumerations

- enum `_gpio_pin_direction` {
 `kGPIO_DigitalInput` = 0U,
 `kGPIO_DigitalOutput` = 1U }
GPIO direction definition.
- enum `_gpio_interrupt_config` {
 `kGPIO_InterruptStatusFlagDisabled` = 0x0U,
 `kGPIO_DMARisingEdge` = 0x1U,
 `kGPIO_DMAFallingEdge` = 0x2U,
 `kGPIO_DMAEitherEdge` = 0x3U,
 `kGPIO_FlagRisingEdge` = 0x05U,
 `kGPIO_FlagFallingEdge` = 0x06U,
 `kGPIO_FlagEitherEdge` = 0x07U,
 `kGPIO_InterruptLogicZero` = 0x8U,
 `kGPIO_InterruptRisingEdge` = 0x9U,
 `kGPIO_InterruptFallingEdge` = 0xAU,
 `kGPIO_InterruptEitherEdge` = 0xBU,
 `kGPIO_InterruptLogicOne` = 0xCU,
 `kGPIO_ActiveHighTriggerOutputEnable` = 0xDU,
 `kGPIO_ActiveLowTriggerOutputEnable` = 0xEU }

Configures the interrupt generation condition.

Driver version

- `#define FSL_GPIO_DRIVER_VERSION (MAKE_VERSION(2, 7, 3))`
GPIO driver version.

17.2 Data Structure Documentation

17.2.1 struct _gpio_pin_config

Each pin can only be configured as either an output pin or an input pin at a time. If configured as an input pin, leave the outputConfig unused. Note that in some use cases, the corresponding port property should be configured in advance with the PORT_SetPinConfig().

Data Fields

- `gpio_pin_direction_t pinDirection`
GPIO direction, input or output.
- `uint8_t outputLogic`
Set a default output logic, which has no use in input.

17.3 Macro Definition Documentation

17.3.1 #define FSL_GPIO_DRIVER_VERSION (MAKE_VERSION(2, 7, 3))

17.4 Typedef Documentation

17.4.1 typedef struct _gpio_pin_config gpio_pin_config_t

Each pin can only be configured as either an output pin or an input pin at a time. If configured as an input pin, leave the outputConfig unused. Note that in some use cases, the corresponding port property should be configured in advance with the PORT_SetPinConfig().

17.4.2 typedef enum _gpio_interrupt_config gpio_interrupt_config_t

17.5 Enumeration Type Documentation

17.5.1 enum _gpio_pin_direction

Enumerator

kGPIO_DigitalInput Set current pin as digital input.

kGPIO_DigitalOutput Set current pin as digital output.

17.5.2 enum _gpio_interrupt_config

Enumerator

kGPIO_InterruptStatusFlagDisabled Interrupt status flag is disabled.

kGPIO_DMARisingEdge ISF flag and DMA request on rising edge.

kGPIO_DMAFallingEdge ISF flag and DMA request on falling edge.

kGPIO_DMAEitherEdge ISF flag and DMA request on either edge.

kGPIO_FlagRisingEdge Flag sets on rising edge.

kGPIO_FlagFallingEdge Flag sets on falling edge.

kGPIO_FlagEitherEdge Flag sets on either edge.

kGPIO_InterruptLogicZero Interrupt when logic zero.

kGPIO_InterruptRisingEdge Interrupt on rising edge.

kGPIO_InterruptFallingEdge Interrupt on falling edge.

kGPIO_InterruptEitherEdge Interrupt on either edge.

kGPIO_InterruptLogicOne Interrupt when logic one.

kGPIO_ActiveHighTriggerOutputEnable Enable active high-trigger output.

kGPIO_ActiveLowTriggerOutputEnable Enable active low-trigger output.

17.6 GPIO Driver

17.6.1 Overview

The MCUXpresso SDK provides a peripheral driver for the General-Purpose Input/Output (GPIO) module of MCUXpresso SDK devices.

17.6.2 Typical use case

17.6.2.1 Output Operation

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/gpio

17.6.2.2 Input Operation

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/gpio

GPIO Configuration

- void [GPIO_PinInit](#) (GPIO_Type *base, uint32_t pin, const [gpio_pin_config_t](#) *config)
Initializes a GPIO pin used by the board.

GPIO Output Operations

- static void [GPIO_PinWrite](#) (GPIO_Type *base, uint32_t pin, uint8_t output)
Sets the output level of the multiple GPIO pins to the logic 1 or 0.
- static void [GPIO_PortSet](#) (GPIO_Type *base, uint32_t mask)
Sets the output level of the multiple GPIO pins to the logic 1.
- static void [GPIO_PortClear](#) (GPIO_Type *base, uint32_t mask)
Sets the output level of the multiple GPIO pins to the logic 0.
- static void [GPIO_PortToggle](#) (GPIO_Type *base, uint32_t mask)
Reverses the current output logic of the multiple GPIO pins.

GPIO Input Operations

- static uint32_t [GPIO_PinRead](#) (GPIO_Type *base, uint32_t pin)
Reads the current input value of the GPIO port.

GPIO Interrupt

- static void [GPIO_SetPinInterruptConfig](#) (GPIO_Type *base, uint32_t pin, [gpio_interrupt_config_t](#) config)

- `uint32_t GPIO_GpioGetInterruptFlags (GPIO_Type *base)`
Configures the gpio pin interrupt/DMA request.
- `uint8_t GPIO_PinGetInterruptFlag (GPIO_Type *base, uint32_t pin)`
Read the GPIO interrupt status flags.
- `void GPIO_GpioClearInterruptFlags (GPIO_Type *base, uint32_t mask)`
Reads individual pin's interrupt status flag.
- `void GPIO_PinClearInterruptFlag (GPIO_Type *base, uint32_t pin)`
Clears GPIO pin interrupt status flags.
- `static uint32_t GPIO_GetPinsDMARequestFlags (GPIO_Type *base)`
Clears GPIO individual pin's interrupt status flag.
- `static void GPIO_SetMultipleInterruptPinsConfig (GPIO_Type *base, uint32_t mask, gpio_interrupt_config_t config)`
Reads the GPIO DMA request flags.
- `Sets the GPIO interrupt configuration in PCR register for multiple pins.`

17.6.3 Function Documentation

17.6.3.1 void GPIO_PinInit (**GPIO_Type** * *base*, **uint32_t** *pin*, **const gpio_pin_config_t** * *config*)

To initialize the GPIO, define a pin configuration, as either input or output, in the user file. Then, call the `GPIO_PinInit()` function.

This is an example to define an input pin or an output pin configuration.

```
* Define a digital input pin configuration,
* gpio_pin_config_t config =
* {
*   kGPIO_DigitalInput,
*   0,
* }
* Define a digital output pin configuration,
* gpio_pin_config_t config =
* {
*   kGPIO_DigitalOutput,
*   0,
* }
```

Parameters

<i>base</i>	GPIO peripheral base pointer (GPIOA, GPIOB, GPIOC, and so on.)
<i>pin</i>	GPIO port pin number

<i>config</i>	GPIO pin configuration pointer
---------------	--------------------------------

17.6.3.2 static void GPIO_PinWrite (**GPIO_Type * *base*, **uint32_t** *pin*, **uint8_t** *output*) [inline], [static]**

Parameters

<i>base</i>	GPIO peripheral base pointer (GPIOA, GPIOB, GPIOC, and so on.)
<i>pin</i>	GPIO pin number
<i>output</i>	GPIO pin output logic level. <ul style="list-style-type: none">• 0: corresponding pin output low-logic level.• 1: corresponding pin output high-logic level.

17.6.3.3 static void GPIO_PortSet (**GPIO_Type * *base*, **uint32_t** *mask*) [inline], [static]**

Parameters

<i>base</i>	GPIO peripheral base pointer (GPIOA, GPIOB, GPIOC, and so on.)
<i>mask</i>	GPIO pin number macro

17.6.3.4 static void GPIO_PortClear (**GPIO_Type * *base*, **uint32_t** *mask*) [inline], [static]**

Parameters

<i>base</i>	GPIO peripheral base pointer (GPIOA, GPIOB, GPIOC, and so on.)
<i>mask</i>	GPIO pin number macro

17.6.3.5 static void GPIO_PortToggle (**GPIO_Type * *base*, **uint32_t** *mask*) [inline], [static]**

Parameters

<i>base</i>	GPIO peripheral base pointer (GPIOA, GPIOB, GPIOC, and so on.)
<i>mask</i>	GPIO pin number macro

17.6.3.6 **static uint32_t GPIO_PinRead (GPIO_Type * *base*, uint32_t *pin*) [inline], [static]**

Parameters

<i>base</i>	GPIO peripheral base pointer (GPIOA, GPIOB, GPIOC, and so on.)
<i>pin</i>	GPIO pin number

Return values

<i>GPIO</i>	port input value <ul style="list-style-type: none">• 0: corresponding pin input low-logic level.• 1: corresponding pin input high-logic level.
-------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

17.6.3.7 static void GPIO_SetPinInterruptConfig (**GPIO_Type** * *base*, **uint32_t** *pin*, **gpio_interrupt_config_t** *config*) [inline], [static]

Parameters

<i>base</i>	GPIO peripheral base pointer.
<i>pin</i>	GPIO pin number.
<i>config</i>	<p>GPIO pin interrupt configuration.</p> <ul style="list-style-type: none"> • kGPIO_InterruptStatusFlagDisabled: Interrupt/DMA request disabled. • kGPIO_DMARisingEdge : DMA request on rising edge(if the DMA requests exit). • kGPIO_DMAPFallingEdge: DMA request on falling edge(if the DMA requests exit). • kGPIO_DMAEitherEdge : DMA request on either edge(if the DMA requests exit). • kGPIO_FlagRisingEdge : Flag sets on rising edge(if the Flag states exit). • kGPIO_FlagFallingEdge : Flag sets on falling edge(if the Flag states exit). • kGPIO_FlagEitherEdge : Flag sets on either edge(if the Flag states exit). • kGPIO_InterruptLogicZero : Interrupt when logic zero. • kGPIO_InterruptRisingEdge : Interrupt on rising edge. • kGPIO_InterruptFallingEdge: Interrupt on falling edge. • kGPIO_InterruptEitherEdge : Interrupt on either edge. • kGPIO_InterruptLogicOne : Interrupt when logic one. • kGPIO_ActiveHighTriggerOutputEnable : Enable active high-trigger output (if the trigger states exit). • kGPIO_ActiveLowTriggerOutputEnable : Enable active low-trigger output (if the trigger states exit).

17.6.3.8 **uint32_t** GPIO_GpioGetInterruptFlags (**GPIO_Type** * *base*)

Parameters

<i>base</i>	GPIO peripheral base pointer. (GPIOA, GPIOB, GPIOC, and so on.)
-------------	-----------------------------------------------------------------

Returns

The current GPIO's interrupt status flag. '1' means the related pin's flag is set, '0' means the related pin's flag not set. For example, the return value 0x00010001 means the pin 0 and 17 have the interrupt pending.

17.6.3.9 **uint8_t** GPIO_PinGetInterruptFlag (**GPIO_Type** * *base*, **uint32_t** *pin*)

Parameters

<i>base</i>	GPIO peripheral base pointer. (GPIOA, GPIOB, GPIOC, and so on)
<i>pin</i>	GPIO specific pin number.

Returns

The current selected pin's interrupt status flag.

17.6.3.10 void GPIO_GpioClearInterruptFlags (**GPIO_Type** * *base*, **uint32_t** *mask*)

Parameters

<i>base</i>	GPIO peripheral base pointer (GPIOA, GPIOB, GPIOC, and so on.)
<i>mask</i>	GPIO pin number macro

17.6.3.11 void GPIO_PinClearInterruptFlag (**GPIO_Type** * *base*, **uint32_t** *pin*)

Parameters

<i>base</i>	GPIO peripheral base pointer (GPIOA, GPIOB, GPIOC, and so on).
<i>pin</i>	GPIO specific pin number.

17.6.3.12 static **uint32_t** GPIO_GetPinsDMARequestFlags (**GPIO_Type** * *base*) [**inline**], [**static**]

The corresponding flag will be cleared automatically at the completion of the requested DMA transfer

17.6.3.13 static void GPIO_SetMultipleInterruptPinsConfig (**GPIO_Type** * *base*, **uint32_t** *mask*, **gpio_interrupt_config_t** *config*) [**inline**], [**static**]

Parameters

<i>base</i>	GPIO peripheral base pointer.
<i>mask</i>	GPIO pin number macro.
<i>config</i>	<p>GPIO pin interrupt configuration.</p> <ul style="list-style-type: none"> • kGPIO_InterruptStatusFlagDisabled: Interrupt disabled. • kGPIO_DMARisingEdge : DMA request on rising edge(if the DMA requests exit). • kGPIO_DMAFallingEdge: DMA request on falling edge(if the DMA requests exit). • kGPIO_DMAEitherEdge : DMA request on either edge(if the DMA requests exit). • kGPIO_FlagRisingEdge : Flag sets on rising edge(if the Flag states exit). • kGPIO_FlagFallingEdge : Flag sets on falling edge(if the Flag states exit). • kGPIO_FlagEitherEdge : Flag sets on either edge(if the Flag states exit). • kGPIO_InterruptLogicZero : Interrupt when logic zero. • kGPIO_InterruptRisingEdge : Interrupt on rising edge. • kGPIO_InterruptFallingEdge: Interrupt on falling edge. • kGPIO_InterruptEitherEdge : Interrupt on either edge. • kGPIO_InterruptLogicOne : Interrupt when logic one. • kGPIO_ActiveHighTriggerOutputEnable : Enable active high-trigger output (if the trigger states exit). • kGPIO_ActiveLowTriggerOutputEnable : Enable active low-trigger output (if the trigger states exit)..

17.7 FGPIO Driver

This section describes the programming interface of the FGPIO driver. The FGPIO driver configures the FGPIO module and provides a functional interface to build the GPIO application.

Note

FGPIO (Fast GPIO) is only available in a few MCUs. FGPIO and GPIO share the same peripheral but use different registers. FGPIO is closer to the core than the regular GPIO and it's faster to read and write.

17.7.1 Typical use case

17.7.1.1 Output Operation

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/gpio

17.7.1.2 Input Operation

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/gpio

Chapter 18

LLWU: Low-Leakage Wakeup Unit Driver

18.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Low-Leakage Wakeup Unit (LLWU) module of MCUXpresso SDK devices. The LLWU module allows the user to select external pin sources and internal modules as a wake-up source from low-leakage power modes.

18.2 External wakeup pins configurations

Configures the external wakeup pins' working modes, gets, and clears the wake pin flags. External wakeup pins are accessed by the `pinIndex`, which is started from 1. Numbers of the external pins depend on the SoC configuration.

18.3 Internal wakeup modules configurations

Enables/disables the internal wakeup modules and gets the module flags. Internal modules are accessed by `moduleIndex`, which is started from 1. Numbers of external pins depend the on SoC configuration.

18.4 Digital pin filter for external wakeup pin configurations

Configures the digital pin filter of the external wakeup pins' working modes, gets, and clears the pin filter flags. Digital pin filters are accessed by the `filterIndex`, which is started from 1. Numbers of external pins depend on the SoC configuration.

Typedefs

- `typedef enum _llwu_external_pin_mode llwu_external_pin_mode_t`
External input pin control modes.
- `typedef enum _llwu_pin_filter_mode llwu_pin_filter_mode_t`
Digital filter control modes.

Enumerations

- `enum _llwu_external_pin_mode {`
`kLLWU_ExternalPinDisable = 0U,`
`kLLWU_ExternalPinRisingEdge = 1U,`
`kLLWU_ExternalPinFallingEdge = 2U,`
`kLLWU_ExternalPinAnyEdge = 3U }`
External input pin control modes.

- enum _llwu_pin_filter_mode {
 kLLWU_PinFilterDisable = 0U,
 kLLWU_PinFilterRisingEdge = 1U,
 kLLWU_PinFilterFallingEdge = 2U,
 kLLWU_PinFilterAnyEdge = 3U }

Digital filter control modes.

Driver version

- #define FSL_LLWU_DRIVER_VERSION (MAKE_VERSION(2, 0, 5))
LLWU driver version.

18.5 Macro Definition Documentation

18.5.1 #define FSL_LLWU_DRIVER_VERSION (MAKE_VERSION(2, 0, 5))

18.6 Enumeration Type Documentation

18.6.1 enum _llwu_external_pin_mode

Enumerator

kLLWU_ExternalPinDisable Pin disabled as a wakeup input.

kLLWU_ExternalPinRisingEdge Pin enabled with the rising edge detection.

kLLWU_ExternalPinFallingEdge Pin enabled with the falling edge detection.

kLLWU_ExternalPinAnyEdge Pin enabled with any change detection.

18.6.2 enum _llwu_pin_filter_mode

Enumerator

kLLWU_PinFilterDisable Filter disabled.

kLLWU_PinFilterRisingEdge Filter positive edge detection.

kLLWU_PinFilterFallingEdge Filter negative edge detection.

kLLWU_PinFilterAnyEdge Filter any edge detection.

Chapter 19

LPADC: 12-bit SAR Analog-to-Digital Converter Driver

19.1 Overview

The MCUXpresso SDK provides a peripheral driver for the 12-bit SAR Analog-to-Digital Converter (LP-ADC) module of MCUXpresso SDK devices.

19.2 Typical use case

19.2.1 Polling Configuration

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/lpadc

19.2.2 Interrupt Configuration

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/lpadc

Files

- file [fsl_lpadc.h](#)

Data Structures

- struct [lpadc_config_t](#)
LPADC global configuration. [More...](#)
- struct [lpadc_conv_command_config_t](#)
Define structure to keep the configuration for conversion command. [More...](#)
- struct [lpadc_conv_trigger_config_t](#)
Define structure to keep the configuration for conversion trigger. [More...](#)
- struct [lpadc_conv_result_t](#)
Define the structure to keep the conversion result. [More...](#)

Macros

- #define [LPADC_GET_ACTIVE_COMMAND_STATUS](#)(statusVal) ((statusVal & ADC_STAT_CMDACT_MASK) >> ADC_STAT_CMDACT_SHIFT)
Define the MACRO function to get command status from status value.
- #define [LPADC_GET_ACTIVE_TRIGGER_STATUS](#)(statusVal) ((statusVal & ADC_STAT_TRGACT_MASK) >> ADC_STAT_TRGACT_SHIFT)
Define the MACRO function to get trigger status from status value.

TypeDefs

- `typedef enum _lpadc_sample_scale_mode lpadc_sample_scale_mode_t`
Define enumeration of sample scale mode.
- `typedef enum _lpadc_sample_channel_mode lpadc_sample_channel_mode_t`
Define enumeration of channel sample mode.
- `typedef enum _lpadc_hardware_average_mode lpadc_hardware_average_mode_t`
Define enumeration of hardware average selection.
- `typedef enum _lpadc_sample_time_mode lpadc_sample_time_mode_t`
Define enumeration of sample time selection.
- `typedef enum _lpadc_hardware_compare_mode lpadc_hardware_compare_mode_t`
Define enumeration of hardware compare mode.
- `typedef enum _lpadc_reference_voltage_mode lpadc_reference_voltage_source_t`
Define enumeration of reference voltage source.
- `typedef enum _lpadc_power_level_mode lpadc_power_level_mode_t`
Define enumeration of power configuration.
- `typedef enum _lpadc_trigger_priority_policy lpadc_trigger_priority_policy_t`
Define enumeration of trigger priority policy.

Enumerations

- `enum _lpadc_status_flags {`
`kLPADC_ResultFIFO0OverflowFlag = ADC_STAT_FOF0_MASK,`
`kLPADC_ResultFIFO0ReadyFlag = ADC_STAT_RDY0_MASK,`
`kLPADC_TriggerExceptionFlag = ADC_STAT_TEXC_INT_MASK,`
`kLPADC_TriggerCompletionFlag = ADC_STAT_TCOMP_INT_MASK,`
`kLPADC_ActiveFlag = ADC_STAT_ADC_ACTIVE_MASK,`
`kLPADC_ResultFIFOOverflowFlag = kLPADC_ResultFIFO0OverflowFlag,`
`kLPADC_ResultFIFOReadyFlag = kLPADC_ResultFIFO0ReadyFlag }`
Define hardware flags of the module.
- `enum _lpadc_interrupt_enable {`
`kLPADC_ResultFIFO0OverflowInterruptEnable = ADC_IE_FOFIE0_MASK,`
`kLPADC_FIFO0WatermarkInterruptEnable = ADC_IE_FWMIE0_MASK,`
`kLPADC_ResultFIFOOverflowInterruptEnable = kLPADC_ResultFIFO0OverflowInterrupt-`

Enable,

```
kLPADC_FIFOWatermarkInterruptEnable = kLPADC_FIFO0WatermarkInterruptEnable,
kLPADC_TriggerExceptionInterruptEnable = ADC_IE_TEXC_IE_MASK,
kLPADC_Trigger0CompletionInterruptEnable = ADC_IE_TCOMP_IE(1UL << 0UL),
kLPADC_Trigger1CompletionInterruptEnable = ADC_IE_TCOMP_IE(1UL << 1UL),
kLPADC_Trigger2CompletionInterruptEnable = ADC_IE_TCOMP_IE(1UL << 2UL),
kLPADC_Trigger3CompletionInterruptEnable = ADC_IE_TCOMP_IE(1UL << 3UL),
kLPADC_Trigger4CompletionInterruptEnable = ADC_IE_TCOMP_IE(1UL << 4UL),
kLPADC_Trigger5CompletionInterruptEnable = ADC_IE_TCOMP_IE(1UL << 5UL),
kLPADC_Trigger6CompletionInterruptEnable = ADC_IE_TCOMP_IE(1UL << 6UL),
kLPADC_Trigger7CompletionInterruptEnable = ADC_IE_TCOMP_IE(1UL << 7UL),
kLPADC_Trigger8CompletionInterruptEnable = ADC_IE_TCOMP_IE(1UL << 8UL),
kLPADC_Trigger9CompletionInterruptEnable = ADC_IE_TCOMP_IE(1UL << 9UL),
kLPADC_Trigger10CompletionInterruptEnable = ADC_IE_TCOMP_IE(1UL << 10UL),
kLPADC_Trigger11CompletionInterruptEnable = ADC_IE_TCOMP_IE(1UL << 11UL),
kLPADC_Trigger12CompletionInterruptEnable = ADC_IE_TCOMP_IE(1UL << 12UL),
kLPADC_Trigger13CompletionInterruptEnable = ADC_IE_TCOMP_IE(1UL << 13UL),
kLPADC_Trigger14CompletionInterruptEnable = ADC_IE_TCOMP_IE(1UL << 14UL),
kLPADC_Trigger15CompletionInterruptEnable = ADC_IE_TCOMP_IE(1UL << 15UL) }
```

Define interrupt switchers of the module.

- enum _lpadc_trigger_status_flags {

```

kLPADC_Trigger0InterruptedFlag = 1UL << 0UL,
kLPADC_Trigger1InterruptedFlag = 1UL << 1UL,
kLPADC_Trigger2InterruptedFlag = 1UL << 2UL,
kLPADC_Trigger3InterruptedFlag = 1UL << 3UL,
kLPADC_Trigger4InterruptedFlag = 1UL << 4UL,
kLPADC_Trigger5InterruptedFlag = 1UL << 5UL,
kLPADC_Trigger6InterruptedFlag = 1UL << 6UL,
kLPADC_Trigger7InterruptedFlag = 1UL << 7UL,
kLPADC_Trigger8InterruptedFlag = 1UL << 8UL,
kLPADC_Trigger9InterruptedFlag = 1UL << 9UL,
kLPADC_Trigger10InterruptedFlag = 1UL << 10UL,
kLPADC_Trigger11InterruptedFlag = 1UL << 11UL,
kLPADC_Trigger12InterruptedFlag = 1UL << 12UL,
kLPADC_Trigger13InterruptedFlag = 1UL << 13UL,
kLPADC_Trigger14InterruptedFlag = 1UL << 14UL,
kLPADC_Trigger15InterruptedFlag = 1UL << 15UL,
kLPADC_Trigger0CompletedFlag = 1UL << 16UL,
kLPADC_Trigger1CompletedFlag = 1UL << 17UL,
kLPADC_Trigger2CompletedFlag = 1UL << 18UL,
kLPADC_Trigger3CompletedFlag = 1UL << 19UL,
kLPADC_Trigger4CompletedFlag = 1UL << 20UL,
kLPADC_Trigger5CompletedFlag = 1UL << 21UL,
kLPADC_Trigger6CompletedFlag = 1UL << 22UL,
kLPADC_Trigger7CompletedFlag = 1UL << 23UL,
kLPADC_Trigger8CompletedFlag = 1UL << 24UL,
kLPADC_Trigger9CompletedFlag = 1UL << 25UL,
kLPADC_Trigger10CompletedFlag = 1UL << 26UL,
kLPADC_Trigger11CompletedFlag = 1UL << 27UL,
kLPADC_Trigger12CompletedFlag = 1UL << 28UL,
kLPADC_Trigger13CompletedFlag = 1UL << 29UL,
kLPADC_Trigger14CompletedFlag = 1UL << 30UL,
kLPADC_Trigger15CompletedFlag = 1UL << 31UL }

```

The enumerator of lpadc trigger status flags, including interrupted flags and completed flags.

- enum _lpadc_sample_scale_mode {
 kLPADC_SamplePartScale = 0U,
 kLPADC_SampleFullScale = 1U }
- Define enumeration of sample scale mode.*
- enum _lpadc_sample_channel_mode {
 kLPADC_SampleChannelSingleEndSideA = 0x0U,
 kLPADC_SampleChannelSingleEndSideB = 0x1U,
 kLPADC_SampleChannelDiffBothSideAB = 0x2U,
 kLPADC_SampleChannelDiffBothSideBA = 0x3U }
- Define enumeration of channel sample mode.*
- enum _lpadc_hardware_average_mode {

```
kLPADC_HardwareAverageCount1 = 0U,
kLPADC_HardwareAverageCount2 = 1U,
kLPADC_HardwareAverageCount4 = 2U,
kLPADC_HardwareAverageCount8 = 3U,
kLPADC_HardwareAverageCount16 = 4U,
kLPADC_HardwareAverageCount32 = 5U,
kLPADC_HardwareAverageCount64 = 6U,
kLPADC_HardwareAverageCount128 = 7U }
```

Define enumeration of hardware average selection.

- enum _lpadc_sample_time_mode {
 kLPADC_SampleTimeADCK3 = 0U,
 kLPADC_SampleTimeADCK5 = 1U,
 kLPADC_SampleTimeADCK7 = 2U,
 kLPADC_SampleTimeADCK11 = 3U,
 kLPADC_SampleTimeADCK19 = 4U,
 kLPADC_SampleTimeADCK35 = 5U,
 kLPADC_SampleTimeADCK67 = 6U,
 kLPADC_SampleTimeADCK131 = 7U }

Define enumeration of sample time selection.

- enum _lpadc_hardware_compare_mode {
 kLPADC_HardwareCompareDisabled = 0U,
 kLPADC_HardwareCompareStoreOnTrue = 2U,
 kLPADC_HardwareCompareRepeatUntilTrue = 3U }

Define enumeration of hardware compare mode.

- enum _lpadc_reference_voltage_mode {
 kLPADC_ReferenceVoltageAlt1 = 0U,
 kLPADC_ReferenceVoltageAlt2 = 1U,
 kLPADC_ReferenceVoltageAlt3 = 2U }

Define enumeration of reference voltage source.

- enum _lpadc_power_level_mode {
 kLPADC_PowerLevelAlt1 = 0U,
 kLPADC_PowerLevelAlt2 = 1U,
 kLPADC_PowerLevelAlt3 = 2U,
 kLPADC_PowerLevelAlt4 = 3U }

Define enumeration of power configuration.

- enum _lpadc_trigger_priority_policy {

```

kLPADC_ConvPreemptImmediatelyNotAutoResumed = 0x0U,
kLPADC_ConvPreemptSoftlyNotAutoResumed = 0x1U,
kLPADC_ConvPreemptImmediatelyAutoRestarted = 0x4U,
kLPADC_ConvPreemptSoftlyAutoRestarted = 0x5U,
kLPADC_ConvPreemptImmediatelyAutoResumed = 0x1CU,
kLPADC_ConvPreemptSoftlyAutoResumed = 0x1DU,
kLPADC_TriggerPriorityPreemptImmediately,
kLPADC_TriggerPriorityPreemptSoftly,
kLPADC_ConvPreemptSubsequentlyNotAutoResumed = 0x2U,
kLPADC_ConvPreemptSubsequentlyAutoRestarted = 0x6U,
kLPADC_ConvPreemptSubsequentlyAutoResumed = 0xEU,
kLPADC_TriggerPriorityPreemptSubsequently,
kLPADC_TriggerPriorityExceptionDisabled = 0x10U }

```

Define enumeration of trigger priority policy.

Driver version

- #define **FSL_LPADC_DRIVER_VERSION** (MAKE_VERSION(2, 8, 4))
LPADC driver version 2.8.4.

Initialization & de-initialization.

- void **LPADC_Init** (ADC_Type *base, const lpadc_config_t *config)
Initializes the LPADC module.
- void **LPADC_GetDefaultConfig** (lpadc_config_t *config)
Gets an available pre-defined settings for initial configuration.
- void **LPADC_Deinit** (ADC_Type *base)
De-initializes the LPADC module.
- static void **LPADC_Enable** (ADC_Type *base, bool enable)
Switch on/off the LPADC module.
- static void **LPADC_DoResetFIFO** (ADC_Type *base)
Do reset the conversion FIFO.
- static void **LPADC_DoResetConfig** (ADC_Type *base)
Do reset the module's configuration.

Status

- static uint32_t **LPADC_GetStatusFlags** (ADC_Type *base)
Get status flags.
- static void **LPADC_ClearStatusFlags** (ADC_Type *base, uint32_t mask)
Clear status flags.
- static uint32_t **LPADC_GetTriggerStatusFlags** (ADC_Type *base)
Get trigger status flags to indicate which trigger sequences have been completed or interrupted by a high priority trigger exception.
- static void **LPADC_ClearTriggerStatusFlags** (ADC_Type *base, uint32_t mask)
Clear trigger status flags.

Interrupts

- static void **LPADC_EnableInterrupts** (ADC_Type *base, uint32_t mask)

- static void [LPADC_DisableInterrupts](#) (ADC_Type *base, uint32_t mask)
Disable interrupts.

DMA Control

- static void [LPADC_EnableFIFOWatermarkDMA](#) (ADC_Type *base, bool enable)
Switch on/off the DMA trigger for FIFO watermark event.

Trigger and conversion with FIFO.

- static uint32_t [LPADC_GetConvResultCount](#) (ADC_Type *base)
Get the count of result kept in conversion FIFO.
- bool [LPADC_GetConvResult](#) (ADC_Type *base, [lpadc_conv_result_t](#) *result)
Get the result in conversion FIFO.
- void [LPADC_GetConvResultBlocking](#) (ADC_Type *base, [lpadc_conv_result_t](#) *result)
Get the result in conversion FIFO using blocking method.
- void [LPADC_SetConvTriggerConfig](#) (ADC_Type *base, uint32_t triggerId, const [lpadc_conv_trigger_config_t](#) *config)
Configure the conversion trigger source.
- void [LPADC_GetDefaultConvTriggerConfig](#) ([lpadc_conv_trigger_config_t](#) *config)
Gets an available pre-defined settings for trigger's configuration.
- static void [LPADC_DoSoftwareTrigger](#) (ADC_Type *base, uint32_t triggerIdMask)
Do software trigger to conversion command.
- void [LPADC_SetConvCommandConfig](#) (ADC_Type *base, uint32_t commandId, const [lpadc_conv_command_config_t](#) *config)
Configure conversion command.
- void [LPADC_GetDefaultConvCommandConfig](#) ([lpadc_conv_command_config_t](#) *config)
Gets an available pre-defined settings for conversion command's configuration.

19.3 Data Structure Documentation

19.3.1 struct [lpadc_config_t](#)

This structure would used to keep the settings for initialization.

Data Fields

- bool [enableInDozeMode](#)
Control system transition to Stop and Wait power modes while ADC is converting.
- bool [enableAnalogPreliminary](#)
ADC analog circuits are pre-enabled and ready to execute conversions without startup delays(at the cost of higher DC current consumption).
- uint32_t [powerUpDelay](#)
When the analog circuits are not pre-enabled, the ADC analog circuits are only powered while the ADC is active and there is a counted delay defined by this field after an initial trigger transitions the ADC from its Idle state to allow time for the analog circuits to stabilize.
- [lpadc_reference_voltage_source_t](#) [referenceVoltageSource](#)

- Selects the voltage reference high used for conversions.
- **lpadc_power_level_mode_t powerLevelMode**
Power Configuration Selection.
- **lpadc_trigger_priority_policy_t triggerPriorityPolicy**
Control how higher priority triggers are handled, see to *lpadc_trigger_priority_policy_t*.
- **bool enableConvPause**
Enables the ADC pausing function.
- **uint32_t convPauseDelay**
Controls the duration of pausing during command execution sequencing.
- **uint32_t FIFOWatermark**
FIFOWatermark is a programmable threshold setting.

Field Documentation

(1) **bool lpadc_config_t::enableInDozeMode**

When enabled in Doze mode, immediate entries to Wait or Stop are allowed. When disabled, the ADC will wait for the current averaging iteration/FIFO storage to complete before acknowledging stop or wait mode entry.

(2) **bool lpadc_config_t::enableAnalogPreliminary**

(3) **uint32_t lpadc_config_t::powerUpDelay**

The startup delay count of (powerUpDelay * 4) ADCK cycles must result in a longer delay than the analog startup time.

(4) **lpadc_reference_voltage_source_t lpadc_config_t::referenceVoltageSource**

(5) **lpadc_power_level_mode_t lpadc_config_t::powerLevelMode**

(6) **lpadc_trigger_priority_policy_t lpadc_config_t::triggerPriorityPolicy**

(7) **bool lpadc_config_t::enableConvPause**

When enabled, a programmable delay is inserted during command execution sequencing between LOOP iterations, between commands in a sequence, and between conversions when command is executing in "Compare Until True" configuration.

(8) **uint32_t lpadc_config_t::convPauseDelay**

The pause delay is a count of (convPauseDelay*4) ADCK cycles. Only available when ADC pausing function is enabled. The available value range is in 9-bit.

(9) **uint32_t lpadc_config_t::FIFOWatermark**

When the number of datawords stored in the ADC Result FIFO is greater than the value in this field, the ready flag would be asserted to indicate stored data has reached the programmable threshold.

19.3.2 struct lpadc_conv_command_config_t

Data Fields

- `lpadc_sample_scale_mode_t sampleScaleMode`
Sample scale mode.
- `lpadc_sample_channel_mode_t sampleChannelMode`
Channel sample mode.
- `uint32_t channelNumber`
Channel number, select the channel or channel pair.
- `uint32_t chainedNextCommandNumber`
Selects the next command to be executed after this command completes.
- `bool enableAutoChannelIncrement`
Loop with increment: when disabled, the "loopCount" field selects the number of times the selected channel is converted consecutively; when enabled, the "loopCount" field defines how many consecutive channels are converted as part of the command execution.
- `uint32_t loopCount`
Selects how many times this command executes before finish and transition to the next command or Idle state.
- `lpadc_hardware_average_mode_t hardwareAverageMode`
Hardware average selection.
- `lpadc_sample_time_mode_t sampleTimeMode`
Sample time selection.
- `lpadc_hardware_compare_mode_t hardwareCompareMode`
Hardware compare selection.
- `uint32_t hardwareCompareValueHigh`
Compare Value High.
- `uint32_t hardwareCompareValueLow`
Compare Value Low.
- `bool enableWaitTrigger`
Wait for trigger assertion before execution: when disabled, this command will be automatically executed; when enabled, the active trigger must be asserted again before executing this command.

Field Documentation

- (1) `lpadc_sample_scale_mode_t lpadc_conv_command_config_t::sampleScaleMode`
- (2) `lpadc_sample_channel_mode_t lpadc_conv_command_config_t::sampleChannelMode`
- (3) `uint32_t lpadc_conv_command_config_t::channelNumber`
- (4) `uint32_t lpadc_conv_command_config_t::chainedNextCommandNumber`

1-15 is available, 0 is to terminate the chain after this command.

- (5) `bool lpadc_conv_command_config_t::enableAutoChannelIncrement`
- (6) `uint32_t lpadc_conv_command_config_t::loopCount`

Command executes LOOP+1 times. 0-15 is available.

- (7) `lpadc_hardware_average_mode_t lpadc_conv_command_config_t::hardwareAverageMode`
- (8) `lpadc_sample_time_mode_t lpadc_conv_command_config_t::sampleTimeMode`
- (9) `lpadc_hardware_compare_mode_t lpadc_conv_command_config_t::hardwareCompareMode`
- (10) `uint32_t lpadc_conv_command_config_t::hardwareCompareValueHigh`

The available value range is in 16-bit.

- (11) `uint32_t lpadc_conv_command_config_t::hardwareCompareValueLow`

The available value range is in 16-bit.

- (12) `bool lpadc_conv_command_config_t::enableWaitTrigger`

19.3.3 struct lpadc_conv_trigger_config_t

Data Fields

- `uint32_t targetCommandId`
Select the command from command buffer to execute upon detect of the associated trigger event.
- `uint32_t delayPower`
Select the trigger delay duration to wait at the start of servicing a trigger event.
- `uint32_t priority`
Sets the priority of the associated trigger source.
- `bool enableHardwareTrigger`
Enable hardware trigger source to initiate conversion on the rising edge of the input trigger source or not.

Field Documentation

- (1) `uint32_t lpadc_conv_trigger_config_t::targetCommandId`
- (2) `uint32_t lpadc_conv_trigger_config_t::delayPower`

When this field is clear, then no delay is incurred. When this field is set to a non-zero value, the duration for the delay is $2^{\text{delayPower}}$ ADCK cycles. The available value range is 4-bit.

- (3) `uint32_t lpadc_conv_trigger_config_t::priority`

If two or more triggers have the same priority level setting, the lower order trigger event has the higher priority. The lower value for this field is for the higher priority, the available value range is 1-bit.

- (4) `bool lpadc_conv_trigger_config_t::enableHardwareTrigger`

The software trigger is always available.

19.3.4 struct lpadc_conv_result_t

Data Fields

- `uint32_t commandIdSource`
Indicate the command buffer being executed that generated this result.
- `uint32_t loopCountIndex`
Indicate the loop count value during command execution that generated this result.
- `uint32_t triggerIdSource`
Indicate the trigger source that initiated a conversion and generated this result.
- `uint16_t convValue`
Data result.

Field Documentation

- (1) `uint32_t lpadc_conv_result_t::commandIdSource`
- (2) `uint32_t lpadc_conv_result_t::loopCountIndex`
- (3) `uint32_t lpadc_conv_result_t::triggerIdSource`
- (4) `uint16_t lpadc_conv_result_t::convValue`

19.4 Macro Definition Documentation

19.4.1 #define FSL_LPADC_DRIVER_VERSION (MAKE_VERSION(2, 8, 4))

19.4.2 #define LPADC_GET_ACTIVE_COMMAND_STATUS(`statusVal`) ((`statusVal` & ADC_STAT_CMDACT_MASK) >> ADC_STAT_CMDACT_SHIFT)

The `statusVal` is the return value from [LPADC_GetStatusFlags\(\)](#).

19.4.3 #define LPADC_GET_ACTIVE_TRIGGER_STATUS(`statusVal`) ((`statusVal` & ADC_STAT_TRGACT_MASK) >> ADC_STAT_TRGACT_SHIFT)

The `statusVal` is the return value from [LPADC_GetStatusFlags\(\)](#).

19.5 Typedef Documentation

19.5.1 typedef enum _lpadc_sample_scale_mode lpadc_sample_scale_mode_t

The sample scale mode is used to reduce the selected ADC analog channel input voltage level by a factor. The maximum possible voltage on the ADC channel input should be considered when selecting a scale mode to ensure that the reducing factor always results in a voltage level at or below the VREFH reference. This reducing capability allows conversion of analog inputs higher than VREFH. A-side and B-side channel inputs are both scaled using the scale mode.

19.5.2 typedef enum _lpadc_sample_channel_mode lpadc_sample_channel_mode_t

The channel sample mode configures the channel with single-end/differential/dual-single-end, side A/B.

19.5.3 typedef enum _lpadc_hardware_average_mode lpadc_hardware_average_mode_t

It Selects how many ADC conversions are averaged to create the ADC result. An internal storage buffer is used to capture temporary results while the averaging iterations are executed.

Note

Some enumerator values are not available on some devices, mainly depends on the size of AVGS field in CMDH register.

19.5.4 typedef enum _lpadc_sample_time_mode lpadc_sample_time_mode_t

The shortest sample time maximizes conversion speed for lower impedance inputs. Extending sample time allows higher impedance inputs to be accurately sampled. Longer sample times can also be used to lower overall power consumption when command looping and sequencing is configured and high conversion rates are not required.

19.5.5 typedef enum _lpadc_hardware_compare_mode lpadc_hardware_compare_mode_t

After an ADC channel input is sampled and converted and any averaging iterations are performed, this mode setting guides operation of the automatic compare function to optionally only store when the compare operation is true. When compare is enabled, the conversion result is compared to the compare values.

19.5.6 typedef enum _lpadc_reference_voltage_mode lpadc_reference_voltage_source_t

For detail information, need to check the SoC's specification.

19.5.7 typedef enum _lpadc_power_level_mode lpadc_power_level_mode_t

Configures the ADC for power and performance. In the highest power setting the highest conversion rates will be possible. Refer to the device data sheet for power and performance capabilities for each setting.

19.5.8 `typedef enum _lpadc_trigger_priority_policy lpadc_trigger_priority_policy_t`

This selection controls how higher priority triggers are handled.

Note

kLPADC_TriggerPriorityPreemptSubsequently is not available on some devices, mainly depends on the size of TPRICTRL field in CFG register.

19.6 Enumeration Type Documentation

19.6.1 `enum _lpadc_status_flags`

Enumerator

kLPADC_ResultFIFO0OverflowFlag Indicates that more data has been written to the Result FIFO 0 than it can hold.

kLPADC_ResultFIFO0ReadyFlag Indicates when the number of valid datawords in the result FIFO 0 is greater than the setting watermark level.

kLPADC_TriggerExceptionFlag Indicates that a trigger exception event has occurred.

kLPADC_TriggerCompletionFlag Indicates that a trigger completion event has occurred.

kLPADC_ActiveFlag Indicates that the ADC is in active state.

kLPADC_ResultFIFOOverflowFlag To compilable with old version, do not recommend using this, please use [***kLPADC_ResultFIFOOverflowFlag***](#) as instead.

kLPADC_ResultFIFOReadyFlag To compilable with old version, do not recommend using this, please use [***kLPADC_ResultFIFOReadyFlag***](#) as instead.

19.6.2 `enum _lpadc_interrupt_enable`

Note: LPADC of different chips supports different number of trigger sources, please check the Reference Manual for details.

Enumerator

kLPADC_ResultFIFO0OverflowInterruptEnable Configures ADC to generate overflow interrupt requests when FOF0 flag is asserted.

kLPADC_FIFO0WatermarkInterruptEnable Configures ADC to generate watermark interrupt requests when RDY0 flag is asserted.

kLPADC_ResultFIFOOverflowInterruptEnable To compilable with old version, do not recommend using this, please use [***kLPADC_ResultFIFOOverflowInterruptEnable***](#) as instead.

kLPADC_FIFOWatermarkInterruptEnable To compilable with old version, do not recommend using this, please use [***kLPADC_FIFOWatermarkInterruptEnable***](#) as instead.

kLPADC_TriggerExceptionInterruptEnable Configures ADC to generate trigger exception interrupt.

- kLPADC_Trigger0CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 0 completion.
- kLPADC_Trigger1CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 1 completion.
- kLPADC_Trigger2CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 2 completion.
- kLPADC_Trigger3CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 3 completion.
- kLPADC_Trigger4CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 4 completion.
- kLPADC_Trigger5CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 5 completion.
- kLPADC_Trigger6CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 6 completion.
- kLPADC_Trigger7CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 7 completion.
- kLPADC_Trigger8CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 8 completion.
- kLPADC_Trigger9CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 9 completion.
- kLPADC_Trigger10CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 10 completion.
- kLPADC_Trigger11CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 11 completion.
- kLPADC_Trigger12CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 12 completion.
- kLPADC_Trigger13CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 13 completion.
- kLPADC_Trigger14CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 14 completion.
- kLPADC_Trigger15CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 15 completion.

19.6.3 enum _lpadc_trigger_status_flags

Note: LPADC of different chips supports different number of trigger sources, please check the Reference Manual for details.

Enumerator

- kLPADC_Trigger0InterruptedFlag*** Trigger 0 is interrupted by a high priority exception.
- kLPADC_Trigger1InterruptedFlag*** Trigger 1 is interrupted by a high priority exception.
- kLPADC_Trigger2InterruptedFlag*** Trigger 2 is interrupted by a high priority exception.
- kLPADC_Trigger3InterruptedFlag*** Trigger 3 is interrupted by a high priority exception.

<i>kLPADC_Trigger4InterruptedFlag</i>	Trigger 4 is interrupted by a high priority exception.
<i>kLPADC_Trigger5InterruptedFlag</i>	Trigger 5 is interrupted by a high priority exception.
<i>kLPADC_Trigger6InterruptedFlag</i>	Trigger 6 is interrupted by a high priority exception.
<i>kLPADC_Trigger7InterruptedFlag</i>	Trigger 7 is interrupted by a high priority exception.
<i>kLPADC_Trigger8InterruptedFlag</i>	Trigger 8 is interrupted by a high priority exception.
<i>kLPADC_Trigger9InterruptedFlag</i>	Trigger 9 is interrupted by a high priority exception.
<i>kLPADC_Trigger10InterruptedFlag</i>	Trigger 10 is interrupted by a high priority exception.
<i>kLPADC_Trigger11InterruptedFlag</i>	Trigger 11 is interrupted by a high priority exception.
<i>kLPADC_Trigger12InterruptedFlag</i>	Trigger 12 is interrupted by a high priority exception.
<i>kLPADC_Trigger13InterruptedFlag</i>	Trigger 13 is interrupted by a high priority exception.
<i>kLPADC_Trigger14InterruptedFlag</i>	Trigger 14 is interrupted by a high priority exception.
<i>kLPADC_Trigger15InterruptedFlag</i>	Trigger 15 is interrupted by a high priority exception.
<i>kLPADC_Trigger0CompletedFlag</i>	Trigger 0 is completed and trigger 0 has enabled completion interrupts.
<i>kLPADC_Trigger1CompletedFlag</i>	Trigger 1 is completed and trigger 1 has enabled completion interrupts.
<i>kLPADC_Trigger2CompletedFlag</i>	Trigger 2 is completed and trigger 2 has enabled completion interrupts.
<i>kLPADC_Trigger3CompletedFlag</i>	Trigger 3 is completed and trigger 3 has enabled completion interrupts.
<i>kLPADC_Trigger4CompletedFlag</i>	Trigger 4 is completed and trigger 4 has enabled completion interrupts.
<i>kLPADC_Trigger5CompletedFlag</i>	Trigger 5 is completed and trigger 5 has enabled completion interrupts.
<i>kLPADC_Trigger6CompletedFlag</i>	Trigger 6 is completed and trigger 6 has enabled completion interrupts.
<i>kLPADC_Trigger7CompletedFlag</i>	Trigger 7 is completed and trigger 7 has enabled completion interrupts.
<i>kLPADC_Trigger8CompletedFlag</i>	Trigger 8 is completed and trigger 8 has enabled completion interrupts.
<i>kLPADC_Trigger9CompletedFlag</i>	Trigger 9 is completed and trigger 9 has enabled completion interrupts.
<i>kLPADC_Trigger10CompletedFlag</i>	Trigger 10 is completed and trigger 10 has enabled completion interrupts.
<i>kLPADC_Trigger11CompletedFlag</i>	Trigger 11 is completed and trigger 11 has enabled completion interrupts.
<i>kLPADC_Trigger12CompletedFlag</i>	Trigger 12 is completed and trigger 12 has enabled completion interrupts.
<i>kLPADC_Trigger13CompletedFlag</i>	Trigger 13 is completed and trigger 13 has enabled completion interrupts.
<i>kLPADC_Trigger14CompletedFlag</i>	Trigger 14 is completed and trigger 14 has enabled completion interrupts.
<i>kLPADC_Trigger15CompletedFlag</i>	Trigger 15 is completed and trigger 15 has enabled completion interrupts.

19.6.4 enum _lpadc_sample_scale_mode

The sample scale mode is used to reduce the selected ADC analog channel input voltage level by a factor. The maximum possible voltage on the ADC channel input should be considered when selecting a scale mode to ensure that the reducing factor always results in a voltage level at or below the VREFH reference. This reducing capability allows conversion of analog inputs higher than VREFH. A-side and B-side channel inputs are both scaled using the scale mode.

Enumerator

- kLPADC_SamplePartScale*** Use divided input voltage signal. (For scale select, please refer to the reference manual).
- kLPADC_SampleFullScale*** Full scale (Factor of 1).

19.6.5 enum _lpadc_sample_channel_mode

The channel sample mode configures the channel with single-end/differential/dual-single-end, side A/B.

Enumerator

- kLPADC_SampleChannelSingleEndSideA*** Single-end mode, only A-side channel is converted.
- kLPADC_SampleChannelSingleEndSideB*** Single-end mode, only B-side channel is converted.
- kLPADC_SampleChannelDiffBothSideAB*** Differential mode, the ADC result is (CHnA-CHnB).
- kLPADC_SampleChannelDiffBothSideBA*** Differential mode, the ADC result is (CHnB-CHnA).

19.6.6 enum _lpadc_hardware_average_mode

It Selects how many ADC conversions are averaged to create the ADC result. An internal storage buffer is used to capture temporary results while the averaging iterations are executed.

Note

Some enumerator values are not available on some devices, mainly depends on the size of AVGS field in CMDH register.

Enumerator

- kLPADC_HardwareAverageCount1*** Single conversion.
- kLPADC_HardwareAverageCount2*** 2 conversions averaged.
- kLPADC_HardwareAverageCount4*** 4 conversions averaged.
- kLPADC_HardwareAverageCount8*** 8 conversions averaged.
- kLPADC_HardwareAverageCount16*** 16 conversions averaged.
- kLPADC_HardwareAverageCount32*** 32 conversions averaged.
- kLPADC_HardwareAverageCount64*** 64 conversions averaged.
- kLPADC_HardwareAverageCount128*** 128 conversions averaged.

19.6.7 enum _lpadc_sample_time_mode

The shortest sample time maximizes conversion speed for lower impedance inputs. Extending sample time allows higher impedance inputs to be accurately sampled. Longer sample times can also be used to lower overall power consumption when command looping and sequencing is configured and high conversion rates are not required.

Enumerator

- kLPADC_SampleTimeADCK3* 3 ADCK cycles total sample time.
- kLPADC_SampleTimeADCK5* 5 ADCK cycles total sample time.
- kLPADC_SampleTimeADCK7* 7 ADCK cycles total sample time.
- kLPADC_SampleTimeADCK11* 11 ADCK cycles total sample time.
- kLPADC_SampleTimeADCK19* 19 ADCK cycles total sample time.
- kLPADC_SampleTimeADCK35* 35 ADCK cycles total sample time.
- kLPADC_SampleTimeADCK67* 69 ADCK cycles total sample time.
- kLPADC_SampleTimeADCK131* 131 ADCK cycles total sample time.

19.6.8 enum _lpadc_hardware_compare_mode

After an ADC channel input is sampled and converted and any averaging iterations are performed, this mode setting guides operation of the automatic compare function to optionally only store when the compare operation is true. When compare is enabled, the conversion result is compared to the compare values.

Enumerator

- kLPADC_HardwareCompareDisabled* Compare disabled.
- kLPADC_HardwareCompareStoreOnTrue* Compare enabled. Store on true.
- kLPADC_HardwareCompareRepeatUntilTrue* Compare enabled. Repeat channel acquisition until true.

19.6.9 enum _lpadc_reference_voltage_mode

For detail information, need to check the SoC's specification.

Enumerator

- kLPADC_ReferenceVoltageAlt1* Option 1 setting.
- kLPADC_ReferenceVoltageAlt2* Option 2 setting.
- kLPADC_ReferenceVoltageAlt3* Option 3 setting.

19.6.10 enum _lpadc_power_level_mode

Configures the ADC for power and performance. In the highest power setting the highest conversion rates will be possible. Refer to the device data sheet for power and performance capabilities for each setting.

Enumerator

- kLPADC_PowerLevelAlt1*** Lowest power setting.
- kLPADC_PowerLevelAlt2*** Next lowest power setting.
- kLPADC_PowerLevelAlt3*** ...
- kLPADC_PowerLevelAlt4*** Highest power setting.

19.6.11 enum _lpadc_trigger_priority_policy

This selection controls how higher priority triggers are handled.

Note

kLPADC_TriggerPriorityPreemptSubsequently is not available on some devices, mainly depends on the size of TPRICTRL field in CFG register.

Enumerator

kLPADC_ConvPreemptImmediatelyNotAutoResumed If a higher priority trigger is detected during command processing, the current conversion is aborted and the new command specified by the trigger is started, when higher priority conversion finishes, the preempted conversion is not automatically resumed or restarted.

kLPADC_ConvPreemptSoftlyNotAutoResumed If a higher priority trigger is received during command processing, the current conversion is completed (including averaging iterations and compare function if enabled) and stored to the result FIFO before the higher priority trigger/command is initiated, when higher priority conversion finishes, the preempted conversion is not resumed or restarted.

kLPADC_ConvPreemptImmediatelyAutoRestarted If a higher priority trigger is detected during command processing, the current conversion is aborted and the new command specified by the trigger is started, when higher priority conversion finishes, the preempted conversion will automatically be restarted.

kLPADC_ConvPreemptSoftlyAutoRestarted If a higher priority trigger is received during command processing, the current conversion is completed (including averaging iterations and compare function if enabled) and stored to the result FIFO before the higher priority trigger/command is initiated, when higher priority conversion finishes, the preempted conversion will automatically be restarted.

kLPADC_ConvPreemptImmediatelyAutoResumed If a higher priority trigger is detected during command processing, the current conversion is aborted and the new command specified by the trigger is started, when higher priority conversion finishes, the preempted conversion will automatically be resumed.

kLPADC_ConvPreemptSoftlyAutoResumed If a higher priority trigger is received during command processing, the current conversion is completed (including averaging iterations and compare function if enabled) and stored to the result FIFO before the higher priority trigger/command is initiated, when higher priority conversion finishes, the preempted conversion will be automatically be resumed.

kLPADC_TriggerPriorityPreemptImmediately Legacy support is not recommended as it only ensures compatibility with older versions.

kLPADC_TriggerPriorityPreemptSoftly Legacy support is not recommended as it only ensures compatibility with older versions.

kLPADC_ConvPreemptSubsequentlyNotAutoResumed If a higher priority trigger is received during command processing, the current command will be completed (averaging, looping, compare) before servicing the higher priority trigger, when higher priority conversion finishes, the preempted conversion will not automatically be restarted or resumed.

kLPADC_ConvPreemptSubsequentlyAutoRestarted If a higher priority trigger is received during command processing, the current command will be completed (averaging, looping, compare) before servicing the higher priority trigger, when higher priority conversion finishes, the preempted conversion will be automatically restarted.

kLPADC_ConvPreemptSubsequentlyAutoResumed If a higher priority trigger is received during command processing, the current command will be completed (averaging, looping, compare) before servicing the higher priority trigger, when higher priority conversion finishes, the preempted conversion will be automatically resumed.

kLPADC_TriggerPriorityPreemptSubsequently Legacy support is not recommended as it only ensures compatibility with older versions.

kLPADC_TriggerPriorityExceptionDisabled High priority trigger exception disabled.

19.7 Function Documentation

19.7.1 void LPADC_Init (ADC_Type * *base*, const lpadc_config_t * *config*)

Parameters

<i>base</i>	LPADC peripheral base address.
<i>config</i>	Pointer to configuration structure. See "lpadc_config_t".

19.7.2 void LPADC_GetDefaultConfig (lpadc_config_t * *config*)

This function initializes the converter configuration structure with an available settings. The default values are:

```
* config->enableInDozeMode      = true;
* config->enableAnalogPreliminary = false;
* config->powerUpDelay        = 0x80;
* config->referenceVoltageSource = kLPADC_ReferenceVoltageAlt1;
* config->powerLevelMode       = kLPADC_PowerLevelAlt1;
```

```

*   config->triggerPriorityPolicy    = kLPADC_TriggerPriorityPreemptImmediately
*   ;
*   config->enableConvPause        = false;
*   config->convPauseDelay         = 0U;
*   config->FIFOWatermark         = 0U;
*

```

Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

19.7.3 void LPADC_Deinit(ADC_Type * *base*)

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

19.7.4 static void LPADC_Enable(ADC_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>enable</i>	switcher to the module.

19.7.5 static void LPADC_DoResetFIFO(ADC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

19.7.6 static void LPADC_DoResetConfig(ADC_Type * *base*) [inline], [static]

Reset all ADC internal logic and registers, except the Control Register (ADCx_CTRL).

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

19.7.7 static uint32_t LPADC_GetStatusFlags (ADC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

Returns

status flags' mask. See to [_lpadc_status_flags](#).

19.7.8 static void LPADC_ClearStatusFlags (ADC_Type * *base*, uint32_t *mask*) [inline], [static]

Only the flags can be cleared by writing ADCx_STATUS register would be cleared by this API.

Parameters

<i>base</i>	LPADC peripheral base address.
<i>mask</i>	Mask value for flags to be cleared. See to _lpadc_status_flags .

19.7.9 static uint32_t LPADC_GetTriggerStatusFlags (ADC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

Returns

The OR'ed value of [_lpadc_trigger_status_flags](#).

19.7.10 static void LPADC_ClearTriggerStatusFlags (ADC_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>mask</i>	The mask of trigger status flags to be cleared, should be the OR'ed value of _lpadc_trigger_status_flags .

19.7.11 static void LPADC_EnableInterrupts (ADC_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>mask</i>	Mask value for interrupt events. See to _lpadc_interrupt_enable .

19.7.12 static void LPADC_DisableInterrupts (ADC_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>mask</i>	Mask value for interrupt events. See to _lpadc_interrupt_enable .

19.7.13 static void LPADC_EnableFIFOWatermarkDMA (ADC_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>enable</i>	Switcher to the event.

19.7.14 static uint32_t LPADC_GetConvResultCount (ADC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

Returns

The count of result kept in conversion FIFO.

19.7.15 **bool LPADC_GetConvResult (ADC_Type * *base*, lpadc_conv_result_t * *result*)**

Parameters

<i>base</i>	LPADC peripheral base address.
<i>result</i>	Pointer to structure variable that keeps the conversion result in conversion FIFO.

Returns

Status whether FIFO entry is valid.

19.7.16 **void LPADC_GetConvResultBlocking (ADC_Type * *base*, lpadc_conv_result_t * *result*)**

Parameters

<i>base</i>	LPADC peripheral base address.
<i>result</i>	Pointer to structure variable that keeps the conversion result in conversion FIFO.

19.7.17 **void LPADC_SetConvTriggerConfig (ADC_Type * *base*, uint32_t *triggerId*, const lpadc_conv_trigger_config_t * *config*)**

Each programmable trigger can launch the conversion command in command buffer.

Parameters

<i>base</i>	LPADC peripheral base address.
<i>triggerId</i>	ID for each trigger. Typically, the available value range is from 0.
<i>config</i>	Pointer to configuration structure. See to lpadc_conv_trigger_config_t .

19.7.18 void LPADC_GetDefaultConvTriggerConfig (*lpadc_conv_trigger_config_t * config*)

This function initializes the trigger's configuration structure with an available settings. The default values are:

```
* config->targetCommandId      = 0U;
* config->delayPower          = 0U;
* config->priority            = 0U;
* config->channelAFIFOSelect = 0U;
* config->channelBFIFOSelect = 0U;
* config->enableHardwareTrigger = false;
*
```

Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

19.7.19 static void LPADC_DoSoftwareTrigger (*ADC_Type * base, uint32_t triggerIdMask*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>triggerIdMask</i>	Mask value for software trigger indexes, which count from zero.

19.7.20 void LPADC_SetConvCommandConfig (*ADC_Type * base, uint32_t commandId, const lpadc_conv_command_config_t * config*)

Note

The number of compare value register on different chips is different, that is mean in some chips, some command buffers do not have the compare functionality.

Parameters

<i>base</i>	LPADC peripheral base address.
<i>commandId</i>	ID for command in command buffer. Typically, the available value range is 1 - 15.
<i>config</i>	Pointer to configuration structure. See to lpadc_conv_command_config_t .

19.7.21 void LPADC_GetDefaultConvCommandConfig ([lpadc_conv_command_config_t](#) * *config*)

This function initializes the conversion command's configuration structure with an available settings. The default values are:

```
* config->sampleScaleMode          = kLPADC_SampleFullScale;
* config->channelBScaleMode       = kLPADC_SampleFullScale;
* config->sampleChannelMode       = kLPADC_SampleChannelSingleEndSideA
    ;
* config->channelNumber          = OU;
* config->channelBNumber          = OU;
* config->chainedNextCommandNumber = OU;
* config->enableAutoChannelIncrement = false;
* config->loopCount              = OU;
* config->hardwareAverageMode    = kLPADC_HardwareAverageCount1;
* config->sampleTimeMode          = kLPADC_SampleTimeADCK3;
* config->hardwareCompareMode    = kLPADC_HardwareCompareDisabled;
* config->hardwareCompareValueHigh = OU;
* config->hardwareCompareValueLow = OU;
* config->conversionResolutionMode = kLPADC_ConversionResolutionStandard;
* config->enableWaitTrigger      = false;
* config->enableChannelB         = false;
```

Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

Chapter 20

LPI2C: Low Power Inter-Integrated Circuit Driver

20.1 Overview

Modules

- LPI2C CMSIS Driver
- LPI2C FreeRTOS Driver
- LPI2C Master DMA Driver
- LPI2C Master Driver
- LPI2C Slave Driver

Macros

- #define I2C_RETRY_TIMES 0U /* Define to zero means keep waiting until the flag is assert/deassert. */
Retry times for waiting flag.

Enumerations

- enum {
 kStatus_LPI2C_Busy = MAKE_STATUS(kStatusGroup_LPI2C, 0),
 kStatus_LPI2C_Idle = MAKE_STATUS(kStatusGroup_LPI2C, 1),
 kStatus_LPI2C_Nak = MAKE_STATUS(kStatusGroup_LPI2C, 2),
 kStatus_LPI2C_FifoError = MAKE_STATUS(kStatusGroup_LPI2C, 3),
 kStatus_LPI2C_BitError = MAKE_STATUS(kStatusGroup_LPI2C, 4),
 kStatus_LPI2C_ArbitrationLost = MAKE_STATUS(kStatusGroup_LPI2C, 5),
 kStatus_LPI2C_PinLowTimeout,
 kStatus_LPI2C_NoTransferInProgress,
 kStatus_LPI2C_DmaRequestFail = MAKE_STATUS(kStatusGroup_LPI2C, 8),
 kStatus_LPI2C_Timeout = MAKE_STATUS(kStatusGroup_LPI2C, 9) }
LPI2C status return codes.

Functions

- uint32_t LPI2CGetInstance (LPI2C_Type *base)
Returns an instance number given a base address.

Variables

- IRQn_Type const kLpi2cIrqs []
 Array to map LPI2C instance number to IRQ number, used internally for LPI2C master int APIs.
- lpi2c_master_isr_t s_lpi2cMasterIsr

- Pointer to master IRQ handler for each instance, used internally for LPI2C master *APIs.*
- `void * s_lpi2cMasterHandle []`
Pointers to master handles for each instance, used internally for LPI2C master interrupt *APIs.*

Driver version

- `#define FSL_LPI2C_DRIVER_VERSION (MAKE_VERSION(2, 5, 2))`
LPI2C driver version.

20.2 Macro Definition Documentation

20.2.1 `#define FSL_LPI2C_DRIVER_VERSION (MAKE_VERSION(2, 5, 2))`

20.2.2 `#define I2C_RETRY_TIMES 0U /* Define to zero means keep waiting until the flag is assert/deassert. */`

20.3 Enumeration Type Documentation

20.3.1 anonymous enum

Enumerator

`kStatus_LPI2C_Busy` The master is already performing a transfer.

`kStatus_LPI2C_Idle` The slave driver is idle.

`kStatus_LPI2C_Nak` The slave device sent a NAK in response to a byte.

`kStatus_LPI2C_FifoError` FIFO under run or overrun.

`kStatus_LPI2C_BitError` Transferred bit was not seen on the bus.

`kStatus_LPI2C_ArbitrationLost` Arbitration lost error.

`kStatus_LPI2C_PinLowTimeout` SCL or SDA were held low longer than the timeout.

`kStatus_LPI2C_NoTransferInProgress` Attempt to abort a transfer when one is not in progress.

`kStatus_LPI2C_DmaRequestFail` DMA request failed.

`kStatus_LPI2C_Timeout` Timeout polling status flags.

20.4 Function Documentation

20.4.1 `uint32_t LPI2CGetInstance (LPI2C_Type * base)`

If an invalid base address is passed, debug builds will assert. Release builds will just return instance number 0.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Returns

LPI2C instance number starting from 0.

20.5 Variable Documentation

20.5.1 IRQn_Type const kLpi2cIrqs[]

20.5.2 lpi2c_master_isr_t s_lpi2cMasterIsr

20.5.3 void* s_lpi2cMasterHandle[]

20.6 LPI2C Master Driver

20.6.1 Overview

Data Structures

- struct `_lpi2c_master_config`
Structure with settings to initialize the LPI2C master module. [More...](#)
- struct `_lpi2c_match_config`
LPI2C master data match configuration structure. [More...](#)
- struct `_lpi2c_master_transfer`
Non-blocking transfer descriptor structure. [More...](#)
- struct `_lpi2c_master_handle`
Driver handle for master non-blocking APIs. [More...](#)

Typedefs

- typedef enum `_lpi2c_direction lpi2c_direction_t`
Direction of master and slave transfers.
- typedef enum `_lpi2c_master_pin_config lpi2c_master_pin_config_t`
LPI2C pin configuration.
- typedef enum `_lpi2c_host_request_source lpi2c_host_request_source_t`
LPI2C master host request selection.
- typedef enum `_lpi2c_host_request_polarity lpi2c_host_request_polarity_t`
LPI2C master host request pin polarity configuration.
- typedef struct `_lpi2c_master_config lpi2c_master_config_t`
Structure with settings to initialize the LPI2C master module.
- typedef enum `_lpi2c_data_match_config_mode lpi2c_data_match_config_mode_t`
LPI2C master data match configuration modes.
- typedef struct `_lpi2c_match_config lpi2c_data_match_config_t`
LPI2C master data match configuration structure.
- typedef struct `_lpi2c_master_transfer lpi2c_master_transfer_t`
LPI2C master descriptor of the transfer.
- typedef struct `_lpi2c_master_handle lpi2c_master_handle_t`
LPI2C master handle of the transfer.
- typedef void(* `lpi2c_master_transfer_callback_t`)
(LPI2C_Type *base, `lpi2c_master_handle_t`*handle, `status_t` completionStatus, void *userData)
Master completion callback function pointer type.
- typedef void(* `lpi2c_master_isr_t`)
(LPI2C_Type *base, void *handle)
Typedef for master interrupt handler, used internally for LPI2C master interrupt and EDMA transactional APIs.

Enumerations

- enum `_lpi2c_master_flags` {

 `kLPI2C_MasterTxReadyFlag` = LPI2C_MSR_TDF_MASK,

 `kLPI2C_MasterRxReadyFlag` = LPI2C_MSR_RDF_MASK,

 `kLPI2C_MasterEndOfPacketFlag` = LPI2C_MSR_EPF_MASK,

 `kLPI2C_MasterStopDetectFlag` = LPI2C_MSR_SDF_MASK,

 `kLPI2C_MasterNackDetectFlag` = LPI2C_MSR_NDF_MASK,

 `kLPI2C_MasterArbitrationLostFlag` = LPI2C_MSR_ALF_MASK,

 `kLPI2C_MasterFifoErrFlag` = LPI2C_MSR_FEF_MASK,

 `kLPI2C_MasterPinLowTimeoutFlag` = LPI2C_MSR_PLTF_MASK,

 `kLPI2C_MasterDataMatchFlag` = LPI2C_MSR_DMF_MASK,

 `kLPI2C_MasterBusyFlag` = LPI2C_MSR_MBFI_MASK,

 `kLPI2C_MasterBusBusyFlag` = LPI2C_MSR_BBF_MASK,

 `kLPI2C_MasterClearFlags`,

 `kLPI2C_MasterIrqFlags`,

 `kLPI2C_MasterErrorFlags` }

 LPI2C master peripheral flags.
- enum `_lpi2c_direction` {

 `kLPI2C_Write` = 0U,

 `kLPI2C_Read` = 1U }

 Direction of master and slave transfers.
- enum `_lpi2c_master_pin_config` {

 `kLPI2C_2PinOpenDrain` = 0x0U,

 `kLPI2C_2PinOutputOnly` = 0x1U,

 `kLPI2C_2PinPushPull` = 0x2U,

 `kLPI2C_4PinPushPull` = 0x3U,

 `kLPI2C_2PinOpenDrainWithSeparateSlave`,

 `kLPI2C_2PinOutputOnlyWithSeparateSlave`,

 `kLPI2C_2PinPushPullWithSeparateSlave`,

 `kLPI2C_4PinPushPullWithInvertedOutput` = 0x7U }

 LPI2C pin configuration.
- enum `_lpi2c_host_request_source` {

 `kLPI2C_HostRequestExternalPin` = 0x0U,

 `kLPI2C_HostRequestInputTrigger` = 0x1U }

 LPI2C master host request selection.
- enum `_lpi2c_host_request_polarity` {

 `kLPI2C_HostRequestPinActiveLow` = 0x0U,

 `kLPI2C_HostRequestPinActiveHigh` = 0x1U }

 LPI2C master host request pin polarity configuration.
- enum `_lpi2c_data_match_config_mode` {

```

kLPI2C_MatchDisabled = 0x0U,
kLPI2C_1stWordEqualsM0OrM1 = 0x2U,
kLPI2C_AnyWordEqualsM0OrM1 = 0x3U,
kLPI2C_1stWordEqualsM0And2ndWordEqualsM1,
kLPI2C_AnyWordEqualsM0AndNextWordEqualsM1,
kLPI2C_1stWordAndM1EqualsM0AndM1,
kLPI2C_AnyWordAndM1EqualsM0AndM1 }

```

LPI2C master data match configuration modes.

- enum `_lpi2c_master_transfer_flags` {

kLPI2C_TransferDefaultFlag = 0x00U,

kLPI2C_TransferNoStartFlag = 0x01U,

kLPI2C_TransferRepeatedStartFlag = 0x02U,

kLPI2C_TransferNoStopFlag = 0x04U }

Transfer option flags.

Initialization and deinitialization

- void `LPI2C_MasterGetDefaultConfig` (`lpi2c_master_config_t` *`masterConfig`)

Provides a default configuration for the LPI2C master peripheral.
- void `LPI2C_MasterInit` (`LPI2C_Type` *`base`, const `lpi2c_master_config_t` *`masterConfig`, `uint32_t` `sourceClock_Hz`)

Initializes the LPI2C master peripheral.
- void `LPI2C_MasterDeinit` (`LPI2C_Type` *`base`)

Deinitializes the LPI2C master peripheral.
- void `LPI2C_MasterConfigureDataMatch` (`LPI2C_Type` *`base`, const `lpi2c_data_match_config_t` *`matchConfig`)

Configures LPI2C master data match feature.
- `status_t` `LPI2C_MasterCheckAndClearError` (`LPI2C_Type` *`base`, `uint32_t` `status`)

Convert provided flags to status code, and clear any errors if present.
- `status_t` `LPI2C_CheckForBusyBus` (`LPI2C_Type` *`base`)

Make sure the bus isn't already busy.
- static void `LPI2C_MasterReset` (`LPI2C_Type` *`base`)

Performs a software reset.
- static void `LPI2C_MasterEnable` (`LPI2C_Type` *`base`, `bool` `enable`)

Enables or disables the LPI2C module as master.

Status

- static `uint32_t` `LPI2C_MasterGetStatusFlags` (`LPI2C_Type` *`base`)

Gets the LPI2C master status flags.
- static void `LPI2C_MasterClearStatusFlags` (`LPI2C_Type` *`base`, `uint32_t` `statusMask`)

Clears the LPI2C master status flag state.

Interrupts

- static void [LPI2C_MasterEnableInterrupts](#) (LPI2C_Type *base, uint32_t interruptMask)
Enables the LPI2C master interrupt requests.
- static void [LPI2C_MasterDisableInterrupts](#) (LPI2C_Type *base, uint32_t interruptMask)
Disables the LPI2C master interrupt requests.
- static uint32_t [LPI2C_MasterGetEnabledInterrupts](#) (LPI2C_Type *base)
Returns the set of currently enabled LPI2C master interrupt requests.

DMA control

- static void [LPI2C_MasterEnableDMA](#) (LPI2C_Type *base, bool enableTx, bool enableRx)
Enables or disables LPI2C master DMA requests.
- static uint32_t [LPI2C_MasterGetTxFifoAddress](#) (LPI2C_Type *base)
Gets LPI2C master transmit data register address for DMA transfer.
- static uint32_t [LPI2C_MasterGetRxFifoAddress](#) (LPI2C_Type *base)
Gets LPI2C master receive data register address for DMA transfer.

FIFO control

- static void [LPI2C_MasterSetWatermarks](#) (LPI2C_Type *base, size_t txWords, size_t rxWords)
Sets the watermarks for LPI2C master FIFOs.
- static void [LPI2C_MasterGetFifoCounts](#) (LPI2C_Type *base, size_t *rxCount, size_t *txCount)
Gets the current number of words in the LPI2C master FIFOs.

Bus operations

- void [LPI2C_MasterSetBaudRate](#) (LPI2C_Type *base, uint32_t sourceClock_Hz, uint32_t baudRate_Hz)
Sets the I2C bus frequency for master transactions.
- static bool [LPI2C_MasterGetBusIdleState](#) (LPI2C_Type *base)
Returns whether the bus is idle.
- [status_t LPI2C_MasterStart](#) (LPI2C_Type *base, uint8_t address, [lpi2c_direction_t](#) dir)
Sends a START signal and slave address on the I2C bus.
- static [status_t LPI2C_MasterRepeatedStart](#) (LPI2C_Type *base, uint8_t address, [lpi2c_direction_t](#) dir)
Sends a repeated START signal and slave address on the I2C bus.
- [status_t LPI2C_MasterSend](#) (LPI2C_Type *base, void *txBuff, size_t txSize)
Performs a polling send transfer on the I2C bus.
- [status_t LPI2C_MasterReceive](#) (LPI2C_Type *base, void *rxBuff, size_t rxSize)
Performs a polling receive transfer on the I2C bus.
- [status_t LPI2C_MasterStop](#) (LPI2C_Type *base)
Sends a STOP signal on the I2C bus.
- [status_t LPI2C_MasterTransferBlocking](#) (LPI2C_Type *base, [lpi2c_master_transfer_t](#) *transfer)
Performs a master polling transfer on the I2C bus.

Non-blocking

- void [LPI2C_MasterTransferCreateHandle](#) (LPI2C_Type *base, lpi2c_master_handle_t *handle, lpi2c_master_transfer_callback_t callback, void *userData)
Creates a new handle for the LPI2C master non-blocking APIs.
- status_t [LPI2C_MasterTransferNonBlocking](#) (LPI2C_Type *base, lpi2c_master_handle_t *handle, lpi2c_master_transfer_t *transfer)
Performs a non-blocking transaction on the I2C bus.
- status_t [LPI2C_MasterTransferGetCount](#) (LPI2C_Type *base, lpi2c_master_handle_t *handle, size_t *count)
Returns number of bytes transferred so far.
- void [LPI2C_MasterTransferAbort](#) (LPI2C_Type *base, lpi2c_master_handle_t *handle)
Terminates a non-blocking LPI2C master transmission early.

IRQ handler

- void [LPI2C_MasterTransferHandleIRQ](#) (LPI2C_Type *base, void *lpi2cMasterHandle)
Reusable routine to handle master interrupts.

20.6.2 Data Structure Documentation

20.6.2.1 struct _lpi2c_master_config

This structure holds configuration settings for the LPI2C peripheral. To initialize this structure to reasonable defaults, call the [LPI2C_MasterGetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

Data Fields

- bool `enableMaster`
Whether to enable master mode.
- bool `enableDoze`
Whether master is enabled in doze mode.
- bool `debugEnable`
Enable transfers to continue when halted in debug mode.
- bool `ignoreAck`
Whether to ignore ACK/NACK.
- `lpi2c_master_pin_config_t pinConfig`
The pin configuration option.
- `uint32_t baudRate_Hz`
Desired baud rate in Hertz.
- `uint32_t busIdleTimeout_ns`
Bus idle timeout in nanoseconds.
- `uint32_t pinLowTimeout_ns`

Pin low timeout in nanoseconds.

- `uint8_t sdaGlitchFilterWidth_ns`
Width in nanoseconds of glitch filter on SDA pin.
- `uint8_t sclGlitchFilterWidth_ns`
Width in nanoseconds of glitch filter on SCL pin.
- struct {
 - bool enable
Enable host request.
 - `lpi2c_host_request_source_t source`
Host request source.
 - `lpi2c_host_request_polarity_t polarity`
Host request pin polarity.
} `hostRequest`

Host request options.

Field Documentation

- (1) `bool _lpi2c_master_config::enableMaster`
- (2) `bool _lpi2c_master_config::enableDoze`
- (3) `bool _lpi2c_master_config::debugEnable`
- (4) `bool _lpi2c_master_config::ignoreAck`
- (5) `lpi2c_master_pin_config_t _lpi2c_master_config::pinConfig`
- (6) `uint32_t _lpi2c_master_config::baudRate_Hz`
- (7) `uint32_t _lpi2c_master_config::busIdleTimeout_ns`

Set to 0 to disable.

- (8) `uint32_t _lpi2c_master_config::pinLowTimeout_ns`

Set to 0 to disable.

- (9) `uint8_t _lpi2c_master_config::sdaGlitchFilterWidth_ns`

Set to 0 to disable.

- (10) `uint8_t _lpi2c_master_config::sclGlitchFilterWidth_ns`

Set to 0 to disable.

- (11) `bool _lpi2c_master_config::enable`
- (12) `lpi2c_host_request_source_t _lpi2c_master_config::source`
- (13) `lpi2c_host_request_polarity_t _lpi2c_master_config::polarity`
- (14) `struct { ... } _lpi2c_master_config::hostRequest`

20.6.2.2 struct _lpi2c_match_config

Data Fields

- `lpi2c_data_match_config_mode_t matchMode`
Data match configuration setting.
- `bool rxDataMatchOnly`
When set to true, received data is ignored until a successful match.
- `uint32_t match0`
Match value 0.
- `uint32_t match1`
Match value 1.

Field Documentation

- (1) `lpi2c_data_match_config_mode_t _lpi2c_match_config::matchMode`
- (2) `bool _lpi2c_match_config::rxDataMatchOnly`
- (3) `uint32_t _lpi2c_match_config::match0`
- (4) `uint32_t _lpi2c_match_config::match1`

20.6.2.3 struct _lpi2c_master_transfer

This structure is used to pass transaction parameters to the [LPI2C_MasterTransferNonBlocking\(\)](#) API.

Data Fields

- `uint32_t flags`
Bit mask of options for the transfer.
- `uint16_t slaveAddress`
The 7-bit slave address.
- `lpi2c_direction_t direction`
Either `kLPI2C_Read` or `kLPI2C_Write`.
- `uint32_t subaddress`
Sub address.
- `size_t subaddressSize`
Length of sub address to send in bytes.
- `void * data`
Pointer to data to transfer.
- `size_t dataSize`

Number of bytes to transfer.

Field Documentation

(1) **uint32_t _lpi2c_master_transfer::flags**

See enumeration [_lpi2c_master_transfer_flags](#) for available options. Set to 0 or [kLPI2C_TransferDefaultFlag](#) for normal transfers.

(2) **uint16_t _lpi2c_master_transfer::slaveAddress**

(3) **lpi2c_direction_t _lpi2c_master_transfer::direction**

(4) **uint32_t _lpi2c_master_transfer::subaddress**

Transferred MSB first.

(5) **size_t _lpi2c_master_transfer::subaddressSize**

Maximum size is 4 bytes.

(6) **void* _lpi2c_master_transfer::data**

(7) **size_t _lpi2c_master_transfer::dataSize**

20.6.2.4 struct _lpi2c_master_handle

Note

The contents of this structure are private and subject to change.

Data Fields

- **uint8_t state**
Transfer state machine current state.
- **uint16_t remainingBytes**
Remaining byte count in current state.
- **uint8_t *buf**
Buffer pointer for current state.
- **uint16_t commandBuffer [6]**
LPI2C command sequence.
- **lpi2c_master_transfer_t transfer**
Copy of the current transfer info.
- **lpi2c_master_transfer_callback_t completionCallback**
Callback function pointer.
- **void *userData**
Application data passed to callback.

Field Documentation

- (1) `uint8_t _lpi2c_master_handle::state`
- (2) `uint16_t _lpi2c_master_handle::remainingBytes`
- (3) `uint8_t* _lpi2c_master_handle::buf`
- (4) `uint16_t _lpi2c_master_handle::commandBuffer[6]`

When all 6 command words are used: Start&addr&write[1 word] + subaddr[4 words] + restart&addr&read[1 word]

- (5) `lpi2c_master_transfer_t _lpi2c_master_handle::transfer`
- (6) `lpi2c_master_transfer_callback_t _lpi2c_master_handle::completionCallback`
- (7) `void* _lpi2c_master_handle::userData`

20.6.3 Typedef Documentation

20.6.3.1 `typedef enum _lpi2c_direction lpi2c_direction_t`

20.6.3.2 `typedef enum _lpi2c_master_pin_config lpi2c_master_pin_config_t`

20.6.3.3 `typedef enum _lpi2c_host_request_source lpi2c_host_request_source_t`

20.6.3.4 `typedef enum _lpi2c_host_request_polarity lpi2c_host_request_polarity_t`

20.6.3.5 `typedef struct _lpi2c_master_config lpi2c_master_config_t`

This structure holds configuration settings for the LPI2C peripheral. To initialize this structure to reasonable defaults, call the [LPI2C_MasterGetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

- 20.6.3.6 **typedef enum _lpi2c_data_match_config_mode lpi2c_data_match_config_mode_t**
- 20.6.3.7 **typedef struct _lpi2c_match_config lpi2c_data_match_config_t**
- 20.6.3.8 **typedef struct _lpi2c_master_transfer lpi2c_master_transfer_t**
- 20.6.3.9 **typedef struct _lpi2c_master_handle lpi2c_master_handle_t**
- 20.6.3.10 **typedef void(* lpi2c_master_transfer_callback_t)(LPI2C_Type *base,
lpi2c_master_handle_t *handle, status_t completionStatus, void *userData)**

This callback is used only for the non-blocking master transfer API. Specify the callback you wish to use in the call to [LPI2C_MasterTransferCreateHandle\(\)](#).

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to the LPI2C master driver handle.
<i>completion-Status</i>	Either kStatus_Success or an error code describing how the transfer completed.
<i>userData</i>	Arbitrary pointer-sized value passed from the application.

20.6.4 Enumeration Type Documentation**20.6.4.1 enum _lpi2c_master_flags**

The following status register flags can be cleared:

- [kLPI2C_MasterEndOfPacketFlag](#)
- [kLPI2C_MasterStopDetectFlag](#)
- [kLPI2C_MasterNackDetectFlag](#)
- [kLPI2C_MasterArbitrationLostFlag](#)
- [kLPI2C_MasterFifoErrFlag](#)
- [kLPI2C_MasterPinLowTimeoutFlag](#)
- [kLPI2C_MasterDataMatchFlag](#)

All flags except [kLPI2C_MasterBusyFlag](#) and [kLPI2C_MasterBusBusyFlag](#) can be enabled as interrupts.

Note

These enums are meant to be OR'd together to form a bit mask.

Enumerator

- kLPI2C_MasterTxReadyFlag* Transmit data flag.
kLPI2C_MasterRxReadyFlag Receive data flag.
kLPI2C_MasterEndOfPacketFlag End Packet flag.
kLPI2C_MasterStopDetectFlag Stop detect flag.
kLPI2C_MasterNackDetectFlag NACK detect flag.
kLPI2C_MasterArbitrationLostFlag Arbitration lost flag.
kLPI2C_MasterFifoErrFlag FIFO error flag.
kLPI2C_MasterPinLowTimeoutFlag Pin low timeout flag.
kLPI2C_MasterDataMatchFlag Data match flag.
kLPI2C_MasterBusyFlag Master busy flag.
kLPI2C_MasterBusBusyFlag Bus busy flag.
kLPI2C_MasterClearFlags All flags which are cleared by the driver upon starting a transfer.
kLPI2C_MasterIrqFlags IRQ sources enabled by the non-blocking transactional API.
kLPI2C_MasterErrorFlags Errors to check for.

20.6.4.2 enum _lpi2c_direction

Enumerator

kLPI2C_Write Master transmit.

kLPI2C_Read Master receive.

20.6.4.3 enum _lpi2c_master_pin_config

Enumerator

kLPI2C_2PinOpenDrain LPI2C Configured for 2-pin open drain mode.

kLPI2C_2PinOutputOnly LPI2C Configured for 2-pin output only mode (ultra-fast mode)

kLPI2C_2PinPushPull LPI2C Configured for 2-pin push-pull mode.

kLPI2C_4PinPushPull LPI2C Configured for 4-pin push-pull mode.

kLPI2C_2PinOpenDrainWithSeparateSlave LPI2C Configured for 2-pin open drain mode with separate LPI2C slave.

kLPI2C_2PinOutputOnlyWithSeparateSlave LPI2C Configured for 2-pin output only mode(ultra-fast mode) with separate LPI2C slave.

kLPI2C_2PinPushPullWithSeparateSlave LPI2C Configured for 2-pin push-pull mode with separate LPI2C slave.

kLPI2C_4PinPushPullWithInvertedOutput LPI2C Configured for 4-pin push-pull mode(inverted outputs)

20.6.4.4 enum _lpi2c_host_request_source

Enumerator

kLPI2C_HostRequestExternalPin Select the LPI2C_HREQ pin as the host request input.

kLPI2C_HostRequestInputTrigger Select the input trigger as the host request input.

20.6.4.5 enum _lpi2c_host_request_polarity

Enumerator

kLPI2C_HostRequestPinActiveLow Configure the LPI2C_HREQ pin active low.

kLPI2C_HostRequestPinActiveHigh Configure the LPI2C_HREQ pin active high.

20.6.4.6 enum _lpi2c_data_match_config_mode

Enumerator

kLPI2C_MatchDisabled LPI2C Match Disabled.

kLPI2C_1stWordEqualsM0OrM1 LPI2C Match Enabled and 1st data word equals MATCH0 OR MATCH1.

kLPI2C_AnyWordEqualsM0OrM1 LPI2C Match Enabled and any data word equals MATCH0 OR MATCH1.

kLPI2C_1stWordEqualsM0And2ndWordEqualsM1 LPI2C Match Enabled and 1st data word equals MATCH0, 2nd data equals MATCH1.

kLPI2C_AnyWordEqualsM0AndNextWordEqualsM1 LPI2C Match Enabled and any data word equals MATCH0, next data equals MATCH1.

kLPI2C_1stWordAndM1EqualsM0AndM1 LPI2C Match Enabled and 1st data word and MATCH0 equals MATCH0 and MATCH1.

kLPI2C_AnyWordAndM1EqualsM0AndM1 LPI2C Match Enabled and any data word and MATCH0 equals MATCH0 and MATCH1.

20.6.4.7 enum _lpi2c_master_transfer_flags

Note

These enumerations are intended to be OR'd together to form a bit mask of options for the [`_lpi2c_master_transfer::flags`](#) field.

Enumerator

kLPI2C_TransferDefaultFlag Transfer starts with a start signal, stops with a stop signal.

kLPI2C_TransferNoStartFlag Don't send a start condition, address, and sub address.

kLPI2C_TransferRepeatedStartFlag Send a repeated start condition.

kLPI2C_TransferNoStopFlag Don't send a stop condition.

20.6.5 Function Documentation

20.6.5.1 void LPI2C_MasterGetDefaultConfig (`lpi2c_master_config_t * masterConfig`)

This function provides the following default configuration for the LPI2C master peripheral:

```
* masterConfig->enableMaster          = true;
* masterConfig->debugEnable         = false;
* masterConfig->ignoreAck           = false;
* masterConfig->pinConfig           = kLPI2C_2PinOpenDrain;
* masterConfig->baudRate_Hz        = 1000000U;
* masterConfig->busIdleTimeout_ns   = 0;
* masterConfig->pinLowTimeout_ns    = 0;
* masterConfig->sdaGlitchFilterWidth_ns = 0;
* masterConfig->sclGlitchFilterWidth_ns = 0;
* masterConfig->hostRequest.enable   = false;
* masterConfig->hostRequest.source    = kLPI2C_HostRequestExternalPin;
* masterConfig->hostRequest.polarity  = kLPI2C_HostRequestPinActiveHigh;
```

After calling this function, you can override any settings in order to customize the configuration, prior to initializing the master driver with [`LPI2C_MasterInit\(\)`](#).

Parameters

<i>out</i>	<i>masterConfig</i>	User provided configuration structure for default values. Refer to lpi2c_master_config_t .
------------	---------------------	------------------------------------------------------------------------------------------------------------

20.6.5.2 void LPI2C_MasterInit (LPI2C_Type * *base*, const lpi2c_master_config_t * *masterConfig*, uint32_t *sourceClock_Hz*)

This function enables the peripheral clock and initializes the LPI2C master peripheral as described by the user provided configuration. A software reset is performed prior to configuration.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>masterConfig</i>	User provided peripheral configuration. Use LPI2C_MasterGetDefaultConfig() to get a set of defaults that you can override.
<i>sourceClock_Hz</i>	Frequency in Hertz of the LPI2C functional clock. Used to calculate the baud rate divisors, filter widths, and timeout periods.

20.6.5.3 void LPI2C_MasterDeinit (LPI2C_Type * *base*)

This function disables the LPI2C master peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

20.6.5.4 void LPI2C_MasterConfigureDataMatch (LPI2C_Type * *base*, const lpi2c_data_match_config_t * *matchConfig*)

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>matchConfig</i>	Settings for the data match feature.

20.6.5.5 status_t LPI2C_MasterCheckAndClearError (LPI2C_Type * *base*, uint32_t *status*)

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>status</i>	Current status flags value that will be checked.

Return values

<i>kStatus_Success</i>	
<i>kStatus_LPI2C_PinLow-Timeout</i>	
<i>kStatus_LPI2C_ArbitrationLost</i>	
<i>kStatus_LPI2C_Nak</i>	
<i>kStatus_LPI2C_FifoError</i>	

20.6.5.6 **status_t LPI2C_CheckForBusyBus (LPI2C_Type * *base*)**

A busy bus is allowed if we are the one driving it.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Return values

<i>kStatus_Success</i>	
<i>kStatus_LPI2C_Busy</i>	

20.6.5.7 **static void LPI2C_MasterReset (LPI2C_Type * *base*) [inline], [static]**

Restores the LPI2C master peripheral to reset conditions.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

20.6.5.8 **static void LPI2C_MasterEnable (LPI2C_Type * *base*, bool *enable*) [inline], [static]**

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>enable</i>	Pass true to enable or false to disable the specified LPI2C as master.

20.6.5.9 static uint32_t LPI2C_MasterGetStatusFlags (LPI2C_Type * *base*) [inline], [static]

A bit mask with the state of all LPI2C master status flags is returned. For each flag, the corresponding bit in the return value is set if the flag is asserted.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Returns

State of the status flags:

- 1: related status flag is set.
- 0: related status flag is not set.

See Also

[_lpi2c_master_flags](#)

20.6.5.10 static void LPI2C_MasterClearStatusFlags (LPI2C_Type * *base*, uint32_t *statusMask*) [inline], [static]

The following status register flags can be cleared:

- [kLPI2C_MasterEndOfPacketFlag](#)
- [kLPI2C_MasterStopDetectFlag](#)
- [kLPI2C_MasterNackDetectFlag](#)
- [kLPI2C_MasterArbitrationLostFlag](#)
- [kLPI2C_MasterFifoErrFlag](#)
- [kLPI2C_MasterPinLowTimeoutFlag](#)
- [kLPI2C_MasterDataMatchFlag](#)

Attempts to clear other flags has no effect.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>statusMask</i>	A bitmask of status flags that are to be cleared. The mask is composed of _lpi2c_master_flags enumerators OR'd together. You may pass the result of a previous call to LPI2C_MasterGetStatusFlags() .

See Also

[_lpi2c_master_flags](#).

20.6.5.11 static void LPI2C_MasterEnableInterrupts (LPI2C_Type * *base*, uint32_t *interruptMask*) [inline], [static]

All flags except [kLPI2C_MasterBusyFlag](#) and [kLPI2C_MasterBusBusyFlag](#) can be enabled as interrupts.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>interruptMask</i>	Bit mask of interrupts to enable. See _lpi2c_master_flags for the set of constants that should be OR'd together to form the bit mask.

20.6.5.12 static void LPI2C_MasterDisableInterrupts (LPI2C_Type * *base*, uint32_t *interruptMask*) [inline], [static]

All flags except [kLPI2C_MasterBusyFlag](#) and [kLPI2C_MasterBusBusyFlag](#) can be disabled as interrupts.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>interruptMask</i>	Bit mask of interrupts to disable. See _lpi2c_master_flags for the set of constants that should be OR'd together to form the bit mask.

20.6.5.13 static uint32_t LPI2C_MasterGetEnabledInterrupts (LPI2C_Type * *base*) [inline], [static]

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Returns

A bitmask composed of _lpi2c_master_flags enumerators OR'd together to indicate the set of enabled interrupts.

20.6.5.14 static void LPI2C_MasterEnableDMA (LPI2C_Type * *base*, bool *enableTx*, bool *enableRx*) [inline], [static]

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>enableTx</i>	Enable flag for transmit DMA request. Pass true for enable, false for disable.
<i>enableRx</i>	Enable flag for receive DMA request. Pass true for enable, false for disable.

20.6.5.15 static uint32_t LPI2C_MasterGetTxFifoAddress (LPI2C_Type * *base*) [inline], [static]

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Returns

The LPI2C Master Transmit Data Register address.

20.6.5.16 static uint32_t LPI2C_MasterGetRxFifoAddress (LPI2C_Type * *base*) [inline], [static]

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Returns

The LPI2C Master Receive Data Register address.

20.6.5.17 static void LPI2C_MasterSetWatermarks (*LPI2C_Type* * *base*, *size_t* *txWords*, *size_t* *rxWords*) [inline], [static]

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>txWords</i>	Transmit FIFO watermark value in words. The kLPI2C_MasterTxReadyFlag flag is set whenever the number of words in the transmit FIFO is equal or less than <i>txWords</i> . Writing a value equal or greater than the FIFO size is truncated.
<i>rxWords</i>	Receive FIFO watermark value in words. The kLPI2C_MasterRxReadyFlag flag is set whenever the number of words in the receive FIFO is greater than <i>rxWords</i> . Writing a value equal or greater than the FIFO size is truncated.

20.6.5.18 static void LPI2C_MasterGetFifoCounts (*LPI2C_Type* * *base*, *size_t* * *rxCount*, *size_t* * *txCount*) [inline], [static]

Parameters

	<i>base</i>	The LPI2C peripheral base address.
out	<i>txCount</i>	Pointer through which the current number of words in the transmit FIFO is returned. Pass NULL if this value is not required.
out	<i>rxCount</i>	Pointer through which the current number of words in the receive FIFO is returned. Pass NULL if this value is not required.

20.6.5.19 void LPI2C_MasterSetBaudRate (*LPI2C_Type* * *base*, *uint32_t* *sourceClock_Hz*, *uint32_t* *baudRate_Hz*)

The LPI2C master is automatically disabled and re-enabled as necessary to configure the baud rate. Do not call this function during a transfer, or the transfer is aborted.

Note

Please note that the second parameter is the clock frequency of LPI2C module, the third parameter means user configured bus baudrate, this implementation is different from other I2C drivers which use baudrate configuration as second parameter and source clock frequency as third parameter.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>sourceClock_Hz</i>	LPI2C functional clock frequency in Hertz.
<i>baudRate_Hz</i>	Requested bus frequency in Hertz.

20.6.5.20 static bool LPI2C_MasterGetBusIdleState (LPI2C_Type * *base*) [inline], [static]

Requires the master mode to be enabled.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Return values

<i>true</i>	Bus is busy.
<i>false</i>	Bus is idle.

20.6.5.21 status_t LPI2C_MasterStart (LPI2C_Type * *base*, uint8_t *address*, lpi2c_direction_t *dir*)

This function is used to initiate a new master mode transfer. First, the bus state is checked to ensure that another master is not occupying the bus. Then a START signal is transmitted, followed by the 7-bit address specified in the *address* parameter. Note that this function does not actually wait until the START and address are successfully sent on the bus before returning.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>address</i>	7-bit slave device address, in bits [6:0].
<i>dir</i>	Master transfer direction, either kLPI2C_Read or kLPI2C_Write . This parameter is used to set the R/w bit (bit 0) in the transmitted slave address.

Return values

<i>kStatus_Success</i>	START signal and address were successfully enqueued in the transmit FIFO.
<i>kStatus_LPI2C_Busy</i>	Another master is currently utilizing the bus.

20.6.5.22 static status_t LPI2C_MasterRepeatedStart (LPI2C_Type * *base*, uint8_t *address*, lpi2c_direction_t *dir*) [inline], [static]

This function is used to send a Repeated START signal when a transfer is already in progress. Like [LPI2C_MasterStart\(\)](#), it also sends the specified 7-bit address.

Note

This function exists primarily to maintain compatible APIs between LPI2C and I2C drivers, as well as to better document the intent of code that uses these APIs.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>address</i>	7-bit slave device address, in bits [6:0].
<i>dir</i>	Master transfer direction, either kLPI2C_Read or kLPI2C_Write . This parameter is used to set the R/w bit (bit 0) in the transmitted slave address.

Return values

<i>kStatus_Success</i>	Repeated START signal and address were successfully enqueued in the transmit FIFO.
<i>kStatus_LPI2C_Busy</i>	Another master is currently utilizing the bus.

20.6.5.23 status_t LPI2C_MasterSend (LPI2C_Type * *base*, void * *txBuff*, size_t *txSize*)

Sends up to *txSize* number of bytes to the previously addressed slave device. The slave may reply with a NAK to any byte in order to terminate the transfer early. If this happens, this function returns [kStatus_LPI2C_Nak](#).

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>txBuff</i>	The pointer to the data to be transferred.
<i>txSize</i>	The length in bytes of the data to be transferred.

Return values

<i>kStatus_Success</i>	Data was sent successfully.
<i>kStatus_LPI2C_Busy</i>	Another master is currently utilizing the bus.
<i>kStatus_LPI2C_Nak</i>	The slave device sent a NAK in response to a byte.
<i>kStatus_LPI2C_FifoError</i>	FIFO under run or over run.
<i>kStatus_LPI2C_ArbitrationLost</i>	Arbitration lost error.
<i>kStatus_LPI2C_PinLowTimeout</i>	SCL or SDA were held low longer than the timeout.

20.6.5.24 status_t LPI2C_MasterReceive (LPI2C_Type * *base*, void * *rxBuff*, size_t *rxSize*)

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>rxBuff</i>	The pointer to the data to be transferred.
<i>rxSize</i>	The length in bytes of the data to be transferred.

Return values

<i>kStatus_Success</i>	Data was received successfully.
<i>kStatus_LPI2C_Busy</i>	Another master is currently utilizing the bus.
<i>kStatus_LPI2C_Nak</i>	The slave device sent a NAK in response to a byte.
<i>kStatus_LPI2C_FifoError</i>	FIFO under run or overrun.
<i>kStatus_LPI2C_ArbitrationLost</i>	Arbitration lost error.
<i>kStatus_LPI2C_PinLowTimeout</i>	SCL or SDA were held low longer than the timeout.

20.6.5.25 status_t LPI2C_MasterStop (LPI2C_Type * *base*)

This function does not return until the STOP signal is seen on the bus, or an error occurs.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Return values

<i>kStatus_Success</i>	The STOP signal was successfully sent on the bus and the transaction terminated.
<i>kStatus_LPI2C_Busy</i>	Another master is currently utilizing the bus.
<i>kStatus_LPI2C_Nak</i>	The slave device sent a NAK in response to a byte.
<i>kStatus_LPI2C_FifoError</i>	FIFO under run or overrun.
<i>kStatus_LPI2C_ArbitrationLost</i>	Arbitration lost error.
<i>kStatus_LPI2C_PinLowTimeout</i>	SCL or SDA were held low longer than the timeout.

20.6.5.26 **status_t LPI2C_MasterTransferBlocking (LPI2C_Type * *base*, lpi2c_master_transfer_t * *transfer*)**

Note

The API does not return until the transfer succeeds or fails due to error happens during transfer.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>transfer</i>	Pointer to the transfer structure.

Return values

<i>kStatus_Success</i>	Data was received successfully.
<i>kStatus_LPI2C_Busy</i>	Another master is currently utilizing the bus.
<i>kStatus_LPI2C_Nak</i>	The slave device sent a NAK in response to a byte.
<i>kStatus_LPI2C_FifoError</i>	FIFO under run or overrun.
<i>kStatus_LPI2C_ArbitrationLost</i>	Arbitration lost error.
<i>kStatus_LPI2C_PinLowTimeout</i>	SCL or SDA were held low longer than the timeout.

**20.6.5.27 void LPI2C_MasterTransferCreateHandle (*LPI2C_Type* * *base*,
lpi2c_master_handle_t * *handle*, *lpi2c_master_transfer_callback_t* *callback*,
void * *userData*)**

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the [LPI2C_MasterTransferAbort\(\)](#) API shall be called.

Note

The function also enables the NVIC IRQ for the input LPI2C. Need to notice that on some SoCs the LPI2C IRQ is connected to INTMUX, in this case user needs to enable the associated INTMUX IRQ in application.

Parameters

	<i>base</i>	The LPI2C peripheral base address.
out	<i>handle</i>	Pointer to the LPI2C master driver handle.
	<i>callback</i>	User provided pointer to the asynchronous callback function.
	<i>userData</i>	User provided pointer to the application callback data.

**20.6.5.28 status_t LPI2C_MasterTransferNonBlocking (*LPI2C_Type* * *base*,
lpi2c_master_handle_t * *handle*, *lpi2c_master_transfer_t* * *transfer*)**

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to the LPI2C master driver handle.
<i>transfer</i>	The pointer to the transfer descriptor.

Return values

<i>kStatus_Success</i>	The transaction was started successfully.
<i>kStatus_LPI2C_Busy</i>	Either another master is currently utilizing the bus, or a non-blocking transaction is already in progress.

**20.6.5.29 status_t LPI2C_MasterTransferGetCount (*LPI2C_Type* * *base*,
lpi2c_master_handle_t * *handle*, *size_t* * *count*)**

Parameters

	<i>base</i>	The LPI2C peripheral base address.
	<i>handle</i>	Pointer to the LPI2C master driver handle.
out	<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

Return values

<i>kStatus_Success</i>	
<i>kStatus_NoTransferIn-Progress</i>	There is not a non-blocking transaction currently in progress.

20.6.5.30 void LPI2C_MasterTransferAbort (LPI2C_Type * *base*, lpi2c_master_handle_t * *handle*)

Note

It is not safe to call this function from an IRQ handler that has a higher priority than the LPI2C peripheral's IRQ priority.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to the LPI2C master driver handle.

20.6.5.31 void LPI2C_MasterTransferHandleIRQ (LPI2C_Type * *base*, void * *lpi2cMasterHandle*)

Note

This function does not need to be called unless you are reimplementing the nonblocking API's interrupt handler routines to add special functionality.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>lpi2cMaster-Handle</i>	Pointer to the LPI2C master driver handle.

20.7 LPI2C Slave Driver

20.7.1 Overview

Data Structures

- struct [_lpi2c_slave_config](#)
Structure with settings to initialize the LPI2C slave module. [More...](#)
- struct [_lpi2c_slave_transfer](#)
LPI2C slave transfer structure. [More...](#)
- struct [_lpi2c_slave_handle](#)
LPI2C slave handle structure. [More...](#)

Typedefs

- typedef enum
[_lpi2c_slave_address_match lpi2c_slave_address_match_t](#)
LPI2C slave address match options.
- typedef struct [_lpi2c_slave_config lpi2c_slave_config_t](#)
Structure with settings to initialize the LPI2C slave module.
- typedef enum
[_lpi2c_slave_transfer_event lpi2c_slave_transfer_event_t](#)
Set of events sent to the callback for non blocking slave transfers.
- typedef struct
[_lpi2c_slave_transfer lpi2c_slave_transfer_t](#)
LPI2C slave transfer structure.
- typedef struct [_lpi2c_slave_handle lpi2c_slave_handle_t](#)
LPI2C slave handle structure.
- typedef void(* [lpi2c_slave_transfer_callback_t](#))
(LPI2C_Type *base, [lpi2c_slave_transfer_t](#) *transfer, void *userData)
Slave event callback function pointer type.

Enumerations

- enum `_lpi2c_slave_flags` {

 `kLPI2C_SlaveTxReadyFlag` = LPI2C_SSR_TDF_MASK,

 `kLPI2C_SlaveRxReadyFlag` = LPI2C_SSR_RDF_MASK,

 `kLPI2C_SlaveAddressValidFlag` = LPI2C_SSR_AVF_MASK,

 `kLPI2C_SlaveTransmitAckFlag` = LPI2C_SSR_TAF_MASK,

 `kLPI2C_SlaveRepeatedStartDetectFlag` = LPI2C_SSR_RSF_MASK,

 `kLPI2C_SlaveStopDetectFlag` = LPI2C_SSR_SDF_MASK,

 `kLPI2C_SlaveBitErrFlag` = LPI2C_SSR_BEF_MASK,

 `kLPI2C_SlaveFifoErrFlag` = LPI2C_SSR_FEF_MASK,

 `kLPI2C_SlaveAddressMatch0Flag` = LPI2C_SSR_AM0F_MASK,

 `kLPI2C_SlaveAddressMatch1Flag` = LPI2C_SSR_AM1F_MASK,

 `kLPI2C_SlaveGeneralCallFlag` = LPI2C_SSR_GCF_MASK,

 `kLPI2C_SlaveBusyFlag` = LPI2C_SSR_SBF_MASK,

 `kLPI2C_SlaveBusBusyFlag` = LPI2C_SSR_BBF_MASK,

 `kLPI2C_SlaveClearFlags`,

 `kLPI2C_SlaveIrqFlags`,

 `kLPI2C_SlaveErrorFlags` = `kLPI2C_SlaveFifoErrFlag` | `kLPI2C_SlaveBitErrFlag` }

 LPI2C slave peripheral flags.
- enum `_lpi2c_slave_address_match` {

 `kLPI2C_MatchAddress0` = 0U,

 `kLPI2C_MatchAddress0OrAddress1` = 2U,

 `kLPI2C_MatchAddress0ThroughAddress1` = 6U }

 LPI2C slave address match options.
- enum `_lpi2c_slave_transfer_event` {

 `kLPI2C_SlaveAddressMatchEvent` = 0x01U,

 `kLPI2C_SlaveTransmitEvent` = 0x02U,

 `kLPI2C_SlaveReceiveEvent` = 0x04U,

 `kLPI2C_SlaveTransmitAckEvent` = 0x08U,

 `kLPI2C_SlaveRepeatedStartEvent` = 0x10U,

 `kLPI2C_SlaveCompletionEvent` = 0x20U,

 `kLPI2C_SlaveAllEvents` }

 Set of events sent to the callback for non blocking slave transfers.

Slave initialization and deinitialization

- void `LPI2C_SlaveGetDefaultConfig` (`lpi2c_slave_config_t` *`slaveConfig`)

 Provides a default configuration for the LPI2C slave peripheral.
- void `LPI2C_SlaveInit` (`LPI2C_Type` *`base`, const `lpi2c_slave_config_t` *`slaveConfig`, `uint32_t` `sourceClock_Hz`)

 Initializes the LPI2C slave peripheral.
- void `LPI2C_SlaveDeinit` (`LPI2C_Type` *`base`)

 Deinitializes the LPI2C slave peripheral.
- static void `LPI2C_SlaveReset` (`LPI2C_Type` *`base`)

 Performs a software reset of the LPI2C slave peripheral.

- static void [LPI2C_SlaveEnable](#) (LPI2C_Type *base, bool enable)
Enables or disables the LPI2C module as slave.

Slave status

- static uint32_t [LPI2C_SlaveGetStatusFlags](#) (LPI2C_Type *base)
Gets the LPI2C slave status flags.
- static void [LPI2C_SlaveClearStatusFlags](#) (LPI2C_Type *base, uint32_t statusMask)
Clears the LPI2C status flag state.

Slave interrupts

- static void [LPI2C_SlaveEnableInterrupts](#) (LPI2C_Type *base, uint32_t interruptMask)
Enables the LPI2C slave interrupt requests.
- static void [LPI2C_SlaveDisableInterrupts](#) (LPI2C_Type *base, uint32_t interruptMask)
Disables the LPI2C slave interrupt requests.
- static uint32_t [LPI2C_SlaveGetEnabledInterrupts](#) (LPI2C_Type *base)
Returns the set of currently enabled LPI2C slave interrupt requests.

Slave DMA control

- static void [LPI2C_SlaveEnableDMA](#) (LPI2C_Type *base, bool enableAddressValid, bool enableRx, bool enableTx)
Enables or disables the LPI2C slave peripheral DMA requests.

Slave bus operations

- static bool [LPI2C_SlaveGetBusIdleState](#) (LPI2C_Type *base)
Returns whether the bus is idle.
- static void [LPI2C_SlaveTransmitAck](#) (LPI2C_Type *base, bool ackOrNack)
Transmits either an ACK or NAK on the I2C bus in response to a byte from the master.
- static void [LPI2C_SlaveEnableAckStall](#) (LPI2C_Type *base, bool enable)
Enables or disables ACKSTALL.
- static uint32_t [LPI2C_SlaveGetReceivedAddress](#) (LPI2C_Type *base)
Returns the slave address sent by the I2C master.
- [status_t LPI2C_SlaveSend](#) (LPI2C_Type *base, void *txBuff, size_t txSize, size_t *actualTxSize)
Performs a polling send transfer on the I2C bus.
- [status_t LPI2C_SlaveReceive](#) (LPI2C_Type *base, void *rxBuff, size_t rxSize, size_t *actualRxSize)
Performs a polling receive transfer on the I2C bus.

Slave non-blocking

- void [LPI2C_SlaveTransferCreateHandle](#) (LPI2C_Type *base, lpi2c_slave_handle_t *handle, lpi2c_slave_transfer_callback_t callback, void *userData)
Creates a new handle for the LPI2C slave non-blocking APIs.
- status_t [LPI2C_SlaveTransferNonBlocking](#) (LPI2C_Type *base, lpi2c_slave_handle_t *handle, uint32_t eventMask)
Starts accepting slave transfers.
- status_t [LPI2C_SlaveTransferGetCount](#) (LPI2C_Type *base, lpi2c_slave_handle_t *handle, size_t *count)
Gets the slave transfer status during a non-blocking transfer.
- void [LPI2C_SlaveTransferAbort](#) (LPI2C_Type *base, lpi2c_slave_handle_t *handle)
Aborts the slave non-blocking transfers.

Slave IRQ handler

- void [LPI2C_SlaveTransferHandleIRQ](#) (LPI2C_Type *base, lpi2c_slave_handle_t *handle)
Reusable routine to handle slave interrupts.

20.7.2 Data Structure Documentation

20.7.2.1 struct _lpi2c_slave_config

This structure holds configuration settings for the LPI2C slave peripheral. To initialize this structure to reasonable defaults, call the [LPI2C_SlaveGetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

Data Fields

- bool [enableSlave](#)
Enable slave mode.
- uint8_t [address0](#)
Slave's 7-bit address.
- uint8_t [address1](#)
Alternate slave 7-bit address.
- lpi2c_slave_address_match_t [addressMatchMode](#)
Address matching options.
- bool [filterDozeEnable](#)
Enable digital glitch filter in doze mode.
- bool [filterEnable](#)
Enable digital glitch filter.
- bool [enableGeneralCall](#)
Enable general call address matching.
- struct {

`bool enableAck`

Enables SCL clock stretching during slave-transmit address byte(s) and slave-receiver address and data bytes.

`bool enableTx`

Enables SCL clock stretching when the transmit data flag is set during a slave-transmit transfer.

`bool enableRx`

Enables SCL clock stretching when receive data flag is set during a slave-receive transfer.

`bool enableAddress`

Enables SCL clock stretching when the address valid flag is asserted.

`} sclStall`

SCL stall enable options.

- `bool ignoreAck`
Continue transfers after a NACK is detected.
- `bool enableReceivedAddressRead`
Enable reading the address received address as the first byte of data.
- `uint32_t sdaGlitchFilterWidth_ns`
Width in nanoseconds of the digital filter on the SDA signal.
- `uint32_t sclGlitchFilterWidth_ns`
Width in nanoseconds of the digital filter on the SCL signal.
- `uint32_t dataValidDelay_ns`
Width in nanoseconds of the data valid delay.
- `uint32_t clockHoldTime_ns`
Width in nanoseconds of the clock hold time.

Field Documentation

- (1) `bool _lpi2c_slave_config::enableSlave`
- (2) `uint8_t _lpi2c_slave_config::address0`
- (3) `uint8_t _lpi2c_slave_config::address1`
- (4) `lpi2c_slave_address_match_t _lpi2c_slave_config::addressMatchMode`
- (5) `bool _lpi2c_slave_config::filterDozeEnable`
- (6) `bool _lpi2c_slave_config::filterEnable`
- (7) `bool _lpi2c_slave_config::enableGeneralCall`
- (8) `bool _lpi2c_slave_config::enableAck`

Clock stretching occurs when transmitting the 9th bit. When enableAckSCLStall is enabled, there is no need to set either enableRxDataSCLStall or enableAddressSCLStall.

- (9) `bool _lpi2c_slave_config::enableTx`
- (10) `bool _lpi2c_slave_config::enableRx`
- (11) `bool _lpi2c_slave_config::enableAddress`
- (12) `struct { ... } _lpi2c_slave_config::sclStall`
- (13) `bool _lpi2c_slave_config::ignoreAck`
- (14) `bool _lpi2c_slave_config::enableReceivedAddressRead`
- (15) `uint32_t _lpi2c_slave_config::sdaGlitchFilterWidth_ns`

Set to 0 to disable.

- (16) `uint32_t _lpi2c_slave_config::sclGlitchFilterWidth_ns`

Set to 0 to disable.

- (17) `uint32_t _lpi2c_slave_config::dataValidDelay_ns`

- (18) `uint32_t _lpi2c_slave_config::clockHoldTime_ns`

20.7.2.2 struct _lpi2c_slave_transfer

Data Fields

- `lpi2c_slave_transfer_event_t event`
Reason the callback is being invoked.
- `uint8_t receivedAddress`
Matching address send by master.
- `uint8_t * data`
Transfer buffer.
- `size_t dataSize`
Transfer size.
- `status_t completionStatus`
Success or error code describing how the transfer completed.
- `size_t transferredCount`
Number of bytes actually transferred since start or last repeated start.

Field Documentation

- (1) `lpi2c_slave_transfer_event_t _lpi2c_slave_transfer::event`
- (2) `uint8_t _lpi2c_slave_transfer::receivedAddress`
- (3) `status_t _lpi2c_slave_transfer::completionStatus`

Only applies for [kLPI2C_SlaveCompletionEvent](#).

(4) `size_t _lpi2c_slave_transfer::transferredCount`

20.7.2.3 struct _lpi2c_slave_handle

Note

The contents of this structure are private and subject to change.

Data Fields

- `lpi2c_slave_transfer_t transfer`
LPI2C slave transfer copy.
- `bool isBusy`
Whether transfer is busy.
- `bool wasTransmit`
Whether the last transfer was a transmit.
- `uint32_t eventMask`
Mask of enabled events.
- `uint32_t transferredCount`
Count of bytes transferred.
- `lpi2c_slave_transfer_callback_t callback`
Callback function called at transfer event.
- `void *userData`
Callback parameter passed to callback.

Field Documentation

(1) `lpi2c_slave_transfer_t _lpi2c_slave_handle::transfer`

(2) `bool _lpi2c_slave_handle::isBusy`

(3) `bool _lpi2c_slave_handle::wasTransmit`

(4) `uint32_t _lpi2c_slave_handle::eventMask`

(5) `uint32_t _lpi2c_slave_handle::transferredCount`

(6) `lpi2c_slave_transfer_callback_t _lpi2c_slave_handle::callback`

(7) `void* _lpi2c_slave_handle::userData`

20.7.3 Typedef Documentation

20.7.3.1 `typedef enum _lpi2c_slave_address_match lpi2c_slave_address_match_t`

20.7.3.2 `typedef struct _lpi2c_slave_config lpi2c_slave_config_t`

This structure holds configuration settings for the LPI2C slave peripheral. To initialize this structure to reasonable defaults, call the `LPI2C_SlaveGetDefaultConfig()` function and pass a pointer to your

configuration structure instance.

The configuration structure can be made constant so it resides in flash.

20.7.3.3 `typedef enum _lpi2c_slave_transfer_event lpi2c_slave_transfer_event_t`

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to [LPI2C_SlaveTransferNonBlocking\(\)](#) in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

Note

These enumerations are meant to be OR'd together to form a bit mask of events.

20.7.3.4 `typedef struct _lpi2c_slave_handle lpi2c_slave_handle_t`

20.7.3.5 `typedef void(* lpi2c_slave_transfer_callback_t)(LPI2C_Type *base, lpi2c_slave_transfer_t *transfer, void *userData)`

This callback is used only for the slave non-blocking transfer API. To install a callback, use the [LPI2C_SlaveSetCallback\(\)](#) function after you have created a handle.

Parameters

<i>base</i>	Base address for the LPI2C instance on which the event occurred.
<i>transfer</i>	Pointer to transfer descriptor containing values passed to and/or from the callback.
<i>userData</i>	Arbitrary pointer-sized value passed from the application.

20.7.4 Enumeration Type Documentation

20.7.4.1 `enum _lpi2c_slave_flags`

The following status register flags can be cleared:

- [kLPI2C_SlaveRepeatedStartDetectFlag](#)
- [kLPI2C_SlaveStopDetectFlag](#)
- [kLPI2C_SlaveBitErrFlag](#)
- [kLPI2C_SlaveFifoErrFlag](#)

All flags except [kLPI2C_SlaveBusyFlag](#) and [kLPI2C_SlaveBusBusyFlag](#) can be enabled as interrupts.

Note

These enumerations are meant to be OR'd together to form a bit mask.

Enumerator

kLPI2C_SlaveTxReadyFlag Transmit data flag.
kLPI2C_SlaveRxReadyFlag Receive data flag.
kLPI2C_SlaveAddressValidFlag Address valid flag.
kLPI2C_SlaveTransmitAckFlag Transmit ACK flag.
kLPI2C_SlaveRepeatedStartDetectFlag Repeated start detect flag.
kLPI2C_SlaveStopDetectFlag Stop detect flag.
kLPI2C_SlaveBitErrFlag Bit error flag.
kLPI2C_SlaveFifoErrFlag FIFO error flag.
kLPI2C_SlaveAddressMatch0Flag Address match 0 flag.
kLPI2C_SlaveAddressMatch1Flag Address match 1 flag.
kLPI2C_SlaveGeneralCallFlag General call flag.
kLPI2C_SlaveBusyFlag Master busy flag.
kLPI2C_SlaveBusBusyFlag Bus busy flag.
kLPI2C_SlaveClearFlags All flags which are cleared by the driver upon starting a transfer.
kLPI2C_SlaveIrqFlags IRQ sources enabled by the non-blocking transactional API.
kLPI2C_SlaveErrorFlags Errors to check for.

20.7.4.2 enum _lpi2c_slave_address_match

Enumerator

kLPI2C_MatchAddress0 Match only address 0.
kLPI2C_MatchAddress0OrAddress1 Match either address 0 or address 1.
kLPI2C_MatchAddress0ThroughAddress1 Match a range of slave addresses from address 0 through address 1.

20.7.4.3 enum _lpi2c_slave_transfer_event

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to [LPI2C_SlaveTransferNonBlocking\(\)](#) in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

Note

These enumerations are meant to be OR'd together to form a bit mask of events.

Enumerator

kLPI2C_SlaveAddressMatchEvent Received the slave address after a start or repeated start.

kLPI2C_SlaveTransmitEvent Callback is requested to provide data to transmit (slave-transmitter role).

kLPI2C_SlaveReceiveEvent Callback is requested to provide a buffer in which to place received data (slave-receiver role).

kLPI2C_SlaveTransmitAckEvent Callback needs to either transmit an ACK or NACK.

kLPI2C_SlaveRepeatedStartEvent A repeated start was detected.

kLPI2C_SlaveCompletionEvent A stop was detected, completing the transfer.

kLPI2C_SlaveAllEvents Bit mask of all available events.

20.7.5 Function Documentation

20.7.5.1 void LPI2C_SlaveGetDefaultConfig (*lpi2c_slave_config_t* * *slaveConfig*)

This function provides the following default configuration for the LPI2C slave peripheral:

```
* slaveConfig->enableSlave          = true;
* slaveConfig->address0           = 0U;
* slaveConfig->address1           = 0U;
* slaveConfig->addressMatchMode   = kLPI2C_MatchAddress0;
* slaveConfig->filterDozeEnable  = true;
* slaveConfig->filterEnable       = true;
* slaveConfig->enableGeneralCall = false;
* slaveConfig->sclStall.enableAck  = false;
* slaveConfig->sclStall.enableTx   = true;
* slaveConfig->sclStall.enableRx   = true;
* slaveConfig->sclStall.enableAddress = true;
* slaveConfig->ignoreAck          = false;
* slaveConfig->enableReceivedAddressRead = false;
* slaveConfig->sdaGlitchFilterWidth_ns = 0;
* slaveConfig->sclGlitchFilterWidth_ns = 0;
* slaveConfig->dataValidDelay_ns   = 0;
* slaveConfig->clockHoldTime_ns    = 0;
*
```

After calling this function, override any settings to customize the configuration, prior to initializing the master driver with [LPI2C_SlaveInit\(\)](#). Be sure to override at least the *address0* member of the configuration structure with the desired slave address.

Parameters

out	<i>slaveConfig</i>	User provided configuration structure that is set to default values. Refer to lpi2c_slave_config_t .
-----	--------------------	----------------------------------------------------------------------------------------------------------------------

20.7.5.2 void LPI2C_SlaveInit (*LPI2C_Type* * *base*, *const lpi2c_slave_config_t* * *slaveConfig*, *uint32_t sourceClock_Hz*)

This function enables the peripheral clock and initializes the LPI2C slave peripheral as described by the user provided configuration.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>slaveConfig</i>	User provided peripheral configuration. Use LPI2C_SlaveGetDefaultConfig() to get a set of defaults that you can override.
<i>sourceClock_Hz</i>	Frequency in Hertz of the LPI2C functional clock. Used to calculate the filter widths, data valid delay, and clock hold time.

20.7.5.3 void LPI2C_SlaveDeinit (LPI2C_Type * *base*)

This function disables the LPI2C slave peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

20.7.5.4 static void LPI2C_SlaveReset (LPI2C_Type * *base*) [inline], [static]

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

20.7.5.5 static void LPI2C_SlaveEnable (LPI2C_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>enable</i>	Pass true to enable or false to disable the specified LPI2C as slave.

20.7.5.6 static uint32_t LPI2C_SlaveGetStatusFlags (LPI2C_Type * *base*) [inline], [static]

A bit mask with the state of all LPI2C slave status flags is returned. For each flag, the corresponding bit in the return value is set if the flag is asserted.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Returns

State of the status flags:

- 1: related status flag is set.
- 0: related status flag is not set.

See Also

[_lpi2c_slave_flags](#)

20.7.5.7 static void LPI2C_SlaveClearStatusFlags (**LPI2C_Type** * *base*, **uint32_t** *statusMask*) [inline], [static]

The following status register flags can be cleared:

- [kLPI2C_SlaveRepeatedStartDetectFlag](#)
- [kLPI2C_SlaveStopDetectFlag](#)
- [kLPI2C_SlaveBitErrFlag](#)
- [kLPI2C_SlaveFifoErrFlag](#)

Attempts to clear other flags has no effect.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>statusMask</i>	A bitmask of status flags that are to be cleared. The mask is composed of _lpi2c_slave_flags enumerators OR'd together. You may pass the result of a previous call to LPI2C_SlaveGetStatusFlags() .

See Also

[_lpi2c_slave_flags](#).

20.7.5.8 static void LPI2C_SlaveEnableInterrupts (**LPI2C_Type** * *base*, **uint32_t** *interruptMask*) [inline], [static]

All flags except [kLPI2C_SlaveBusyFlag](#) and [kLPI2C_SlaveBusBusyFlag](#) can be enabled as interrupts.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>interruptMask</i>	Bit mask of interrupts to enable. See _lpi2c_slave_flags for the set of constants that should be OR'd together to form the bit mask.

20.7.5.9 static void LPI2C_SlaveDisableInterrupts (LPI2C_Type * *base*, uint32_t *interruptMask*) [inline], [static]

All flags except [kLPI2C_SlaveBusyFlag](#) and [kLPI2C_SlaveBusBusyFlag](#) can be enabled as interrupts.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>interruptMask</i>	Bit mask of interrupts to disable. See _lpi2c_slave_flags for the set of constants that should be OR'd together to form the bit mask.

20.7.5.10 static uint32_t LPI2C_SlaveGetEnabledInterrupts (LPI2C_Type * *base*) [inline], [static]

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Returns

A bitmask composed of [_lpi2c_slave_flags](#) enumerators OR'd together to indicate the set of enabled interrupts.

20.7.5.11 static void LPI2C_SlaveEnableDMA (LPI2C_Type * *base*, bool *enableAddressValid*, bool *enableRx*, bool *enableTx*) [inline], [static]

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

<i>enableAddress-Valid</i>	Enable flag for the address valid DMA request. Pass true for enable, false for disable. The address valid DMA request is shared with the receive data DMA request.
<i>enableRx</i>	Enable flag for the receive data DMA request. Pass true for enable, false for disable.
<i>enableTx</i>	Enable flag for the transmit data DMA request. Pass true for enable, false for disable.

20.7.5.12 static bool LPI2C_SlaveGetBusIdleState (LPI2C_Type * *base*) [inline], [static]

Requires the slave mode to be enabled.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Return values

<i>true</i>	Bus is busy.
<i>false</i>	Bus is idle.

20.7.5.13 static void LPI2C_SlaveTransmitAck (LPI2C_Type * *base*, bool *ackOrNack*) [inline], [static]

Use this function to send an ACK or NAK when the [KLPI2C_SlaveTransmitAckFlag](#) is asserted. This only happens if you enable the sclStall.enableAck field of the [lpi2c_slave_config_t](#) configuration structure used to initialize the slave peripheral.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>ackOrNack</i>	Pass true for an ACK or false for a NAK.

20.7.5.14 static void LPI2C_SlaveEnableAckStall (LPI2C_Type * *base*, bool *enable*) [inline], [static]

When enables ACKSTALL, software can transmit either an ACK or NAK on the I2C bus in response to a byte from the master.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>enable</i>	True will enable ACKSTALL, false will disable ACKSTALL.

20.7.5.15 static uint32_t LPI2C_SlaveGetReceivedAddress (LPI2C_Type * *base*) [inline], [static]

This function should only be called if the [kLPI2C_SlaveAddressValidFlag](#) is asserted.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Returns

The 8-bit address matched by the LPI2C slave. Bit 0 contains the R/w direction bit, and the 7-bit slave address is in the upper 7 bits.

20.7.5.16 status_t LPI2C_SlaveSend (LPI2C_Type * *base*, void * *txBuff*, size_t *txSize*, size_t * *actualTxSize*)

Parameters

	<i>base</i>	The LPI2C peripheral base address.
	<i>txBuff</i>	The pointer to the data to be transferred.
	<i>txSize</i>	The length in bytes of the data to be transferred.
out	<i>actualTxSize</i>	

Returns

Error or success status returned by API.

20.7.5.17 status_t LPI2C_SlaveReceive (LPI2C_Type * *base*, void * *rxBuff*, size_t *rxSize*, size_t * *actualRxSize*)

Parameters

	<i>base</i>	The LPI2C peripheral base address.
	<i>rxBuff</i>	The pointer to the data to be transferred.
	<i>rxSize</i>	The length in bytes of the data to be transferred.
out	<i>actualRxSize</i>	

Returns

Error or success status returned by API.

20.7.5.18 void LPI2C_SlaveTransferCreateHandle (**LPI2C_Type * base,** **lpi2c_slave_handle_t * handle, lpi2c_slave_transfer_callback_t callback, void *** **userData**)

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the [LPI2C_SlaveTransferAbort\(\)](#) API shall be called.

Note

The function also enables the NVIC IRQ for the input LPI2C. Need to notice that on some SoCs the LPI2C IRQ is connected to INTMUX, in this case user needs to enable the associated INTMUX IRQ in application.

Parameters

	<i>base</i>	The LPI2C peripheral base address.
out	<i>handle</i>	Pointer to the LPI2C slave driver handle.
	<i>callback</i>	User provided pointer to the asynchronous callback function.
	<i>userData</i>	User provided pointer to the application callback data.

20.7.5.19 status_t LPI2C_SlaveTransferNonBlocking (**LPI2C_Type * base,** **lpi2c_slave_handle_t * handle, uint32_t eventMask**)

Call this API after calling I2C_SlaveInit() and [LPI2C_SlaveTransferCreateHandle\(\)](#) to start processing transactions driven by an I2C master. The slave monitors the I2C bus and pass events to the callback that was passed into the call to [LPI2C_SlaveTransferCreateHandle\(\)](#). The callback is always invoked from the interrupt context.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of [lpi2c_slave_transfer_event_t](#) enumerators for the events you wish to receive. The

`kLPI2C_SlaveTransmitEvent` and `kLPI2C_SlaveReceiveEvent` events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the `kLPI2C_SlaveAllEvents` constant is provided as a convenient way to enable all events.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to <code>lpi2c_slave_handle_t</code> structure which stores the transfer state.
<i>eventMask</i>	Bit mask formed by OR'ing together <code>lpi2c_slave_transfer_event_t</code> enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and <code>kLPI2C_SlaveAllEvents</code> to enable all events.

Return values

<code>kStatus_Success</code>	Slave transfers were successfully started.
<code>kStatus_LPI2C_Busy</code>	Slave transfers have already been started on this handle.

20.7.5.20 `status_t LPI2C_SlaveTransferGetCount (LPI2C_Type * base, lpi2c_slave_handle_t * handle, size_t * count)`

Parameters

	<i>base</i>	The LPI2C peripheral base address.
	<i>handle</i>	Pointer to <code>i2c_slave_handle_t</code> structure.
<i>out</i>	<i>count</i>	Pointer to a value to hold the number of bytes transferred. May be NULL if the count is not required.

Return values

<code>kStatus_Success</code>	
<code>kStatus_NoTransferIn-Progress</code>	

20.7.5.21 `void LPI2C_SlaveTransferAbort (LPI2C_Type * base, lpi2c_slave_handle_t * handle)`

Note

This API could be called at any time to stop slave for handling the bus events.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to lpi2c_slave_handle_t structure which stores the transfer state.

20.7.5.22 void LPI2C_SlaveTransferHandleIRQ (LPI2C_Type * *base*, lpi2c_slave_handle_t * *handle*)

Note

This function does not need to be called unless you are reimplementing the non blocking API's interrupt handler routines to add special functionality.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to lpi2c_slave_handle_t structure which stores the transfer state.

20.8 LPI2C Master DMA Driver

20.8.1 Overview

Data Structures

- struct [_lpi2c_master_edma_handle](#)
Driver handle for master DMA APIs. [More...](#)

Typedefs

- typedef struct
[_lpi2c_master_edma_handle lpi2c_master_edma_handle_t](#)
LPI2C master EDMA handle of the transfer.
- typedef void(*[lpi2c_master_edma_transfer_callback_t](#))([LPI2C_Type](#) *base, [lpi2c_master_edma_handle_t](#) *handle, [status_t](#) completionStatus, void *userData)
Master DMA completion callback function pointer type.

Master DMA

- void [LPI2C_MasterCreateEDMAHandle](#) ([LPI2C_Type](#) *base, [lpi2c_master_edma_handle_t](#) *handle, [edma_handle_t](#) *rxDmaHandle, [edma_handle_t](#) *txDmaHandle, [lpi2c_master_edma_transfer_callback_t](#) callback, void *userData)
Create a new handle for the LPI2C master DMA APIs.
- [status_t LPI2C_MasterTransferEDMA](#) ([LPI2C_Type](#) *base, [lpi2c_master_edma_handle_t](#) *handle, [lpi2c_master_transfer_t](#) *transfer)
Performs a non-blocking DMA-based transaction on the I2C bus.
- [status_t LPI2C_MasterTransferGetCountEDMA](#) ([LPI2C_Type](#) *base, [lpi2c_master_edma_handle_t](#) *handle, [size_t](#) *count)
Returns number of bytes transferred so far.
- [status_t LPI2C_MasterTransferAbortEDMA](#) ([LPI2C_Type](#) *base, [lpi2c_master_edma_handle_t](#) *handle)
Terminates a non-blocking LPI2C master transmission early.

20.8.2 Data Structure Documentation

20.8.2.1 struct _lpi2c_master_edma_handle

Note

The contents of this structure are private and subject to change.

Data Fields

- [LPI2C_Type](#) * [base](#)

- *LPI2C base pointer.*
- **bool `isBusy`**
Transfer state machine current state.
- **uint8_t `nbytes`**
eDMA minor byte transfer count initially configured.
- **uint16_t `commandBuffer` [10]**
LPI2C command sequence.
- **`lpi2c_master_transfer_t transfer`**
Copy of the current transfer info.
- **`lpi2c_master_edma_transfer_callback_t completionCallback`**
Callback function pointer.
- **void * `userData`**
Application data passed to callback.
- **`edma_handle_t * rx`**
Handle for receive DMA channel.
- **`edma_handle_t * tx`**
Handle for transmit DMA channel.
- **`edma_tcd_t tcds` [3]**
Software TCD.

Field Documentation

- (1) **`LPI2C_Type* _lpi2c_master_edma_handle::base`**
- (2) **`bool _lpi2c_master_edma_handle::isBusy`**
- (3) **`uint8_t _lpi2c_master_edma_handle::nbytes`**
- (4) **`uint16_t _lpi2c_master_edma_handle::commandBuffer[10]`**

When all 10 command words are used: Start&addr&write[1 word] + subaddr[4 words] + restart&addr&read[1 word] + receive&Size[4 words]

- (5) **`lpi2c_master_transfer_t _lpi2c_master_edma_handle::transfer`**
- (6) **`lpi2c_master_edma_transfer_callback_t _lpi2c_master_edma_handle::completionCallback`**
- (7) **`void* _lpi2c_master_edma_handle::userData`**
- (8) **`edma_handle_t* _lpi2c_master_edma_handle::rx`**
- (9) **`edma_handle_t* _lpi2c_master_edma_handle::tx`**
- (10) **`edma_tcd_t _lpi2c_master_edma_handle::tcds[3]`**

Three are allocated to provide enough room to align to 32-bytes.

20.8.3 Typedef Documentation

20.8.3.1 `typedef struct _lpi2c_master_edma_handle lpi2c_master_edma_handle_t`

**20.8.3.2 `typedef void(* lpi2c_master_edma_transfer_callback_t)(LPI2C_Type *base,
lpi2c_master_edma_handle_t *handle, status_t completionStatus, void
*userData)`**

This callback is used only for the non-blocking master transfer API. Specify the callback you wish to use in the call to [LPI2C_MasterCreateEDMAHandle\(\)](#).

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Handle associated with the completed transfer.
<i>completion-Status</i>	Either kStatus_Success or an error code describing how the transfer completed.
<i>userData</i>	Arbitrary pointer-sized value passed from the application.

20.8.4 Function Documentation

20.8.4.1 void LPI2C_MasterCreateEDMAHandle (LPI2C_Type * *base*, lpi2c_master_edma_handle_t * *handle*, edma_handle_t * *rxDmaHandle*, edma_handle_t * *txDmaHandle*, lpi2c_master_edma_transfer_callback_t *callback*, void * *userData*)

The creation of a handle is for use with the DMA APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the [LPI2C_MasterTransferAbort-EDMA\(\)](#) API shall be called.

For devices where the LPI2C send and receive DMA requests are OR'd together, the *txDmaHandle* parameter is ignored and may be set to NULL.

Parameters

	<i>base</i>	The LPI2C peripheral base address.
out	<i>handle</i>	Pointer to the LPI2C master driver handle.
	<i>rxDmaHandle</i>	Handle for the eDMA receive channel. Created by the user prior to calling this function.
	<i>txDmaHandle</i>	Handle for the eDMA transmit channel. Created by the user prior to calling this function.
	<i>callback</i>	User provided pointer to the asynchronous callback function.
	<i>userData</i>	User provided pointer to the application callback data.

20.8.4.2 status_t LPI2C_MasterTransferEDMA (LPI2C_Type * *base*, lpi2c_master_edma_handle_t * *handle*, lpi2c_master_transfer_t * *transfer*)

The callback specified when the *handle* was created is invoked when the transaction has completed.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to the LPI2C master driver handle.
<i>transfer</i>	The pointer to the transfer descriptor.

Return values

<i>kStatus_Success</i>	The transaction was started successfully.
<i>kStatus_LPI2C_Busy</i>	Either another master is currently utilizing the bus, or another DMA transaction is already in progress.

20.8.4.3 status_t LPI2C_MasterTransferGetCountEDMA (**LPI2C_Type * base,** *lpi2c_master_edma_handle_t * handle, size_t * count*)

Parameters

	<i>base</i>	The LPI2C peripheral base address.
	<i>handle</i>	Pointer to the LPI2C master driver handle.
<i>out</i>	<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

Return values

<i>kStatus_Success</i>	
<i>kStatus_NoTransferIn-Progress</i>	There is not a DMA transaction currently in progress.

20.8.4.4 status_t LPI2C_MasterTransferAbortEDMA (**LPI2C_Type * base,** *lpi2c_master_edma_handle_t * handle*)

Note

It is not safe to call this function from an IRQ handler that has a higher priority than the eDMA peripheral's IRQ priority.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to the LPI2C master driver handle.

Return values

<i>kStatus_Success</i>	A transaction was successfully aborted.
<i>kStatus_LPI2C_Idle</i>	There is not a DMA transaction currently in progress.

20.9 LPI2C FreeRTOS Driver

20.9.1 Overview

Driver version

- `#define FSL_LPI2C_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 3, 2))`
LPI2C FreeRTOS driver version.

LPI2C RTOS Operation

- `status_t LPI2C_RRTOS_Init (lpi2c_rtos_handle_t *handle, LPI2C_Type *base, const lpi2c_master_config_t *masterConfig, uint32_t srcClock_Hz)`
Initializes LPI2C.
- `status_t LPI2C_RRTOS_Deinit (lpi2c_rtos_handle_t *handle)`
Deinitializes the LPI2C.
- `status_t LPI2C_RRTOS_Transfer (lpi2c_rtos_handle_t *handle, lpi2c_master_transfer_t *transfer)`
Performs I2C transfer.

20.9.2 Macro Definition Documentation

20.9.2.1 `#define FSL_LPI2C_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 3, 2))`

20.9.3 Function Documentation

20.9.3.1 `status_t LPI2C_RRTOS_Init (lpi2c_rtos_handle_t * handle, LPI2C_Type * base, const lpi2c_master_config_t * masterConfig, uint32_t srcClock_Hz)`

This function initializes the LPI2C module and related RTOS context.

Parameters

<code>handle</code>	The RTOS LPI2C handle, the pointer to an allocated space for RTOS context.
<code>base</code>	The pointer base address of the LPI2C instance to initialize.
<code>masterConfig</code>	Configuration structure to set-up LPI2C in master mode.
<code>srcClock_Hz</code>	Frequency of input clock of the LPI2C module.

Returns

status of the operation.

20.9.3.2 status_t LPI2C_RTOS_Deinit (*lpi2c_rtos_handle_t * handle*)

This function deinitializes the LPI2C module and related RTOS context.

Parameters

<i>handle</i>	The RTOS LPI2C handle.
---------------	------------------------

20.9.3.3 status_t LPI2C_RTOs_Transfer (*lpi2c_rtos_handle_t * handle,* *lpi2c_master_transfer_t * transfer*)

This function performs an I2C transfer using LPI2C module according to data given in the transfer structure.

Parameters

<i>handle</i>	The RTOS LPI2C handle.
<i>transfer</i>	Structure specifying the transfer parameters.

Returns

status of the operation.

20.10 LPI2C CMSIS Driver

This section describes the programming interface of the LPI2C Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage method see <http://www.keil.com/pack/doc/cmsis/Driver/html/index.html>.

The LPI2C CMSIS driver includes transactional APIs.

Transactional APIs are transaction target high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code accessing the hardware registers.

20.10.1 LPI2C CMSIS Driver

20.10.1.1 Master Operation in interrupt transactional method

```
void I2C_MasterSignalEvent_t(uint32_t event)
{
    if (event == ARM_I2C_EVENT_TRANSFER_DONE)
    {
        g_MasterCompletionFlag = true;
    }
}
/*Init I2C0*/
Driver_I2C0.Initialize(I2C_MasterSignalEvent_t);

Driver_I2C0.PowerControl(ARM_POWER_FULL);

/*config transmit speed/
Driver_I2C0.Control(ARM_I2C_BUS_SPEED, ARM_I2C_BUS_SPEED_STANDARD);

/*start transmit*/
Driver_I2C0.MasterTransmit(I2C_MASTER_SLAVE_ADDR, g_master_buff, I2C_DATA_LENGTH, false);

/* Wait for transfer completed. */
while (!g_MasterCompletionFlag)
{
}
g_MasterCompletionFlag = false;
```

20.10.1.2 Master Operation in DMA transactional method

```
void I2C_MasterSignalEvent_t(uint32_t event)
{
    /* Transfer done */
    if (event == ARM_I2C_EVENT_TRANSFER_DONE)
    {
        g_MasterCompletionFlag = true;
    }
}

/* DMAMux init and EDMA init. */
DMAMUX_Init(EXAMPLE_LPI2C_DMAMUX_BASEADDR);
```

```

edma_config_t edmaConfig;
EDMA_GetDefaultConfig(&edmaConfig);
EDMA_Init(EXAMPLE_LPI2C_DMA_BASEADDR, &edmaConfig);

/*Init I2C0*/
Driver_I2C0.Initialize(I2C_MasterSignalEvent_t);

Driver_I2C0.PowerControl(ARM_POWER_FULL);

/*config transmit speed*/
Driver_I2C0.Control(ARM_I2C_BUS_SPEED, ARM_I2C_BUS_SPEED_STANDARD);

/*start transfer*/
Driver_I2C0.MasterReceive(I2C_MASTER_SLAVE_ADDR, g_master_buff, I2C_DATA_LENGTH, false);

/* Wait for transfer completed. */
while (!g_MasterCompletionFlag)
{
}
g_MasterCompletionFlag = false;

```

20.10.1.3 Slave Operation in interrupt transactional method

```

void I2C_SlaveSignalEvent_t(uint32_t event)
{
    /* Transfer done */
    if (event == ARM_I2C_EVENT_TRANSFER_DONE)
    {
        g_SlaveCompletionFlag = true;
    }
}

/*Init I2C1*/
Driver_I2C1.Initialize(I2C_SlaveSignalEvent_t);

Driver_I2C1.PowerControl(ARM_POWER_FULL);

/*config slave addr*/
Driver_I2C1.Control(ARM_I2C_OWN_ADDRESS, I2C_MASTER_SLAVE_ADDR);

/*start transfer*/
Driver_I2C1.SlaveReceive(g_slave_buff, I2C_DATA_LENGTH);

/* Wait for transfer completed. */
while (!g_SlaveCompletionFlag)
{
}
g_SlaveCompletionFlag = false;

```

Chapter 21

LPIT: Low-Power Interrupt Timer

21.1 Overview

The MCUXpresso SDK provides a driver for the Low-Power Interrupt Timer (LPIT) of MCUXpresso SDK devices.

21.2 Function groups

The LPIT driver supports operating the module as a time counter.

21.2.1 Initialization and deinitialization

The function [LPIT_Init\(\)](#) initializes the LPIT with specified configurations. The function [LPIT_GetDefaultConfig\(\)](#) gets the default configurations. The initialization function configures the LPIT operation in doze mode and debug mode.

The function [LPIT_SetupChannel\(\)](#) configures the operation of each LPIT channel.

The function [LPIT_Deinit\(\)](#) disables the LPIT module and disables the module clock.

21.2.2 Timer period Operations

The function [LPITR_SetTimerPeriod\(\)](#) sets the timer period in units of count. Timers begin counting down from the value set by this function until it reaches 0.

The function [LPIT_GetCurrentTimerCount\(\)](#) reads the current timer counting value. This function returns the real-time timer counting value, in a range from 0 to a timer period.

The timer period operation functions takes the count value in ticks. User can call the utility macros provided in `fsl_common.h` to convert to microseconds or milliseconds

21.2.3 Start and Stop timer operations

The function [LPIT_StartTimer\(\)](#) starts the timer counting. After calling this function, the timer loads the period value set earlier via the [LPIT_SetPeriod\(\)](#) function and starts counting down to 0. When the timer reaches 0, it generates a trigger pulse and sets the timeout interrupt flag.

The function [LPIT_StopTimer\(\)](#) stops the timer counting.

21.2.4 Status

Provides functions to get and clear the LPIT status.

21.2.5 Interrupt

Provides functions to enable/disable LPIT interrupts and get current enabled interrupts.

21.3 Typical use case

21.3.1 LPIT tick example

Updates the LPIT period and toggles an LED periodically. Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/lpit

Data Structures

- struct `_lpit_chnl_params`
Structure to configure the channel timer. [More...](#)
- struct `_lpit_config`
LPIT configuration structure. [More...](#)

Functions

- static void `LPIT_Reset` (LPIT_Type *base)
Performs a software reset on the LPIT module.

Driver version

- enum `_lpit_chnl` {

 `kLPIT_Chnl_0` = 0U,

 `kLPIT_Chnl_1`,

 `kLPIT_Chnl_2`,

 `kLPIT_Chnl_3` }

List of LPIT channels.
- enum `_lpit_timer_modes` {

 `kLPIT_PeriodicCounter` = 0U,

 `kLPIT_DualPeriodicCounter`,

 `kLPIT_TriggerAccumulator`,

 `kLPIT_InputCapture` }

Mode options available for the LPIT timer.
- enum `_lpit_trigger_select` {

```
kLPIT_Trigger_TimerChn0 = 0U,
kLPIT_Trigger_TimerChn1,
kLPIT_Trigger_TimerChn2,
kLPIT_Trigger_TimerChn3,
kLPIT_Trigger_TimerChn4,
kLPIT_Trigger_TimerChn5,
kLPIT_Trigger_TimerChn6,
kLPIT_Trigger_TimerChn7,
kLPIT_Trigger_TimerChn8,
kLPIT_Trigger_TimerChn9,
kLPIT_Trigger_TimerChn10,
kLPIT_Trigger_TimerChn11,
kLPIT_Trigger_TimerChn12,
kLPIT_Trigger_TimerChn13,
kLPIT_Trigger_TimerChn14,
kLPIT_Trigger_TimerChn15 }
```

Trigger options available.

- enum `_lpit_trigger_source` {

kLPIT_TriggerSource_External = 0U,

kLPIT_TriggerSource_Internal }

Trigger source options available.

- enum `_lpit_interrupt_enable` {

kLPIT_Channel0TimerInterruptEnable = (1U << 0),

kLPIT_Channel1TimerInterruptEnable = (1U << 1),

kLPIT_Channel2TimerInterruptEnable = (1U << 2),

kLPIT_Channel3TimerInterruptEnable = (1U << 3) }

List of LPIT interrupts.

- enum `_lpit_status_flags` {

kLPIT_Channel0TimerFlag = (1U << 0),

kLPIT_Channel1TimerFlag = (1U << 1),

kLPIT_Channel2TimerFlag = (1U << 2),

kLPIT_Channel3TimerFlag = (1U << 3) }

List of LPIT status flags.

- typedef enum `_lpit_chnl` `lpit_chnl_t`

List of LPIT channels.
- typedef enum `_lpit_timer_modes` `lpit_timer_modes_t`

Mode options available for the LPIT timer.
- typedef enum `_lpit_trigger_select` `lpit_trigger_select_t`

Trigger options available.
- typedef enum `_lpit_trigger_source` `lpit_trigger_source_t`

Trigger source options available.
- typedef enum `_lpit_interrupt_enable` `lpit_interrupt_enable_t`

List of LPIT interrupts.
- typedef enum `_lpit_status_flags` `lpit_status_flags_t`

List of LPIT status flags.
- typedef struct `_lpit_chnl_params` `lpit_chnl_params_t`

Structure to configure the channel timer.

- `typedef struct _lpit_config lpit_config_t`
LPIT configuration structure.
- `#define FSL_LPIT_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))`
Version 2.1.1.

Initialization and deinitialization

- `void LPIT_Init (LPIT_Type *base, const lpit_config_t *config)`
Ungates the LPIT clock and configures the peripheral for a basic operation.
- `void LPIT_Deinit (LPIT_Type *base)`
Disables the module and gates the LPIT clock.
- `void LPIT_GetDefaultConfig (lpit_config_t *config)`
Fills in the LPIT configuration structure with default settings.
- `status_t LPIT_SetupChannel (LPIT_Type *base, lpit_chnl_t channel, const lpit_chnl_params_t *chnlSetup)`
Sets up an LPIT channel based on the user's preference.

Interrupt Interface

- `static void LPIT_EnableInterrupts (LPIT_Type *base, uint32_t mask)`
Enables the selected PIT interrupts.
- `static void LPIT_DisableInterrupts (LPIT_Type *base, uint32_t mask)`
Disables the selected PIT interrupts.
- `static uint32_t LPIT_GetEnabledInterrupts (LPIT_Type *base)`
Gets the enabled LPIT interrupts.

Status Interface

- `static uint32_t LPIT_GetStatusFlags (LPIT_Type *base)`
Gets the LPIT status flags.
- `static void LPIT_ClearStatusFlags (LPIT_Type *base, uint32_t mask)`
Clears the LPIT status flags.

Read and Write the timer period

- `static void LPIT_SetTimerPeriod (LPIT_Type *base, lpit_chnl_t channel, uint32_t ticks)`
Sets the timer period in units of count.
- `static void LPIT_SetTimerValue (LPIT_Type *base, lpit_chnl_t channel, uint32_t ticks)`
Sets the timer period in units of count.
- `static uint32_t LPIT_GetCurrentTimerCount (LPIT_Type *base, lpit_chnl_t channel)`
Reads the current timer counting value.

Timer Start and Stop

- `static void LPIT_StartTimer (LPIT_Type *base, lpit_chnl_t channel)`
Starts the timer counting.
- `static void LPIT_StopTimer (LPIT_Type *base, lpit_chnl_t channel)`
Stops the timer counting.

21.4 Data Structure Documentation

21.4.1 struct _lpit_chnl_params

Data Fields

- bool `chainChannel`
true: Timer chained to previous timer; false: Timer not chained
- `lpit_timer_modes_t timerMode`
Timers mode of operation.
- `lpit_trigger_select_t triggerSelect`
Trigger selection for the timer.
- `lpit_trigger_source_t triggerSource`
Decides if we use external or internal trigger.
- bool `enableReloadOnTrigger`
true: Timer reloads when a trigger is detected; false: No effect
- bool `enableStopOnTimeout`
true: Timer will stop after timeout; false: does not stop after timeout
- bool `enableStartOnTrigger`
true: Timer starts when a trigger is detected; false: decrement immediately

Field Documentation

- (1) `lpit_timer_modes_t _lpit_chnl_params::timerMode`
- (2) `lpit_trigger_source_t _lpit_chnl_params::triggerSource`

21.4.2 struct _lpit_config

This structure holds the configuration settings for the LPIT peripheral. To initialize this structure to reasonable defaults, call the [LPIT_GetDefaultConfig\(\)](#) function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

Data Fields

- bool `enableRunInDebug`
true: Timers run in debug mode; false: Timers stop in debug mode
- bool `enableRunInDoze`
true: Timers run in doze mode; false: Timers stop in doze mode

21.5 Typedef Documentation

21.5.1 typedef enum _lpit_chnl lpit_chnl_t

Note

Actual number of available channels is SoC-dependent

21.5.2 **typedef enum _lpit_timer_modes lpit_timer_modes_t**

21.5.3 **typedef enum _lpit_trigger_select lpit_trigger_select_t**

This is used for both internal and external trigger sources. The actual trigger options available is SoC-specific, user should refer to the reference manual.

21.5.4 **typedef enum _lpit_interrupt_enable lpit_interrupt_enable_t**

Note

Number of timer channels are SoC-specific. See the SoC Reference Manual.

21.5.5 **typedef enum _lpit_status_flags lpit_status_flags_t**

Note

Number of timer channels are SoC-specific. See the SoC Reference Manual.

21.5.6 **typedef struct _lpit_chnl_params lpit_chnl_params_t**

21.5.7 **typedef struct _lpit_config lpit_config_t**

This structure holds the configuration settings for the LPIT peripheral. To initialize this structure to reasonable defaults, call the [LPIT_GetDefaultConfig\(\)](#) function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

21.6 Enumeration Type Documentation

21.6.1 **enum _lpit_chnl**

Note

Actual number of available channels is SoC-dependent

Enumerator

- kLPIT_Chnl_0*** LPIT channel number 0.
- kLPIT_Chnl_1*** LPIT channel number 1.
- kLPIT_Chnl_2*** LPIT channel number 2.
- kLPIT_Chnl_3*** LPIT channel number 3.

21.6.2 enum_lpit_timer_modes

Enumerator

- kLPIT_PeriodicCounter*** Use the all 32-bits, counter loads and decrements to zero.
- kLPIT_DualPeriodicCounter*** Counter loads, lower 16-bits decrement to zero, then upper 16-bits decrement.
- kLPIT_TriggerAccumulator*** Counter loads on first trigger and decrements on each trigger.
- kLPIT_InputCapture*** Counter loads with 0xFFFFFFFF, decrements to zero. It stores the inverse of the current value when a input trigger is detected

21.6.3 enum_lpit_trigger_select

This is used for both internal and external trigger sources. The actual trigger options available is SoC-specific, user should refer to the reference manual.

Enumerator

- kLPIT_Trigger_TimerChn0*** Channel 0 is selected as a trigger source.
- kLPIT_Trigger_TimerChn1*** Channel 1 is selected as a trigger source.
- kLPIT_Trigger_TimerChn2*** Channel 2 is selected as a trigger source.
- kLPIT_Trigger_TimerChn3*** Channel 3 is selected as a trigger source.
- kLPIT_Trigger_TimerChn4*** Channel 4 is selected as a trigger source.
- kLPIT_Trigger_TimerChn5*** Channel 5 is selected as a trigger source.
- kLPIT_Trigger_TimerChn6*** Channel 6 is selected as a trigger source.
- kLPIT_Trigger_TimerChn7*** Channel 7 is selected as a trigger source.
- kLPIT_Trigger_TimerChn8*** Channel 8 is selected as a trigger source.
- kLPIT_Trigger_TimerChn9*** Channel 9 is selected as a trigger source.
- kLPIT_Trigger_TimerChn10*** Channel 10 is selected as a trigger source.
- kLPIT_Trigger_TimerChn11*** Channel 11 is selected as a trigger source.
- kLPIT_Trigger_TimerChn12*** Channel 12 is selected as a trigger source.
- kLPIT_Trigger_TimerChn13*** Channel 13 is selected as a trigger source.
- kLPIT_Trigger_TimerChn14*** Channel 14 is selected as a trigger source.
- kLPIT_Trigger_TimerChn15*** Channel 15 is selected as a trigger source.

21.6.4 enum _lpit_trigger_source

Enumerator

kLPIT_TriggerSource_External Use external trigger input.

kLPIT_TriggerSource_Internal Use internal trigger.

21.6.5 enum _lpit_interrupt_enable

Note

Number of timer channels are SoC-specific. See the SoC Reference Manual.

Enumerator

kLPIT_Channel0TimerInterruptEnable Channel 0 Timer interrupt.

kLPIT_Channel1TimerInterruptEnable Channel 1 Timer interrupt.

kLPIT_Channel2TimerInterruptEnable Channel 2 Timer interrupt.

kLPIT_Channel3TimerInterruptEnable Channel 3 Timer interrupt.

21.6.6 enum _lpit_status_flags

Note

Number of timer channels are SoC-specific. See the SoC Reference Manual.

Enumerator

kLPIT_Channel0TimerFlag Channel 0 Timer interrupt flag.

kLPIT_Channel1TimerFlag Channel 1 Timer interrupt flag.

kLPIT_Channel2TimerFlag Channel 2 Timer interrupt flag.

kLPIT_Channel3TimerFlag Channel 3 Timer interrupt flag.

21.7 Function Documentation

21.7.1 void LPIT_Init (LPIT_Type * *base*, const lpit_config_t * *config*)

This function issues a software reset to reset all channels and registers except the Module Control register.

Note

This API should be called at the beginning of the application using the LPIT driver.

Parameters

<i>base</i>	LPIT peripheral base address.
<i>config</i>	Pointer to the user configuration structure.

21.7.2 void LPIT_Deinit (LPIT_Type * *base*)

Parameters

<i>base</i>	LPIT peripheral base address.
-------------	-------------------------------

21.7.3 void LPIT_GetDefaultConfig (lpit_config_t * *config*)

The default values are:

```
*     config->enableRunInDebug = false;
*     config->enableRunInDoze = false;
*
```

Parameters

<i>config</i>	Pointer to the user configuration structure.
---------------	----------------------------------------------

21.7.4 status_t LPIT_SetupChannel (LPIT_Type * *base*, lpit_chnl_t *channel*, const lpit_chnl_params_t * *chnlSetup*)

This function sets up the operation mode to one of the options available in the enumeration [lpit_timer_modes_t](#). It sets the trigger source as either internal or external, trigger selection and the timers behaviour when a timeout occurs. It also chains the timer if a prior timer if requested by the user.

Parameters

<i>base</i>	LPIT peripheral base address.
<i>channel</i>	Channel that is being configured.

<i>chnlSetup</i>	Configuration parameters.
------------------	---------------------------

21.7.5 static void LPIT_EnableInterrupts (LPIT_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	LPIT peripheral base address.
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration lpit_interrupt_enable_t

21.7.6 static void LPIT_DisableInterrupts (LPIT_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	LPIT peripheral base address.
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration lpit_interrupt_enable_t

21.7.7 static uint32_t LPIT_GetEnabledInterrupts (LPIT_Type * *base*) [inline], [static]

Parameters

<i>base</i>	LPIT peripheral base address.
-------------	-------------------------------

Returns

The enabled interrupts. This is the logical OR of members of the enumeration [lpit_interrupt_enable_t](#)

21.7.8 static uint32_t LPIT_GetStatusFlags (LPIT_Type * *base*) [inline], [static]

Parameters

<i>base</i>	LPIT peripheral base address.
-------------	-------------------------------

Returns

The status flags. This is the logical OR of members of the enumeration [lpit_status_flags_t](#)

21.7.9 static void LPIT_ClearStatusFlags (LPIT_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	LPIT peripheral base address.
<i>mask</i>	The status flags to clear. This is a logical OR of members of the enumeration lpit_status_flags_t

21.7.10 static void LPIT_SetTimerPeriod (LPIT_Type * *base*, lpit_chnl_t *channel*, uint32_t *ticks*) [inline], [static]

Timers begin counting down from the value set by this function until it reaches 0, at which point it generates an interrupt and loads this register value again. Writing a new value to this register does not restart the timer. Instead, the value is loaded after the timer expires.

Note

User can call the utility macros provided in `fsl_common.h` to convert to ticks.

Parameters

<i>base</i>	LPIT peripheral base address.
<i>channel</i>	Timer channel number.
<i>ticks</i>	Timer period in units of ticks.

21.7.11 static void LPIT_SetTimerValue (LPIT_Type * *base*, lpit_chnl_t *channel*, uint32_t *ticks*) [inline], [static]

In the Dual 16-bit Periodic Counter mode, the counter will load and then the lower 16-bits will decrement down to zero, which will assert the output pre-trigger. The upper 16-bits will then decrement down to zero, which will negate the output pre-trigger and set the timer interrupt flag.

Note

Set TVAL register to 0 or 1 is invalid in compare mode.

Parameters

<i>base</i>	LPIT peripheral base address.
<i>channel</i>	Timer channel number.
<i>ticks</i>	Timer period in units of ticks.

21.7.12 static uint32_t LPIT_GetCurrentTimerCount (LPIT_Type * *base*, lpit_chnl_t *channel*) [inline], [static]

This function returns the real-time timer counting value, in a range from 0 to a timer period.

Note

User can call the utility macros provided in fsl_common.h to convert ticks to microseconds or milliseconds.

Parameters

<i>base</i>	LPIT peripheral base address.
<i>channel</i>	Timer channel number.

Returns

Current timer counting value in ticks.

21.7.13 static void LPIT_StartTimer (LPIT_Type * *base*, lpit_chnl_t *channel*) [inline], [static]

After calling this function, timers load the period value and count down to 0. When the timer reaches 0, it generates a trigger pulse and sets the timeout interrupt flag.

Parameters

<i>base</i>	LPIT peripheral base address.
<i>channel</i>	Timer channel number.

**21.7.14 static void LPIT_StopTimer (LPIT_Type * *base*, lpit_chnl_t *channel*)
[inline], [static]**

Parameters

<i>base</i>	LPIT peripheral base address.
<i>channel</i>	Timer channel number.

21.7.15 static void LPIT_Reset (LPIT_Type * *base*) [inline], [static]

This resets all channels and registers except the Module Control Register.

Parameters

<i>base</i>	LPIT peripheral base address.
-------------	-------------------------------

Chapter 22

LPSPI: Low Power Serial Peripheral Interface

22.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Low Power Serial Peripheral Interface (LPSPI) module of MCUXpresso SDK devices.

Modules

- [LPSPI Peripheral driver](#)

22.2 LPSPI Peripheral driver

22.2.1 Overview

This section describes the programming interface of the LPSPI Peripheral driver. The LPSPI driver configures LPSPI module, provides the functional and transactional interfaces to build the LPSPI application.

22.2.2 Function groups

22.2.2.1 LPSPI Initialization and De-initialization

This function group initializes the default configuration structure for master and slave, initializes the LPSPI master with a master configuration, initializes the LPSPI slave with a slave configuration, and de-initializes the LPSPI module.

22.2.2.2 LPSPI Basic Operation

This function group enables/disables the LPSPI module both interrupt and DMA, gets the data register address for the DMA transfer, sets master and slave, starts and stops the transfer, and so on.

22.2.2.3 LPSPI Transfer Operation

This function group controls the transfer, master send/receive data, and slave send/receive data.

22.2.2.4 LPSPI Status Operation

This function group gets/clears the LPSPI status.

22.2.2.5 LPSPI Block Transfer Operation

This function group transfers a block of data, gets the transfer status, and aborts the transfer.

22.2.3 Typical use case

22.2.3.1 Master Operation

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/lpspi

22.2.3.2 Slave Operation

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/lpspi

Data Structures

- struct `_lpspi_master_config`
LPSPI master configuration structure. [More...](#)
- struct `_lpspi_slave_config`
LPSPI slave configuration structure. [More...](#)
- struct `_lpspi_transfer`
LPSPI master/slave transfer structure. [More...](#)
- struct `_lpspi_master_handle`
LPSPI master transfer handle structure used for transactional API. [More...](#)
- struct `_lpspi_slave_handle`
LPSPI slave transfer handle structure used for transactional API. [More...](#)

Macros

- #define `LPSPI_DUMMY_DATA` (0x00U)
LPSPI dummy data if no Tx data.
- #define `SPI_RETRY_TIMES` 0U /* Define to zero means keep waiting until the flag is assert/deassert. */
Retry times for waiting flag.
- #define `LPSPI_MASTER_PCS_SHIFT` (4U)
LPSPI master PCS shift macro , internal used.
- #define `LPSPI_MASTER_PCS_MASK` (0xF0U)
LPSPI master PCS shift macro , internal used.
- #define `LPSPI_MASTER_WIDTH_SHIFT` (16U)
LPSPI master width shift macro, internal used.
- #define `LPSPI_MASTER_WIDTH_MASK` (0x30000U)
LPSPI master width shift mask, internal used.
- #define `LPSPI_SLAVE_PCS_SHIFT` (4U)
LPSPI slave PCS shift macro , internal used.
- #define `LPSPI_SLAVE_PCS_MASK` (0xF0U)
LPSPI slave PCS shift macro , internal used.

Typedefs

- typedef enum
`_lpspi_master_slave_mode lpspi_master_slave_mode_t`
LPSPI master or slave mode configuration.
- typedef enum
`_lpspi_which_pcs_config lpspi_which_pcs_t`
LPSPI Peripheral Chip Select (PCS) configuration (which PCS to configure).

- `_lpspi_pcs_polarity_config lpspi_pcs_polarity_config_t`
LPSPI Peripheral Chip Select (PCS) Polarity configuration.
- `_lpspi_clock_polarity lpspi_clock_polarity_t`
LPSPI clock polarity configuration.
- `_lpspi_clock_phase lpspi_clock_phase_t`
LPSPI clock phase configuration.
- `_lpspi_shift_direction lpspi_shift_direction_t`
LPSPI data shifter direction options.
- `_lpspi_host_request_select lpspi_host_request_select_t`
LPSPI Host Request select configuration.
- `_lpspi_match_config lpspi_match_config_t`
LPSPI Match configuration options.
- `_lpspi_pin_config lpspi_pin_config_t`
LPSPI pin (SDO and SDI) configuration.
- `_lpspi_data_out_config lpspi_data_out_config_t`
LPSPI data output configuration.
- `_lpspi_pcs_function_config lpspi_pcs_function_config_t`
LPSPI cs function configuration.
- `_lpspi_transfer_width lpspi_transfer_width_t`
LPSPI transfer width configuration.
- `_lpspi_delay_type lpspi_delay_type_t`
LPSPI delay type selection.
- `_lpspi_master_config lpspi_master_config_t`
LPSPI master configuration structure.
- `_lpspi_slave_config lpspi_slave_config_t`
LPSPI slave configuration structure.
- `_lpspi_master_handle lpspi_master_handle_t`
Forward declaration of the `_lpspi_master_handle` typedefs.
- `_lpspi_slave_handle lpspi_slave_handle_t`
Forward declaration of the `_lpspi_slave_handle` typedefs.
- `void(* lpspi_master_transfer_callback_t)(LPSPI_Type *base, lpspi_master_handle_t *handle, status_t status, void *userData)`
Master completion callback function pointer type.
- `void(* lpspi_slave_transfer_callback_t)(LPSPI_Type *base, lpspi_slave_handle_t *handle, status_t status, void *userData)`
Slave completion callback function pointer type.
- `_lpspi_transfer lpspi_transfer_t`
LPSPI master/slave transfer structure.

Enumerations

- `enum {`
- `kStatus_LPSPI_Busy = MAKE_STATUS(kStatusGroup_LPSPI, 0),`
- `kStatus_LPSPI_Error = MAKE_STATUS(kStatusGroup_LPSPI, 1),`
- `kStatus_LPSPI_Idle = MAKE_STATUS(kStatusGroup_LPSPI, 2),`
- `kStatus_LPSPI_OutOfRange = MAKE_STATUS(kStatusGroup_LPSPI, 3),`

- ```

kStatus_LPSPI_Timeout = MAKE_STATUS(kStatusGroup_LPSPI, 4) }

Status for the LPSPI driver.
• enum _lpspi_flags {
 kLPSPI_TxDataRequestFlag = LPSPI_SR_TDF_MASK,
 kLPSPI_RxDataReadyFlag = LPSPI_SR_RDF_MASK,
 kLPSPI_WordCompleteFlag = LPSPI_SR_WCF_MASK,
 kLPSPI_FrameCompleteFlag = LPSPI_SR_FCF_MASK,
 kLPSPI_TransferCompleteFlag = LPSPI_SR_TCF_MASK,
 kLPSPI_TransmitErrorFlag = LPSPI_SR_TEF_MASK,
 kLPSPI_ReceiveErrorFlag = LPSPI_SR_REF_MASK,
 kLPSPI_DataMatchFlag = LPSPI_SR_DMF_MASK,
 kLPSPI_ModuleBusyFlag = LPSPI_SR_MBF_MASK,
 kLPSPI_AllStatusFlag }

LPSPI status flags in SPIx_SR register.
• enum _lpspi_interrupt_enable {
 kLPSPI_TxInterruptEnable = LPSPI_IER_TDIE_MASK,
 kLPSPI_RxInterruptEnable = LPSPI_IER_RDIE_MASK,
 kLPSPI_WordCompleteInterruptEnable = LPSPI_IER_WCIE_MASK,
 kLPSPI_FrameCompleteInterruptEnable = LPSPI_IER_FCIE_MASK,
 kLPSPI_TransferCompleteInterruptEnable = LPSPI_IER_TCIE_MASK,
 kLPSPI_TransmitErrorInterruptEnable = LPSPI_IER_TEIE_MASK,
 kLPSPI_ReceiveErrorInterruptEnable = LPSPI_IER_REIE_MASK,
 kLPSPI_DataMatchInterruptEnable = LPSPI_IER_DMIE_MASK,
 kLPSPI_AllInterruptEnable }

LPSPI interrupt source.
• enum _lpspi_dma_enable {
 kLPSPI_TxDmaEnable = LPSPI_DER_TDDE_MASK,
 kLPSPI_RxDmaEnable = LPSPI_DER_RDDE_MASK }

LPSPI DMA source.
• enum _lpspi_master_slave_mode {
 kLPSPI_Master = 1U,
 kLPSPI_Slave = 0U }

LPSPI master or slave mode configuration.
• enum _lpspi_which_pcs_config {
 kLPSPI_Pcs0 = 0U,
 kLPSPI_Pcs1 = 1U,
 kLPSPI_Pcs2 = 2U,
 kLPSPI_Pcs3 = 3U }

LPSPI Peripheral Chip Select (PCS) configuration (which PCS to configure).
• enum _lpspi_pcs_polarity_config {
 kLPSPI_PcsActiveHigh = 1U,
 kLPSPI_PcsActiveLow = 0U }

LPSPI Peripheral Chip Select (PCS) Polarity configuration.
• enum _lpspi_pcs_polarity {

```

```

kLPSPI_Pcs0ActiveLow = 1U << 0,
kLPSPI_Pcs1ActiveLow = 1U << 1,
kLPSPI_Pcs2ActiveLow = 1U << 2,
kLPSPI_Pcs3ActiveLow = 1U << 3,
kLPSPI_PcsAllActiveLow = 0xFU }

```

*LPSPI Peripheral Chip Select (PCS) Polarity.*

- enum `_lpspi_clock_polarity` {
   
kLPSPI\_ClockPolarityActiveHigh = 0U,
   
kLPSPI\_ClockPolarityActiveLow = 1U }

*LPSPI clock polarity configuration.*

- enum `_lpspi_clock_phase` {
   
kLPSPI\_ClockPhaseFirstEdge = 0U,
   
kLPSPI\_ClockPhaseSecondEdge = 1U }

*LPSPI clock phase configuration.*

- enum `_lpspi_shift_direction` {
   
kLPSPI\_MsbFirst = 0U,
   
kLPSPI\_LsbFirst = 1U }

*LPSPI data shifter direction options.*

- enum `_lpspi_host_request_select` {
   
kLPSPI\_HostReqExtPin = 0U,
   
kLPSPI\_HostReqInternalTrigger = 1U }
- LPSPI Host Request select configuration.*
- enum `_lpspi_match_config` {
   
kLPSI\_MatchDisabled = 0x0U,
   
kLPSI\_1stWordEqualsM0orM1 = 0x2U,
   
kLPSI\_AnyWordEqualsM0orM1 = 0x3U,
   
kLPSI\_1stWordEqualsM0and2ndWordEqualsM1 = 0x4U,
   
kLPSI\_AnyWordEqualsM0andNxtWordEqualsM1 = 0x5U,
   
kLPSI\_1stWordAndM1EqualsM0andM1 = 0x6U,
   
kLPSI\_AnyWordAndM1EqualsM0andM1 = 0x7U }

*LPSPI Match configuration options.*

- enum `_lpspi_pin_config` {
   
kLPSPI\_SdiInSdoOut = 0U,
   
kLPSPI\_SdiInSdiOut = 1U,
   
kLPSPI\_SdoInSdoOut = 2U,
   
kLPSPI\_SdoInSdiOut = 3U }

*LPSPI pin (SDO and SDI) configuration.*

- enum `_lpspi_data_out_config` {
   
kLpspiDataOutRetained = 0U,
   
kLpspiDataOutTristate = 1U }

*LPSPI data output configuration.*

- enum `_lpspi_pcs_function_config` {
   
kLPSPI\_PcsAsCs = 0U,
   
kLPSPI\_PcsAsData = 1U }

*LPSPI cs function configuration.*

- enum `_lpspi_transfer_width` {

```
kLPSPI_SingleBitXfer = 0U,
kLPSPI_TwoBitXfer = 1U,
kLPSPI_FourBitXfer = 2U }
```

*LPSPI transfer width configuration.*

- enum \_lpspi\_delay\_type {
 kLPSPI\_PcsToSck = 1U,
 kLPSPI\_LastSckToPcs,
 kLPSPI\_BetweenTransfer }

*LPSPI delay type selection.*

- enum \_lpspi\_transfer\_config\_flag\_for\_master {
 kLPSPI\_MasterPcs0 = 0U << LPSPI\_MASTER\_PCS\_SHIFT,
 kLPSPI\_MasterPcs1 = 1U << LPSPI\_MASTER\_PCS\_SHIFT,
 kLPSPI\_MasterPcs2 = 2U << LPSPI\_MASTER\_PCS\_SHIFT,
 kLPSPI\_MasterPcs3 = 3U << LPSPI\_MASTER\_PCS\_SHIFT,
 kLPSPI\_MasterWidth1 = 0U << LPSPI\_MASTER\_WIDTH\_SHIFT,
 kLPSPI\_MasterWidth2 = 1U << LPSPI\_MASTER\_WIDTH\_SHIFT,
 kLPSPI\_MasterWidth4 = 2U << LPSPI\_MASTER\_WIDTH\_SHIFT,
 kLPSPI\_MasterPcsContinuous = 1U << 20,
 kLPSPI\_MasterByteSwap }

*Use this enumeration for LPSPI master transfer configFlags.*

- enum \_lpspi\_transfer\_config\_flag\_for\_slave {
 kLPSPI\_SlavePcs0 = 0U << LPSPI\_SLAVE\_PCS\_SHIFT,
 kLPSPI\_SlavePcs1 = 1U << LPSPI\_SLAVE\_PCS\_SHIFT,
 kLPSPI\_SlavePcs2 = 2U << LPSPI\_SLAVE\_PCS\_SHIFT,
 kLPSPI\_SlavePcs3 = 3U << LPSPI\_SLAVE\_PCS\_SHIFT,
 kLPSPI\_SlaveByteSwap }

*Use this enumeration for LPSPI slave transfer configFlags.*

- enum \_lpspi\_transfer\_state {
 kLPSPI\_Idle = 0x0U,
 kLPSPI\_Busy,
 kLPSPI\_Error }

*LPSPI transfer state, which is used for LPSPI transactional API state machine.*

## Variables

- volatile uint8\_t **g\_lpspiDummyData** []  
*Global variable for dummy data value setting.*

## Driver version

- #define **FSL\_LPSPI\_DRIVER\_VERSION** (MAKE\_VERSION(2, 6, 6))  
*LPSPI driver version.*

## Initialization and deinitialization

- void [LPSPI\\_MasterInit](#) (LPSPI\_Type \*base, const [lpspi\\_master\\_config\\_t](#) \*masterConfig, uint32\_t srcClock\_Hz)  
*Initializes the LPSPI master.*
- void [LPSPI\\_MasterGetDefaultConfig](#) ([lpspi\\_master\\_config\\_t](#) \*masterConfig)  
*Sets the lpspi\_master\_config\_t structure to default values.*
- void [LPSPI\\_SlaveInit](#) (LPSPI\_Type \*base, const [lpspi\\_slave\\_config\\_t](#) \*slaveConfig)  
*LPSPI slave configuration.*
- void [LPSPI\\_SlaveGetDefaultConfig](#) ([lpspi\\_slave\\_config\\_t](#) \*slaveConfig)  
*Sets the lpspi\_slave\_config\_t structure to default values.*
- void [LPSPI\\_Deinit](#) (LPSPI\_Type \*base)  
*De-initializes the LPSPI peripheral.*
- void [LPSPI\\_Reset](#) (LPSPI\_Type \*base)  
*Restores the LPSPI peripheral to reset state.*
- uint32\_t [LPSPIGetInstance](#) (LPSPI\_Type \*base)  
*Get the LPSPI instance from peripheral base address.*
- static void [LPSPI\\_Enable](#) (LPSPI\_Type \*base, bool enable)  
*Enables the LPSPI peripheral and sets the MCR MDIS to 0.*

## Status

- static uint32\_t [LPSPI\\_GetStatusFlags](#) (LPSPI\_Type \*base)  
*Gets the LPSPI status flag state.*
- static uint8\_t [LPSPI\\_GetTxFifoSize](#) (LPSPI\_Type \*base)  
*Gets the LPSPI Tx FIFO size.*
- static uint8\_t [LPSPI\\_GetRxFifoSize](#) (LPSPI\_Type \*base)  
*Gets the LPSPI Rx FIFO size.*
- static uint32\_t [LPSPI\\_GetTxFifoCount](#) (LPSPI\_Type \*base)  
*Gets the LPSPI Tx FIFO count.*
- static uint32\_t [LPSPI\\_GetRxFifoCount](#) (LPSPI\_Type \*base)  
*Gets the LPSPI Rx FIFO count.*
- static void [LPSPI\\_ClearStatusFlags](#) (LPSPI\_Type \*base, uint32\_t statusFlags)  
*Clears the LPSPI status flag.*

## Interrupts

- static void [LPSPI\\_EnableInterrupts](#) (LPSPI\_Type \*base, uint32\_t mask)  
*Enables the LPSPI interrupts.*
- static void [LPSPI\\_DisableInterrupts](#) (LPSPI\_Type \*base, uint32\_t mask)  
*Disables the LPSPI interrupts.*

## DMA Control

- static void [LPSPI\\_EnableDMA](#) (LPSPI\_Type \*base, uint32\_t mask)  
*Enables the LPSPI DMA request.*
- static void [LPSPI\\_DisableDMA](#) (LPSPI\_Type \*base, uint32\_t mask)

*Disables the LPSPI DMA request.*

- static uint32\_t [LPSPI\\_GetTxRegisterAddress](#) (LPSPI\_Type \*base)  
*Gets the LPSPI Transmit Data Register address for a DMA operation.*
- static uint32\_t [LPSPI\\_GetRxRegisterAddress](#) (LPSPI\_Type \*base)  
*Gets the LPSPI Receive Data Register address for a DMA operation.*

## Bus Operations

- bool [LPSPI\\_CheckTransferArgument](#) (LPSPI\_Type \*base, [lpspi\\_transfer\\_t](#) \*transfer, bool isEdma)  
*Check the argument for transfer .*
- static void [LPSPI\\_SetMasterSlaveMode](#) (LPSPI\_Type \*base, [lpspi\\_master\\_slave\\_mode\\_t](#) mode)  
*Configures the LPSPI for either master or slave.*
- static void [LPSPI\\_SelectTransferPCS](#) (LPSPI\_Type \*base, [lpspi\\_which\\_pcs\\_t](#) select)  
*Configures the peripheral chip select used for the transfer.*
- static void [LPSPI\\_SetPCSContinous](#) (LPSPI\_Type \*base, bool IsContinous)  
*Set the PCS signal to continuous or uncontinuous mode.*
- static bool [LPSPI\\_IsMaster](#) (LPSPI\_Type \*base)  
*Returns whether the LPSPI module is in master mode.*
- static void [LPSPI\\_FlushFifo](#) (LPSPI\_Type \*base, bool flushTxFifo, bool flushRxFifo)  
*Flushes the LPSPI FIFOs.*
- static void [LPSPI\\_SetFifoWatermarks](#) (LPSPI\_Type \*base, uint32\_t txWater, uint32\_t rxWater)  
*Sets the transmit and receive FIFO watermark values.*
- static void [LPSPI\\_SetAllPcsPolarity](#) (LPSPI\_Type \*base, uint32\_t mask)  
*Configures all LPSPI peripheral chip select polarities simultaneously.*
- static void [LPSPI\\_SetFrameSize](#) (LPSPI\_Type \*base, uint32\_t frameSize)  
*Configures the frame size.*
- uint32\_t [LPSPI\\_MasterSetBaudRate](#) (LPSPI\_Type \*base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz, uint32\_t \*tcrPrescaleValue)  
*Sets the LPSPI baud rate in bits per second.*
- void [LPSPI\\_MasterSetDelayScaler](#) (LPSPI\_Type \*base, uint32\_t scaler, [lpspi\\_delay\\_type\\_t](#) whichDelay)  
*Manually configures a specific LPSPI delay parameter (module must be disabled to change the delay values).*
- uint32\_t [LPSPI\\_MasterSetDelayTimes](#) (LPSPI\_Type \*base, uint32\_t delayTimeInNanoSec, [lpspi\\_delay\\_type\\_t](#) whichDelay, uint32\_t srcClock\_Hz)  
*Calculates the delay based on the desired delay input in nanoseconds (module must be disabled to change the delay values).*
- static void [LPSPI\\_WriteData](#) (LPSPI\_Type \*base, uint32\_t data)  
*Writes data into the transmit data buffer.*
- static uint32\_t [LPSPI\\_ReadData](#) (LPSPI\_Type \*base)  
*Reads data from the data buffer.*
- void [LPSPI\\_SetDummyData](#) (LPSPI\_Type \*base, uint8\_t dummyData)  
*Set up the dummy data.*

## Transactional

- void [LPSPI\\_MasterTransferCreateHandle](#) (LPSPI\_Type \*base, [lpspi\\_master\\_handle\\_t](#) \*handle, [lpspi\\_master\\_transfer\\_callback\\_t](#) callback, void \*userData)

- **status\_t LPSPI\_MasterTransferBlocking** (LPSPI\_Type \*base, lpspi\_transfer\_t \*transfer)
 

*LPSPI master transfer data using a polling method.*
- **status\_t LPSPI\_MasterTransferNonBlocking** (LPSPI\_Type \*base, lpspi\_master\_handle\_t \*handle, lpspi\_transfer\_t \*transfer)
 

*LPSPI master transfer data using an interrupt method.*
- **status\_t LPSPI\_MasterTransferGetCount** (LPSPI\_Type \*base, lpspi\_master\_handle\_t \*handle, size\_t \*count)
 

*Gets the master transfer remaining bytes.*
- **void LPSPI\_MasterTransferAbort** (LPSPI\_Type \*base, lpspi\_master\_handle\_t \*handle)
 

*LPSPI master abort transfer which uses an interrupt method.*
- **void LPSPI\_MasterTransferHandleIRQ** (LPSPI\_Type \*base, lpspi\_master\_handle\_t \*handle)
 

*LPSPI Master IRQ handler function.*
- **void LPSPI\_SlaveTransferCreateHandle** (LPSPI\_Type \*base, lpspi\_slave\_handle\_t \*handle, lpspi\_slave\_transfer\_callback\_t callback, void \*userData)
 

*Initializes the LPSPI slave handle.*
- **status\_t LPSPI\_SlaveTransferNonBlocking** (LPSPI\_Type \*base, lpspi\_slave\_handle\_t \*handle, lpspi\_transfer\_t \*transfer)
 

*LPSPI slave transfer data using an interrupt method.*
- **status\_t LPSPI\_SlaveTransferGetCount** (LPSPI\_Type \*base, lpspi\_slave\_handle\_t \*handle, size\_t \*count)
 

*Gets the slave transfer remaining bytes.*
- **void LPSPI\_SlaveTransferAbort** (LPSPI\_Type \*base, lpspi\_slave\_handle\_t \*handle)
 

*LPSPI slave aborts a transfer which uses an interrupt method.*
- **void LPSPI\_SlaveTransferHandleIRQ** (LPSPI\_Type \*base, lpspi\_slave\_handle\_t \*handle)
 

*LPSPI Slave IRQ handler function.*
- **bool LPSPI\_WaitTxFifoEmpty** (LPSPI\_Type \*base)
 

*Wait for tx FIFO to be empty.*

## 22.2.4 Data Structure Documentation

### 22.2.4.1 struct \_lpspi\_master\_config

#### Data Fields

- **uint32\_t baudRate**

*Baud Rate for LPSPI.*
- **uint32\_t bitsPerFrame**

*Bits per frame, minimum 8, maximum 4096.*
- **lpspi\_clock\_polarity\_t cpol**

*Clock polarity.*
- **lpspi\_clock\_phase\_t cpha**

*Clock phase.*
- **lpspi\_shift\_direction\_t direction**

*MSB or LSB data shift direction.*
- **uint32\_t pcsToSckDelayInNanoSec**

*PCS to SCK delay time in nanoseconds, setting to 0 sets the minimum delay.*
- **uint32\_t lastSckToPcsDelayInNanoSec**

*Last SCK to PCS delay time in nanoseconds, setting to 0 sets the minimum delay.*

- **uint32\_t betweenTransferDelayInNanoSec**  
After the SCK delay time with nanoseconds, setting to 0 sets the *minimum delay*.
- **lpspi\_which\_pcs\_t whichPcs**  
*Desired Peripheral Chip Select (PCS).*
- **lpspi\_pcs\_polarity\_config\_t pcsActiveHighOrLow**  
*Desired PCS active high or low.*
- **lpspi\_pin\_config\_t pinCfg**  
*Configures which pins are used for input and output data during single bit transfers.*
- **lpspi\_pcs\_function\_config\_t pcsFunc**  
*Configures cs pins function.*
- **lpspi\_data\_out\_config\_t dataOutConfig**  
*Configures if the output data is tristated between accesses (LPSPI\_PCS is negated).*
- **bool enableInputDelay**  
*Enable master to sample the input data on a delayed SCK.*

## Field Documentation

- (1) **uint32\_t \_lpspi\_master\_config::baudRate**
- (2) **uint32\_t \_lpspi\_master\_config::bitsPerFrame**
- (3) **lpspi\_clock\_polarity\_t \_lpspi\_master\_config::cpol**
- (4) **lpspi\_clock\_phase\_t \_lpspi\_master\_config::cpha**
- (5) **lpspi\_shift\_direction\_t \_lpspi\_master\_config::direction**
- (6) **uint32\_t \_lpspi\_master\_config::pcsToSckDelayInNanoSec**

It sets the boundary value if out of range.

- (7) **uint32\_t \_lpspi\_master\_config::lastSckToPcsDelayInNanoSec**

It sets the boundary value if out of range.

- (8) **uint32\_t \_lpspi\_master\_config::betweenTransferDelayInNanoSec**

It sets the boundary value if out of range.

- (9) **lpspi\_which\_pcs\_t \_lpspi\_master\_config::whichPcs**
- (10) **lpspi\_pin\_config\_t \_lpspi\_master\_config::pinCfg**
- (11) **lpspi\_pcs\_function\_config\_t \_lpspi\_master\_config::pcsFunc**
- (12) **lpspi\_data\_out\_config\_t \_lpspi\_master\_config::dataOutConfig**
- (13) **bool \_lpspi\_master\_config::enableInputDelay**

This can help improve slave setup time. Refer to device data sheet for specific time length.

## 22.2.4.2 struct \_lpspi\_slave\_config

### Data Fields

- `uint32_t bitsPerFrame`  
*Bits per frame, minimum 8, maximum 4096.*
- `lpspi_clock_polarity_t cpol`  
*Clock polarity.*
- `lpspi_clock_phase_t cpha`  
*Clock phase.*
- `lpspi_shift_direction_t direction`  
*MSB or LSB data shift direction.*
- `lpspi_which_pcs_t whichPcs`  
*Desired Peripheral Chip Select (pcs)*
- `lpspi_pcs_polarity_config_t pcsActiveHighOrLow`  
*Desired PCS active high or low.*
- `lpspi_pin_config_t pinCfg`  
*Configures which pins are used for input and output data during single bit transfers.*
- `lpspi_data_out_config_t dataOutConfig`  
*Configures if the output data is tristated between accesses (LPSPI\_PCS is negated).*

### Field Documentation

- (1) `uint32_t _lpspi_slave_config::bitsPerFrame`
- (2) `lpspi_clock_polarity_t _lpspi_slave_config::cpol`
- (3) `lpspi_clock_phase_t _lpspi_slave_config::cpha`
- (4) `lpspi_shift_direction_t _lpspi_slave_config::direction`
- (5) `lpspi_pin_config_t _lpspi_slave_config::pinCfg`
- (6) `lpspi_data_out_config_t _lpspi_slave_config::dataOutConfig`

## 22.2.4.3 struct \_lpspi\_transfer

### Data Fields

- `uint8_t * txData`  
*Send buffer.*
- `uint8_t * rxData`  
*Receive buffer.*
- `volatile size_t dataSize`  
*Transfer bytes.*
- `uint32_t configFlags`  
*Transfer transfer configuration flags.*

## Field Documentation

- (1) `uint8_t* _lpspi_transfer::txData`
- (2) `uint8_t* _lpspi_transfer::rxData`
- (3) `volatile size_t _lpspi_transfer::dataSize`
- (4) `uint32_t _lpspi_transfer::configFlags`

Set from `_lpspi_transfer_config_flag_for_master` if the transfer is used for master or `_lpspi_transfer_config_flag_for_slave` enumeration if the transfer is used for slave.

### 22.2.4.4 struct \_lpspi\_master\_handle

#### Data Fields

- volatile bool `isPcsContinuous`  
*Is PCS continuous in transfer.*
- volatile bool `writeTcrInIsr`  
*A flag that whether should write TCR in ISR.*
- volatile bool `isByteSwap`  
*A flag that whether should byte swap.*
- volatile bool `isTxMask`  
*A flag that whether TCR[TXMSK] is set.*
- volatile uint16\_t `bytesPerFrame`  
*Number of bytes in each frame.*
- volatile uint8\_t `fifoSize`  
*FIFO dataSize.*
- volatile uint8\_t `rxWatermark`  
*Rx watermark.*
- volatile uint8\_t `bytesEachWrite`  
*Bytes for each write TDR.*
- volatile uint8\_t `bytesEachRead`  
*Bytes for each read RDR.*
- `uint8_t *volatile txData`  
*Send buffer.*
- `uint8_t *volatile rxData`  
*Receive buffer.*
- volatile size\_t `txRemainingByteCount`  
*Number of bytes remaining to send.*
- volatile size\_t `rxRemainingByteCount`  
*Number of bytes remaining to receive.*
- volatile uint32\_t `writeRegRemainingTimes`  
*Write TDR register remaining times.*
- volatile uint32\_t `readRegRemainingTimes`  
*Read RDR register remaining times.*
- `uint32_t totalByteCount`  
*Number of transfer bytes.*
- `uint32_t txBuffIfNull`

- volatile uint8\_t **state**  
*LPSPI transfer state , \_lpspi\_transfer\_state.*
- **lpspi\_master\_transfer\_callback\_t callback**  
*Completion callback.*
- void \* **userData**  
*Callback user data.*

### Field Documentation

- (1) volatile bool **\_lpspi\_master\_handle::isPcsContinuous**
- (2) volatile bool **\_lpspi\_master\_handle::writeTcrInlsr**
- (3) volatile bool **\_lpspi\_master\_handle::isByteSwap**
- (4) volatile bool **\_lpspi\_master\_handle::isTxMask**
- (5) volatile uint8\_t **\_lpspi\_master\_handle::fifoSize**
- (6) volatile uint8\_t **\_lpspi\_master\_handle::rxWatermark**
- (7) volatile uint8\_t **\_lpspi\_master\_handle::bytesEachWrite**
- (8) volatile uint8\_t **\_lpspi\_master\_handle::bytesEachRead**
- (9) uint8\_t\* volatile **\_lpspi\_master\_handle::txData**
- (10) uint8\_t\* volatile **\_lpspi\_master\_handle::rxData**
- (11) volatile size\_t **\_lpspi\_master\_handle::txRemainingByteCount**
- (12) volatile size\_t **\_lpspi\_master\_handle::rxRemainingByteCount**
- (13) volatile uint32\_t **\_lpspi\_master\_handle::writeRegRemainingTimes**
- (14) volatile uint32\_t **\_lpspi\_master\_handle::readRegRemainingTimes**
- (15) uint32\_t **\_lpspi\_master\_handle::txBuffIfNull**
- (16) volatile uint8\_t **\_lpspi\_master\_handle::state**
- (17) lpspi\_master\_transfer\_callback\_t **\_lpspi\_master\_handle::callback**
- (18) void\* **\_lpspi\_master\_handle::userData**

### 22.2.4.5 struct \_lpspi\_slave\_handle

#### Data Fields

- volatile bool **isByteSwap**

- volatile uint8\_t **fifoSize**  
*A flag that whether should byte swap.*
- volatile uint8\_t **rxWatermark**  
*FIFO dataSize.*
- volatile uint8\_t **bytesEachWrite**  
*Rx watermark.*
- volatile uint8\_t **bytesEachRead**  
*Bytes for each write TDR.*
- volatile uint8\_t **txData**  
*Bytes for each read RDR.*
- uint8\_t \*volatile **rxData**  
*Send buffer.*
- uint8\_t \*volatile **txData**  
*Receive buffer.*
- volatile size\_t **txRemainingByteCount**  
*Number of bytes remaining to send.*
- volatile size\_t **rxRemainingByteCount**  
*Number of bytes remaining to receive.*
- volatile uint32\_t **writeRegRemainingTimes**  
*Write TDR register remaining times.*
- volatile uint32\_t **readRegRemainingTimes**  
*Read RDR register remaining times.*
- uint32\_t **totalByteCount**  
*Number of transfer bytes.*
- volatile uint8\_t **state**  
*LPSPI transfer state , \_lpspi\_transfer\_state.*
- volatile uint32\_t **errorCount**  
*Error count for slave transfer.*
- **lpspi\_slave\_transfer\_callback\_t callback**  
*Completion callback.*
- void \* **userData**  
*Callback user data.*

## Field Documentation

- (1) volatile bool \_lpspi\_slave\_handle::isByteSwap
- (2) volatile uint8\_t \_lpspi\_slave\_handle::fifoSize
- (3) volatile uint8\_t \_lpspi\_slave\_handle::rxWatermark
- (4) volatile uint8\_t \_lpspi\_slave\_handle::bytesEachWrite
- (5) volatile uint8\_t \_lpspi\_slave\_handle::bytesEachRead
- (6) uint8\_t\* volatile \_lpspi\_slave\_handle::txData
- (7) uint8\_t\* volatile \_lpspi\_slave\_handle::rxData
- (8) volatile size\_t \_lpspi\_slave\_handle::txRemainingByteCount
- (9) volatile size\_t \_lpspi\_slave\_handle::rxRemainingByteCount
- (10) volatile uint32\_t \_lpspi\_slave\_handle::writeRegRemainingTimes
- (11) volatile uint32\_t \_lpspi\_slave\_handle::readRegRemainingTimes
- (12) volatile uint8\_t \_lpspi\_slave\_handle::state
- (13) volatile uint32\_t \_lpspi\_slave\_handle::errorCount
- (14) lpspi\_slave\_transfer\_callback\_t \_lpspi\_slave\_handle::callback
- (15) void\* \_lpspi\_slave\_handle::userData

### 22.2.5 Macro Definition Documentation

22.2.5.1 #define FSL\_LPSPI\_DRIVER\_VERSION (MAKE\_VERSION(2, 6, 6))

22.2.5.2 #define LPSPI\_DUMMY\_DATA (0x00U)

Dummy data used for tx if there is not txData.



- 22.2.5.3 `#define SPI_RETRY_TIMES 0U /* Define to zero means keep waiting until the flag is assert/deassert. */`
- 22.2.5.4 `#define LPSPI_MASTER_PCS_SHIFT (4U)`
- 22.2.5.5 `#define LPSPI_MASTER_PCS_MASK (0xF0U)`
- 22.2.5.6 `#define LPSPI_SLAVE_PCS_SHIFT (4U)`
- 22.2.5.7 `#define LPSPI_SLAVE_PCS_MASK (0xF0U)`

## 22.2.6 Typedef Documentation

- 22.2.6.1 `typedef enum _lpspi_master_slave_mode lpspi_master_slave_mode_t`
- 22.2.6.2 `typedef enum _lpspi_which_pcs_config lpspi_which_pcs_t`
- 22.2.6.3 `typedef enum _lpspi_pcs_polarity_config lpspi_pcs_polarity_config_t`
- 22.2.6.4 `typedef enum _lpspi_clock_polarity lpspi_clock_polarity_t`
- 22.2.6.5 `typedef enum _lpspi_clock_phase lpspi_clock_phase_t`
- 22.2.6.6 `typedef enum _lpspi_shift_direction lpspi_shift_direction_t`
- 22.2.6.7 `typedef enum _lpspi_host_request_select lpspi_host_request_select_t`
- 22.2.6.8 `typedef enum _lpspi_match_config lpspi_match_config_t`
- 22.2.6.9 `typedef enum _lpspi_pin_config lpspi_pin_config_t`
- 22.2.6.10 `typedef enum _lpspi_data_out_config lpspi_data_out_config_t`
- 22.2.6.11 `typedef enum _lpspi_pcs_function_config lpspi_pcs_function_config_t`
- 22.2.6.12 `typedef enum _lpspi_transfer_width lpspi_transfer_width_t`
- 22.2.6.13 `typedef enum _lpspi_delay_type lpspi_delay_type_t`
- 22.2.6.14 `typedef struct _lpspi_master_config lpspi_master_config_t`
- 22.2.6.15 `typedef struct _lpspi_slave_config lpspi_slave_config_t`
- 22.2.6.16 `typedef void(* lpspi_master_transfer_callback_t)(LPSPI_Type *base, lpspi_master_handle_t *handle, status_t status, void *userData)`

Parameters

|                 |                                                                     |
|-----------------|---------------------------------------------------------------------|
| <i>base</i>     | LPSPI peripheral address.                                           |
| <i>handle</i>   | Pointer to the handle for the LPSPI master.                         |
| <i>status</i>   | Success or error code describing whether the transfer is completed. |
| <i>userData</i> | Arbitrary pointer-dataSized value passed from the application.      |

## 22.2.6.17 `typedef void(* lpspi_slave_transfer_callback_t)(LPSPI_Type *base, lpspi_slave_handle_t *handle, status_t status, void *userData)`

Parameters

|                 |                                                                     |
|-----------------|---------------------------------------------------------------------|
| <i>base</i>     | LPSPI peripheral address.                                           |
| <i>handle</i>   | Pointer to the handle for the LPSPI slave.                          |
| <i>status</i>   | Success or error code describing whether the transfer is completed. |
| <i>userData</i> | Arbitrary pointer-dataSized value passed from the application.      |

## 22.2.6.18 `typedef struct _lpspi_transfer lpspi_transfer_t`

### 22.2.7 Enumeration Type Documentation

#### 22.2.7.1 anonymous enum

Enumerator

*kStatus\_LPSPI\_Busy* LPSPI transfer is busy.  
*kStatus\_LPSPI\_Error* LPSPI driver error.  
*kStatus\_LPSPI\_Idle* LPSPI is idle.  
*kStatus\_LPSPI\_OutOfRange* LPSPI transfer out Of range.  
*kStatus\_LPSPI\_Timeout* LPSPI timeout polling status flags.

#### 22.2.7.2 enum \_lpspi\_flags

Enumerator

*kLPSPI\_TxDataRequestFlag* Transmit data flag.  
*kLPSPI\_RxDataReadyFlag* Receive data flag.  
*kLPSPI\_WordCompleteFlag* Word Complete flag.  
*kLPSPI\_FrameCompleteFlag* Frame Complete flag.  
*kLPSPI\_TransferCompleteFlag* Transfer Complete flag.

*kLPSPI\_TransmitErrorFlag* Transmit Error flag (FIFO underrun)  
*kLPSPI\_ReceiveErrorFlag* Receive Error flag (FIFO overrun)  
*kLPSPI\_DataMatchFlag* Data Match flag.  
*kLPSPI\_ModuleBusyFlag* Module Busy flag.  
*kLPSPI\_AllStatusFlag* Used for clearing all w1c status flags.

### 22.2.7.3 enum \_lpspi\_interrupt\_enable

Enumerator

*kLPSPI\_TxInterruptEnable* Transmit data interrupt enable.  
*kLPSPI\_RxInterruptEnable* Receive data interrupt enable.  
*kLPSPI\_WordCompleteInterruptEnable* Word complete interrupt enable.  
*kLPSPI\_FrameCompleteInterruptEnable* Frame complete interrupt enable.  
*kLPSPI\_TransferCompleteInterruptEnable* Transfer complete interrupt enable.  
*kLPSPI\_TransmitErrorInterruptEnable* Transmit error interrupt enable(FIFO underrun)  
*kLPSPI\_ReceiveErrorInterruptEnable* Receive Error interrupt enable (FIFO overrun)  
*kLPSPI\_DataMatchInterruptEnable* Data Match interrupt enable.  
*kLPSPI\_AllInterruptEnable* All above interrupts enable.

### 22.2.7.4 enum \_lpspi\_dma\_enable

Enumerator

*kLPSPI\_TxDmaEnable* Transmit data DMA enable.  
*kLPSPI\_RxDmaEnable* Receive data DMA enable.

### 22.2.7.5 enum \_lpspi\_master\_slave\_mode

Enumerator

*kLPSPI\_Master* LPSPI peripheral operates in master mode.  
*kLPSPI\_Slave* LPSPI peripheral operates in slave mode.

### 22.2.7.6 enum \_lpspi\_which\_pcs\_config

Enumerator

*kLPSPI\_Pcs0* PCS[0].  
*kLPSPI\_Pcs1* PCS[1].  
*kLPSPI\_Pcs2* PCS[2].  
*kLPSPI\_Pcs3* PCS[3].

### 22.2.7.7 enum \_lpspi\_pcs\_polarity\_config

Enumerator

*kLPSPI\_PcsActiveHigh* PCS Active High (idles low)

*kLPSPI\_PcsActiveLow* PCS Active Low (idles high)

### 22.2.7.8 enum \_lpspi\_pcs\_polarity

Enumerator

*kLPSPI\_Pcs0ActiveLow* Pcs0 Active Low (idles high).

*kLPSPI\_Pcs1ActiveLow* Pcs1 Active Low (idles high).

*kLPSPI\_Pcs2ActiveLow* Pcs2 Active Low (idles high).

*kLPSPI\_Pcs3ActiveLow* Pcs3 Active Low (idles high).

*kLPSPI\_PcsAllActiveLow* Pcs0 to Pcs5 Active Low (idles high).

### 22.2.7.9 enum \_lpspi\_clock\_polarity

Enumerator

*kLPSPI\_ClockPolarityActiveHigh* CPOL=0. Active-high LPSPI clock (idles low)

*kLPSPI\_ClockPolarityActiveLow* CPOL=1. Active-low LPSPI clock (idles high)

### 22.2.7.10 enum \_lpspi\_clock\_phase

Enumerator

*kLPSPI\_ClockPhaseFirstEdge* CPHA=0. Data is captured on the leading edge of the SCK and changed on the following edge.

*kLPSPI\_ClockPhaseSecondEdge* CPHA=1. Data is changed on the leading edge of the SCK and captured on the following edge.

### 22.2.7.11 enum \_lpspi\_shift\_direction

Enumerator

*kLPSPI\_MsbFirst* Data transfers start with most significant bit.

*kLPSPI\_LsbFirst* Data transfers start with least significant bit.

### 22.2.7.12 enum \_lpspi\_host\_request\_select

Enumerator

*kLPSPI\_HostReqExtPin* Host Request is an ext pin.

*kLPSPI\_HostReqInternalTrigger* Host Request is an internal trigger.

### 22.2.7.13 enum \_lpspi\_match\_config

Enumerator

*kLPSI\_MatchDisabled* LPSPI Match Disabled.

*kLPSI\_1stWordEqualsM0orM1* LPSPI Match Enabled.

*kLPSI\_AnyWordEqualsM0orM1* LPSPI Match Enabled.

*kLPSI\_1stWordEqualsM0and2ndWordEqualsM1* LPSPI Match Enabled.

*kLPSI\_AnyWordEqualsM0andNxtWordEqualsM1* LPSPI Match Enabled.

*kLPSI\_1stWordAndM1EqualsM0andM1* LPSPI Match Enabled.

*kLPSI\_AnyWordAndM1EqualsM0andM1* LPSPI Match Enabled.

### 22.2.7.14 enum \_lpspi\_pin\_config

Enumerator

*kLPSPI\_SdiInSdoOut* LPSPI SDI input, SDO output.

*kLPSPI\_SdiInSdiOut* LPSPI SDI input, SDI output.

*kLPSPI\_SdoInSdoOut* LPSPI SDO input, SDO output.

*kLPSPI\_SdoInSdiOut* LPSPI SDO input, SDI output.

### 22.2.7.15 enum \_lpspi\_data\_out\_config

Enumerator

*kLpSpiDataOutRetained* Data out retains last value when chip select is de-asserted.

*kLpSpiDataOutTristate* Data out is tristated when chip select is de-asserted.

### 22.2.7.16 enum \_lpspi\_pcs\_function\_config

Enumerator

*kLPSPI\_PcsAsCs* PCS pin select as cs function.

*kLPSPI\_PcsAsData* PCS pin select as date function.

### 22.2.7.17 enum \_lpspi\_transfer\_width

Enumerator

*kLPSPI\_SingleBitXfer* 1-bit shift at a time, data out on SDO, in on SDI (normal mode)

*kLPSPI\_TwoBitXfer* 2-bits shift out on SDO/SDI and in on SDO/SDI

*kLPSPI\_FourBitXfer* 4-bits shift out on SDO/SDI/PCS[3:2] and in on SDO/SDI/PCS[3:2]

### 22.2.7.18 enum \_lpspi\_delay\_type

Enumerator

*kLPSPI\_PcsToSck* PCS-to-SCK delay.

*kLPSPI\_LastSckToPcs* Last SCK edge to PCS delay.

*kLPSPI\_BetweenTransfer* Delay between transfers.

### 22.2.7.19 enum \_lpspi\_transfer\_config\_flag\_for\_master

Enumerator

*kLPSPI\_MasterPcs0* LPSPI master transfer use PCS0 signal.

*kLPSPI\_MasterPcs1* LPSPI master transfer use PCS1 signal.

*kLPSPI\_MasterPcs2* LPSPI master transfer use PCS2 signal.

*kLPSPI\_MasterPcs3* LPSPI master transfer use PCS3 signal.

*kLPSPI\_MasterWidth1* LPSPI master transfer 1bit.

*kLPSPI\_MasterWidth2* LPSPI master transfer 2bit.

*kLPSPI\_MasterWidth4* LPSPI master transfer 4bit.

*kLPSPI\_MasterPcsContinuous* Is PCS signal continuous.

*kLPSPI\_MasterByteSwap* Is master swap the byte. For example, when want to send data 1 2 3 4 5 6 7 8 (suppose you set lpspi\_shift\_direction\_t to MSB).

1. If you set bitPerFrame = 8 , no matter the *kLPSPI\_MasterByteSwap* flag is used or not, the waveform is 1 2 3 4 5 6 7 8.
2. If you set bitPerFrame = 16 : (1) the waveform is 2 1 4 3 6 5 8 7 if you do not use the *kLPSPI\_MasterByteSwap* flag. (2) the waveform is 1 2 3 4 5 6 7 8 if you use the *kLPSPI\_MasterByteSwap* flag.
3. If you set bitPerFrame = 32 : (1) the waveform is 4 3 2 1 8 7 6 5 if you do not use the *kLPSPI\_MasterByteSwap* flag. (2) the waveform is 1 2 3 4 5 6 7 8 if you use the *kLPSPI\_MasterByteSwap* flag.

### 22.2.7.20 enum \_lpspi\_transfer\_config\_flag\_for\_slave

Enumerator

*kLPSPI\_SlavePcs0* LPSPI slave transfer use PCS0 signal.

***kLPSPI\_SlavePcs1*** LPSPI slave transfer use PCS1 signal.

***kLPSPI\_SlavePcs2*** LPSPI slave transfer use PCS2 signal.

***kLPSPI\_SlavePcs3*** LPSPI slave transfer use PCS3 signal.

***kLPSPI\_SlaveByteSwap*** Is slave swap the byte. For example, when want to send data 1 2 3 4 5 6 7 8 (suppose you set lpspi\_shift\_direction\_t to MSB).

1. If you set bitPerFrame = 8 , no matter the kLPSPI\_SlaveByteSwap flag is used or not, the waveform is 1 2 3 4 5 6 7 8.
2. If you set bitPerFrame = 16 : (1) the waveform is 2 1 4 3 6 5 8 7 if you do not use the kLPSPI\_SlaveByteSwap flag. (2) the waveform is 1 2 3 4 5 6 7 8 if you use the kLPSPI\_SlaveByteSwap flag.
3. If you set bitPerFrame = 32 : (1) the waveform is 4 3 2 1 8 7 6 5 if you do not use the kLPSPI\_SlaveByteSwap flag. (2) the waveform is 1 2 3 4 5 6 7 8 if you use the kLPSPI\_SlaveByteSwap flag.

### 22.2.7.21 enum \_lpspi\_transfer\_state

Enumerator

***kLPSPI\_Idle*** Nothing in the transmitter/receiver.

***kLPSPI\_Busy*** Transfer queue is not finished.

***kLPSPI\_Error*** Transfer error.

### 22.2.8 Function Documentation

#### 22.2.8.1 void LPSPI\_MasterInit ( ***LPSPI\_Type*** \* *base*, ***const lpspi\_master\_config\_t*** \* *masterConfig*, ***uint32\_t srcClock\_Hz*** )

Parameters

|                     |                                                            |
|---------------------|------------------------------------------------------------|
| <i>base</i>         | LPSPI peripheral address.                                  |
| <i>masterConfig</i> | Pointer to structure <b><i>lpspi_master_config_t</i></b> . |
| <i>srcClock_Hz</i>  | Module source input clock in Hertz                         |

#### 22.2.8.2 void LPSPI\_MasterGetDefaultConfig ( ***lpspi\_master\_config\_t*** \* *masterConfig* )

This API initializes the configuration structure for [LPSPI\\_MasterInit\(\)](#). The initialized structure can remain unchanged in [LPSPI\\_MasterInit\(\)](#), or can be modified before calling the [LPSPI\\_MasterInit\(\)](#). Example:

```
* lpspi_master_config_t masterConfig;
* LPSPI_MasterGetDefaultConfig(&masterConfig);
*
```

Parameters

|                     |                                            |
|---------------------|--------------------------------------------|
| <i>masterConfig</i> | pointer to lpspi_master_config_t structure |
|---------------------|--------------------------------------------|

### 22.2.8.3 void LPSPI\_SlavelInit ( LPSPI\_Type \* *base*, const lpspi\_slave\_config\_t \* *slaveConfig* )

Parameters

|                    |                                              |
|--------------------|----------------------------------------------|
| <i>base</i>        | LPSPI peripheral address.                    |
| <i>slaveConfig</i> | Pointer to a structure lpspi_slave_config_t. |

### 22.2.8.4 void LPSPI\_SlaveGetDefaultConfig ( lpspi\_slave\_config\_t \* *slaveConfig* )

This API initializes the configuration structure for [LPSPI\\_SlaveInit\(\)](#). The initialized structure can remain unchanged in [LPSPI\\_SlaveInit\(\)](#) or can be modified before calling the [LPSPI\\_SlaveInit\(\)](#). Example:

```
* lpspi_slave_config_t slaveConfig;
* LPSPI_SlaveGetDefaultConfig(&slaveConfig);
*
```

Parameters

|                    |                                            |
|--------------------|--------------------------------------------|
| <i>slaveConfig</i> | pointer to lpspi_slave_config_t structure. |
|--------------------|--------------------------------------------|

### 22.2.8.5 void LPSPI\_Deinit ( LPSPI\_Type \* *base* )

Call this API to disable the LPSPI clock.

Parameters

|             |                           |
|-------------|---------------------------|
| <i>base</i> | LPSPI peripheral address. |
|-------------|---------------------------|

### 22.2.8.6 void LPSPI\_Reset ( LPSPI\_Type \* *base* )

Note that this function sets all registers to reset state. As a result, the LPSPI module can't work after calling this API.

Parameters

|             |                           |
|-------------|---------------------------|
| <i>base</i> | LPSPI peripheral address. |
|-------------|---------------------------|

### 22.2.8.7 `uint32_t LPSPI_GetInstance( LPSPI_Type * base )`

Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | LPSPI peripheral base address. |
|-------------|--------------------------------|

Returns

LPSPI instance.

### 22.2.8.8 `static void LPSPI_Enable( LPSPI_Type * base, bool enable ) [inline], [static]`

Parameters

|               |                                                      |
|---------------|------------------------------------------------------|
| <i>base</i>   | LPSPI peripheral address.                            |
| <i>enable</i> | Pass true to enable module, false to disable module. |

### 22.2.8.9 `static uint32_t LPSPI_GetStatusFlags( LPSPI_Type * base ) [inline], [static]`

Parameters

|             |                           |
|-------------|---------------------------|
| <i>base</i> | LPSPI peripheral address. |
|-------------|---------------------------|

Returns

The LPSPI status(in SR register).

### 22.2.8.10 `static uint8_t LPSPI_GetTxFifoSize( LPSPI_Type * base ) [inline], [static]`

Parameters

|             |                           |
|-------------|---------------------------|
| <i>base</i> | LPSPI peripheral address. |
|-------------|---------------------------|

Returns

The LPSPI Tx FIFO size.

### 22.2.8.11 static uint8\_t LPSPI\_GetRxFifoSize ( LPSPI\_Type \* *base* ) [inline], [static]

Parameters

|             |                           |
|-------------|---------------------------|
| <i>base</i> | LPSPI peripheral address. |
|-------------|---------------------------|

Returns

The LPSPI Rx FIFO size.

### 22.2.8.12 static uint32\_t LPSPI\_GetTxFifoCount ( LPSPI\_Type \* *base* ) [inline], [static]

Parameters

|             |                           |
|-------------|---------------------------|
| <i>base</i> | LPSPI peripheral address. |
|-------------|---------------------------|

Returns

The number of words in the transmit FIFO.

### 22.2.8.13 static uint32\_t LPSPI\_GetRxFifoCount ( LPSPI\_Type \* *base* ) [inline], [static]

Parameters

|             |                           |
|-------------|---------------------------|
| <i>base</i> | LPSPI peripheral address. |
|-------------|---------------------------|

Returns

The number of words in the receive FIFO.

#### 22.2.8.14 static void LPSPI\_ClearStatusFlags ( LPSPI\_Type \* *base*, uint32\_t *statusFlags* ) [inline], [static]

This function clears the desired status bit by using a write-1-to-clear. The user passes in the base and the desired status flag bit to clear. The list of status flags is defined in the \_lpspi\_flags. Example usage:

```
* LPSPI_ClearStatusFlags(base, kLPSPI_TxDataRequestFlag |
 kLPSPI_RxDataReadyFlag);
*
```

Parameters

|                    |                                              |
|--------------------|----------------------------------------------|
| <i>base</i>        | LPSPI peripheral address.                    |
| <i>statusFlags</i> | The status flag used from type _lpspi_flags. |

< The status flags are cleared by writing 1 (w1c).

#### 22.2.8.15 static void LPSPI\_EnableInterrupts ( LPSPI\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function configures the various interrupt masks of the LPSPI. The parameters are base and an interrupt mask. Note that, for Tx fill and Rx FIFO drain requests, enabling the interrupt request disables the DMA request.

```
* LPSPI_EnableInterrupts(base, kLPSPI_TxInterruptEnable |
 kLPSPI_RxInterruptEnable);
*
```

Parameters

|             |                                                           |
|-------------|-----------------------------------------------------------|
| <i>base</i> | LPSPI peripheral address.                                 |
| <i>mask</i> | The interrupt mask; Use the enum _lpspi_interrupt_enable. |

#### 22.2.8.16 static void LPSPI\_DisableInterrupts ( LPSPI\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

```
* LPSPI_DisableInterrupts(base, kLPSPI_TxInterruptEnable |
 kLPSPI_RxInterruptEnable);
*
```

Parameters

|             |                                                           |
|-------------|-----------------------------------------------------------|
| <i>base</i> | LPSPI peripheral address.                                 |
| <i>mask</i> | The interrupt mask; Use the enum _lpspi_interrupt_enable. |

#### 22.2.8.17 static void LPSPI\_EnableDMA ( LPSPI\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function configures the Rx and Tx DMA mask of the LPSPI. The parameters are base and a DMA mask.

```
* LPSPI_EnableDMA(base, kLPSPI_TxDmaEnable |
 kLPSPI_Rx_dmaEnable);
*
```

Parameters

|             |                                                     |
|-------------|-----------------------------------------------------|
| <i>base</i> | LPSPI peripheral address.                           |
| <i>mask</i> | The interrupt mask; Use the enum _lpspi_dma_enable. |

#### 22.2.8.18 static void LPSPI\_DisableDMA ( LPSPI\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

This function configures the Rx and Tx DMA mask of the LPSPI. The parameters are base and a DMA mask.

```
* SPI_DisableDMA(base, kLPSPI_TxDmaEnable |
 kLPSPI_Rx_dmaEnable);
*
```

Parameters

|             |                                                     |
|-------------|-----------------------------------------------------|
| <i>base</i> | LPSPI peripheral address.                           |
| <i>mask</i> | The interrupt mask; Use the enum _lpspi_dma_enable. |

#### 22.2.8.19 static uint32\_t LPSPI\_GetTxRegisterAddress ( LPSPI\_Type \* *base* ) [inline], [static]

This function gets the LPSPI Transmit Data Register address because this value is needed for the DMA operation. This function can be used for either master or slave mode.

Parameters

|             |                           |
|-------------|---------------------------|
| <i>base</i> | LPSPI peripheral address. |
|-------------|---------------------------|

Returns

The LPSPI Transmit Data Register address.

#### 22.2.8.20 static uint32\_t LPSPI\_GetRxRegisterAddress ( LPSPI\_Type \* *base* ) [inline], [static]

This function gets the LPSPI Receive Data Register address because this value is needed for the DMA operation. This function can be used for either master or slave mode.

Parameters

|             |                           |
|-------------|---------------------------|
| <i>base</i> | LPSPI peripheral address. |
|-------------|---------------------------|

Returns

The LPSPI Receive Data Register address.

#### 22.2.8.21 bool LPSPI\_CheckTransferArgument ( LPSPI\_Type \* *base*, lpspi\_transfer\_t \* *transfer*, bool *isEdma* )

Parameters

|                 |                                                                                 |
|-----------------|---------------------------------------------------------------------------------|
| <i>base</i>     | LPSPI peripheral address.                                                       |
| <i>transfer</i> | the transfer struct to be used.                                                 |
| <i>isEdma</i>   | True to check for EDMA transfer, false to check interrupt non-blocking transfer |

Returns

Return true for right and false for wrong.

#### 22.2.8.22 static void LPSPI\_SetMasterSlaveMode ( LPSPI\_Type \* *base*, lpspi\_master\_slave\_mode\_t *mode* ) [inline], [static]

Note that the CFGR1 should only be written when the LPSPI is disabled (LPSPIx\_CR\_MEN = 0).

Parameters

|             |                                                                   |
|-------------|-------------------------------------------------------------------|
| <i>base</i> | LPSPI peripheral address.                                         |
| <i>mode</i> | Mode setting (master or slave) of type lpspi_master_slave_mode_t. |

### 22.2.8.23 static void LPSPI\_SelectTransferPCS ( LPSPI\_Type \* *base*, lpspi\_which\_pcs\_t *select* ) [inline], [static]

Parameters

|               |                                                   |
|---------------|---------------------------------------------------|
| <i>base</i>   | LPSPI peripheral address.                         |
| <i>select</i> | LPSPI Peripheral Chip Select (PCS) configuration. |

### 22.2.8.24 static void LPSPI\_SetPCSContinuous ( LPSPI\_Type \* *base*, bool *IsContinuous* ) [inline], [static]

Note

In master mode, continuous transfer will keep the PCS asserted at the end of the frame size, until a command word is received that starts a new frame. So PCS must be set back to uncontinuous when transfer finishes. In slave mode, when continuous transfer is enabled, the LPSPI will only transmit the first frame size bits, after that the LPSPI will transmit received data back (assuming a 32-bit shift register).

Parameters

|                     |                                                                                     |
|---------------------|-------------------------------------------------------------------------------------|
| <i>base</i>         | LPSPI peripheral address.                                                           |
| <i>IsContinuous</i> | True to set the transfer PCS to continuous mode, false to set to uncontinuous mode. |

### 22.2.8.25 static bool LPSPI\_IsMaster ( LPSPI\_Type \* *base* ) [inline], [static]

Parameters

|             |                           |
|-------------|---------------------------|
| <i>base</i> | LPSPI peripheral address. |
|-------------|---------------------------|

Returns

Returns true if the module is in master mode or false if the module is in slave mode.

22.2.8.26 static void LPSPI\_FlushFifo ( LPSPI\_Type \* *base*, bool *flushTxFifo*, bool *flushRxFifo* ) [inline], [static]

Parameters

|                    |                                                                    |
|--------------------|--------------------------------------------------------------------|
| <i>base</i>        | LPSPI peripheral address.                                          |
| <i>flushTxFifo</i> | Flushes (true) the Tx FIFO, else do not flush (false) the Tx FIFO. |
| <i>flushRxFifo</i> | Flushes (true) the Rx FIFO, else do not flush (false) the Rx FIFO. |

#### 22.2.8.27 static void LPSPI\_SetFifoWatermarks ( LPSPI\_Type \* *base*, uint32\_t *txWater*, uint32\_t *rxWater* ) [inline], [static]

This function allows the user to set the receive and transmit FIFO watermarks. The function does not compare the watermark settings to the FIFO size. The FIFO watermark should not be equal to or greater than the FIFO size. It is up to the higher level driver to make this check.

Parameters

|                |                                                                                                |
|----------------|------------------------------------------------------------------------------------------------|
| <i>base</i>    | LPSPI peripheral address.                                                                      |
| <i>txWater</i> | The TX FIFO watermark value. Writing a value equal or greater than the FIFO size is truncated. |
| <i>rxWater</i> | The RX FIFO watermark value. Writing a value equal or greater than the FIFO size is truncated. |

#### 22.2.8.28 static void LPSPI\_SetAllPcsPolarity ( LPSPI\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Note that the CFGR1 should only be written when the LPSPI is disabled (LPSPIx\_CR\_MEN = 0).

This is an example: PCS0 and PCS1 set to active low and other PCSs set to active high. Note that the number of PCS is device-specific.

```
* LPSPI_SetAllPcsPolarity(base, kLPSPI_Pcs0ActiveLow |
 kLPSPI_Pcs1ActiveLow);
*
```

Parameters

|             |                                                          |
|-------------|----------------------------------------------------------|
| <i>base</i> | LPSPI peripheral address.                                |
| <i>mask</i> | The PCS polarity mask; Use the enum _lpspi_pcs_polarity. |

### 22.2.8.29 static void LPSPI\_SetFrameSize ( LPSPI\_Type \* *base*, uint32\_t *frameSize* ) [inline], [static]

The minimum frame size is 8-bits and the maximum frame size is 4096-bits. If the frame size is less than or equal to 32-bits, the word size and frame size are identical. If the frame size is greater than 32-bits, the word size is 32-bits for each word except the last (the last word contains the remainder bits if the frame size is not divisible by 32). The minimum word size is 2-bits. A frame size of 33-bits (or similar) is not supported.

Note 1: The transmit command register should be initialized before enabling the LPSPI in slave mode, although the command register does not update until after the LPSPI is enabled. After it is enabled, the transmit command register should only be changed if the LPSPI is idle.

Note 2: The transmit and command FIFO is a combined FIFO that includes both transmit data and command words. That means the TCR register should be written to when the Tx FIFO is not full.

Parameters

|                  |                                   |
|------------------|-----------------------------------|
| <i>base</i>      | LPSPI peripheral address.         |
| <i>frameSize</i> | The frame size in number of bits. |

### 22.2.8.30 uint32\_t LPSPI\_MasterSetBaudRate ( LPSPI\_Type \* *base*, uint32\_t *baudRate\_Bps*, uint32\_t *srcClock\_Hz*, uint32\_t \* *tcrPrescaleValue* )

This function takes in the desired bitsPerSec (baud rate) and calculates the nearest possible baud rate without exceeding the desired baud rate and returns the calculated baud rate in bits-per-second. It requires the caller to provide the frequency of the module source clock (in Hertz). Note that the baud rate does not go into effect until the Transmit Control Register (TCR) is programmed with the prescale value. Hence, this function returns the prescale tcrPrescaleValue parameter for later programming in the TCR. The higher level peripheral driver should alert the user of an out of range baud rate input.

Note that the LPSPI module must first be disabled before configuring this. Note that the LPSPI module must be configured for master mode before configuring this.

Parameters

|                     |                                           |
|---------------------|-------------------------------------------|
| <i>base</i>         | LPSPI peripheral address.                 |
| <i>baudRate_Bps</i> | The desired baud rate in bits per second. |
| <i>srcClock_Hz</i>  | Module source input clock in Hertz.       |

|                          |                                                   |
|--------------------------|---------------------------------------------------|
| <i>tcrPrescale-Value</i> | The TCR prescale value needed to program the TCR. |
|--------------------------|---------------------------------------------------|

## Returns

The actual calculated baud rate. This function may also return a "0" if the LPSPI is not configured for master mode or if the LPSPI module is not disabled.

### 22.2.8.31 void LPSPI\_MasterSetDelayScaler ( *LPSPI\_Type \* base, uint32\_t scaler, lpspi\_delay\_type\_t whichDelay* )

This function configures the following: SCK to PCS delay, or PCS to SCK delay, or The configurations must occur between the transfer delay.

The delay names are available in type *lpspi\_delay\_type\_t*.

The user passes the desired delay along with the delay value. This allows the user to directly set the delay values if they have pre-calculated them or if they simply wish to manually increment the value.

Note that the LPSPI module must first be disabled before configuring this. Note that the LPSPI module must be configured for master mode before configuring this.

## Parameters

|                   |                                                                             |
|-------------------|-----------------------------------------------------------------------------|
| <i>base</i>       | LPSPI peripheral address.                                                   |
| <i>scaler</i>     | The 8-bit delay value 0x00 to 0xFF (255).                                   |
| <i>whichDelay</i> | The desired delay to configure, must be of type <i>lpspi_delay_type_t</i> . |

### 22.2.8.32 uint32\_t LPSPI\_MasterSetDelayTimes ( *LPSPI\_Type \* base, uint32\_t delayTimeInNanoSec, lpspi\_delay\_type\_t whichDelay, uint32\_t srcClock\_Hz* )

This function calculates the values for the following: SCK to PCS delay, or PCS to SCK delay, or The configurations must occur between the transfer delay.

The delay names are available in type *lpspi\_delay\_type\_t*.

The user passes the desired delay and the desired delay value in nano-seconds. The function calculates the value needed for the desired delay parameter and returns the actual calculated delay because an exact delay match may not be possible. In this case, the closest match is calculated without going below the desired delay value input. It is possible to input a very large delay value that exceeds the capability of the part, in which case the maximum supported delay is returned. It is up to the higher level peripheral driver to alert the user of an out of range delay input.

Note that the LPSPI module must be configured for master mode before configuring this. And note that the *delayTime* = *LPSPI\_clockSource / (PRESCALE \* Delay\_scaler)*.

Parameters

|                            |                                                                               |
|----------------------------|-------------------------------------------------------------------------------|
| <i>base</i>                | LPSPI peripheral address.                                                     |
| <i>delayTimeIn-NanoSec</i> | The desired delay value in nano-seconds.                                      |
| <i>whichDelay</i>          | The desired delay to configuration, which must be of type lpspi_delay_type_t. |
| <i>srcClock_Hz</i>         | Module source input clock in Hertz.                                           |

Returns

actual Calculated delay value in nano-seconds.

#### 22.2.8.33 static void LPSPI\_WriteData ( LPSPI\_Type \* *base*, uint32\_t *data* ) [inline], [static]

This function writes data passed in by the user to the Transmit Data Register (TDR). The user can pass up to 32-bits of data to load into the TDR. If the frame size exceeds 32-bits, the user has to manage sending the data one 32-bit word at a time. Any writes to the TDR result in an immediate push to the transmit FIFO. This function can be used for either master or slave modes.

Parameters

|             |                           |
|-------------|---------------------------|
| <i>base</i> | LPSPI peripheral address. |
| <i>data</i> | The data word to be sent. |

#### 22.2.8.34 static uint32\_t LPSPI\_ReadData ( LPSPI\_Type \* *base* ) [inline], [static]

This function reads the data from the Receive Data Register (RDR). This function can be used for either master or slave mode.

Parameters

|             |                           |
|-------------|---------------------------|
| <i>base</i> | LPSPI peripheral address. |
|-------------|---------------------------|

Returns

The data read from the data buffer.

#### 22.2.8.35 void LPSPI\_SetDummyData ( LPSPI\_Type \* *base*, uint8\_t *dummyData* )

Parameters

|                  |                                                                                                                                                                                                                                                 |
|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>      | LPSPI peripheral address.                                                                                                                                                                                                                       |
| <i>dummyData</i> | Data to be transferred when tx buffer is NULL. Note: This API has no effect when LPSPI in slave interrupt mode, because driver will set the TXMSK bit to 1 if txData is NULL, no data is loaded from transmit FIFO and output pin is tristated. |

**22.2.8.36 void LPSPI\_MasterTransferCreateHandle ( **LPSPI\_Type** \* *base*,  
**lpspi\_master\_handle\_t** \* *handle*, **lpspi\_master\_transfer\_callback\_t** *callback*,  
**void** \* *userData* )**

This function initializes the LPSPI handle, which can be used for other LPSPI transactional APIs. Usually, for a specified LPSPI instance, call this API once to get the initialized handle.

Parameters

|                 |                                                |
|-----------------|------------------------------------------------|
| <i>base</i>     | LPSPI peripheral address.                      |
| <i>handle</i>   | LPSPI handle pointer to lpspi_master_handle_t. |
| <i>callback</i> | DSPI callback.                                 |
| <i>userData</i> | callback function parameter.                   |

**22.2.8.37 status\_t LPSPI\_MasterTransferBlocking ( **LPSPI\_Type** \* *base*, **lpspi\_transfer\_t** \* *transfer* )**

This function transfers data using a polling method. This is a blocking function, which does not return until all transfers have been completed.

Note: The transfer data size should be integer multiples of bytesPerFrame if bytesPerFrame is less than or equal to 4. For bytesPerFrame greater than 4: The transfer data size should be equal to bytesPerFrame if the bytesPerFrame is not integer multiples of 4. Otherwise, the transfer data size can be an integer multiple of bytesPerFrame.

Parameters

|                 |                                        |
|-----------------|----------------------------------------|
| <i>base</i>     | LPSPI peripheral address.              |
| <i>transfer</i> | pointer to lpspi_transfer_t structure. |

Returns

status of status\_t.

### **22.2.8.38 status\_t LPSPI\_MasterTransferNonBlocking ( LPSPI\_Type \* *base*, lpspi\_master\_handle\_t \* *handle*, lpspi\_transfer\_t \* *transfer* )**

This function transfers data using an interrupt method. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.

Note: The transfer data size should be integer multiples of bytesPerFrame if bytesPerFrame is less than or equal to 4. For bytesPerFrame greater than 4: The transfer data size should be equal to bytesPerFrame if the bytesPerFrame is not integer multiples of 4. Otherwise, the transfer data size can be an integer multiple of bytesPerFrame.

Parameters

|                 |                                                                             |
|-----------------|-----------------------------------------------------------------------------|
| <i>base</i>     | LPSPI peripheral address.                                                   |
| <i>handle</i>   | pointer to lpspi_master_handle_t structure which stores the transfer state. |
| <i>transfer</i> | pointer to lpspi_transfer_t structure.                                      |

Returns

status of status\_t.

### **22.2.8.39 status\_t LPSPI\_MasterTransferGetCount ( LPSPI\_Type \* *base*, lpspi\_master\_handle\_t \* *handle*, size\_t \* *count* )**

This function gets the master transfer remaining bytes.

Parameters

|               |                                                                             |
|---------------|-----------------------------------------------------------------------------|
| <i>base</i>   | LPSPI peripheral address.                                                   |
| <i>handle</i> | pointer to lpspi_master_handle_t structure which stores the transfer state. |
| <i>count</i>  | Number of bytes transferred so far by the non-blocking transaction.         |

Returns

status of status\_t.

### **22.2.8.40 void LPSPI\_MasterTransferAbort ( LPSPI\_Type \* *base*, lpspi\_master\_handle\_t \* *handle* )**

This function aborts a transfer which uses an interrupt method.

Parameters

|               |                                                                             |
|---------------|-----------------------------------------------------------------------------|
| <i>base</i>   | LPSPI peripheral address.                                                   |
| <i>handle</i> | pointer to lpspi_master_handle_t structure which stores the transfer state. |

#### 22.2.8.41 void LPSPI\_MasterTransferHandleIRQ ( LPSPI\_Type \* *base*, lpspi\_master\_handle\_t \* *handle* )

This function processes the LPSPI transmit and receive IRQ.

Parameters

|               |                                                                             |
|---------------|-----------------------------------------------------------------------------|
| <i>base</i>   | LPSPI peripheral address.                                                   |
| <i>handle</i> | pointer to lpspi_master_handle_t structure which stores the transfer state. |

#### 22.2.8.42 void LPSPI\_SlaveTransferCreateHandle ( LPSPI\_Type \* *base*, lpspi\_slave\_handle\_t \* *handle*, lpspi\_slave\_transfer\_callback\_t *callback*, void \* *userData* )

This function initializes the LPSPI handle, which can be used for other LPSPI transactional APIs. Usually, for a specified LPSPI instance, call this API once to get the initialized handle.

Parameters

|                 |                                               |
|-----------------|-----------------------------------------------|
| <i>base</i>     | LPSPI peripheral address.                     |
| <i>handle</i>   | LPSPI handle pointer to lpspi_slave_handle_t. |
| <i>callback</i> | DSPI callback.                                |
| <i>userData</i> | callback function parameter.                  |

#### 22.2.8.43 status\_t LPSPI\_SlaveTransferNonBlocking ( LPSPI\_Type \* *base*, lpspi\_slave\_handle\_t \* *handle*, lpspi\_transfer\_t \* *transfer* )

This function transfer data using an interrupt method. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.

Note: The transfer data size should be integer multiples of bytesPerFrame if bytesPerFrame is less than or equal to 4. For bytesPerFrame greater than 4: The transfer data size should be equal to bytesPerFrame if the bytesPerFrame is not an integer multiple of 4. Otherwise, the transfer data size can be an integer multiple of bytesPerFrame.

Parameters

|                 |                                                                            |
|-----------------|----------------------------------------------------------------------------|
| <i>base</i>     | LPSPI peripheral address.                                                  |
| <i>handle</i>   | pointer to lpspi_slave_handle_t structure which stores the transfer state. |
| <i>transfer</i> | pointer to lpspi_transfer_t structure.                                     |

Returns

status of status\_t.

#### 22.2.8.44 status\_t LPSPI\_SlaveTransferGetCount ( LPSPI\_Type \* *base*, lpspi\_slave\_handle\_t \* *handle*, size\_t \* *count* )

This function gets the slave transfer remaining bytes.

Parameters

|               |                                                                            |
|---------------|----------------------------------------------------------------------------|
| <i>base</i>   | LPSPI peripheral address.                                                  |
| <i>handle</i> | pointer to lpspi_slave_handle_t structure which stores the transfer state. |
| <i>count</i>  | Number of bytes transferred so far by the non-blocking transaction.        |

Returns

status of status\_t.

#### 22.2.8.45 void LPSPI\_SlaveTransferAbort ( LPSPI\_Type \* *base*, lpspi\_slave\_handle\_t \* *handle* )

This function aborts a transfer which uses an interrupt method.

Parameters

|               |                                                                            |
|---------------|----------------------------------------------------------------------------|
| <i>base</i>   | LPSPI peripheral address.                                                  |
| <i>handle</i> | pointer to lpspi_slave_handle_t structure which stores the transfer state. |

#### 22.2.8.46 void LPSPI\_SlaveTransferHandleIRQ ( LPSPI\_Type \* *base*, lpspi\_slave\_handle\_t \* *handle* )

This function processes the LPSPI transmit and receives an IRQ.

Parameters

|               |                                                                            |
|---------------|----------------------------------------------------------------------------|
| <i>base</i>   | LPSPI peripheral address.                                                  |
| <i>handle</i> | pointer to lpspi_slave_handle_t structure which stores the transfer state. |

#### 22.2.8.47 bool LPSPI\_WaitTxFifoEmpty ( LPSPI\_Type \* *base* )

This function wait the tx fifo empty

Parameters

|             |                           |
|-------------|---------------------------|
| <i>base</i> | LPSPI peripheral address. |
|-------------|---------------------------|

Returns

true for the tx FIFO is ready, false is not.

### 22.2.9 Variable Documentation

#### 22.2.9.1 volatile uint8\_t g\_lpspiDummyData[]

# Chapter 23

## LPTMR: Low-Power Timer

### 23.1 Overview

The MCUXpresso SDK provides a driver for the Low-Power Timer (LPTMR) of MCUXpresso SDK devices.

### 23.2 Function groups

The LPTMR driver supports operating the module as a time counter or as a pulse counter.

#### 23.2.1 Initialization and deinitialization

The function [LPTMR\\_Init\(\)](#) initializes the LPTMR with specified configurations. The function [LPTMR\\_GetDefaultConfig\(\)](#) gets the default configurations. The initialization function configures the LPTMR for a timer or a pulse counter mode mode. It also sets up the LPTMR's free running mode operation and a clock source.

The function [LPTMR\\_DeInit\(\)](#) disables the LPTMR module and gates the module clock.

#### 23.2.2 Timer period Operations

The function [LPTMR\\_SetTimerPeriod\(\)](#) sets the timer period in units of count. Timers counts from 0 to the count value set here.

The function [LPTMR\\_GetCurrentTimerCount\(\)](#) reads the current timer counting value. This function returns the real-time timer counting value ranging from 0 to a timer period.

The timer period operation function takes the count value in ticks. Call the utility macros provided in the `fsl_common.h` file to convert to microseconds or milliseconds.

#### 23.2.3 Start and Stop timer operations

The function [LPTMR\\_StartTimer\(\)](#) starts the timer counting. After calling this function, the timer counts up to the counter value set earlier by using the [LPTMR\\_SetPeriod\(\)](#) function. Each time the timer reaches the count value and increments, it generates a trigger pulse and sets the timeout interrupt flag. An interrupt is also triggered if the timer interrupt is enabled.

The function [LPTMR\\_StopTimer\(\)](#) stops the timer counting and resets the timer's counter register.

### 23.2.4 Status

Provides functions to get and clear the LPTMR status.

### 23.2.5 Interrupt

Provides functions to enable/disable LPTMR interrupts and get the currently enabled interrupts.

## 23.3 Typical use case

### 23.3.1 LPTMR tick example

Updates the LPTMR period and toggles an LED periodically. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/lptmr

## Data Structures

- struct [\\_lptmr\\_config](#)  
*LPTMR config structure.* [More...](#)

## Typedefs

- typedef enum [\\_lptmr\\_pin\\_select](#) lptmr\_pin\_select\_t  
*LPTMR pin selection used in pulse counter mode.*
- typedef enum [\\_lptmr\\_pin\\_polarity](#) lptmr\_pin\_polarity\_t  
*LPTMR pin polarity used in pulse counter mode.*
- typedef enum [\\_lptmr\\_timer\\_mode](#) lptmr\_timer\_mode\_t  
*LPTMR timer mode selection.*
- typedef enum [\\_lptmr\\_prescaler\\_glitch\\_value](#) lptmr\_prescaler\_glitch\_value\_t  
*LPTMR prescaler/glitch filter values.*
- typedef enum [\\_lptmr\\_prescaler\\_clock\\_select](#) lptmr\_prescaler\_clock\_select\_t  
*LPTMR prescaler/glitch filter clock select.*
- typedef enum [\\_lptmr\\_interrupt\\_enable](#) lptmr\_interrupt\_enable\_t  
*List of the LPTMR interrupts.*
- typedef enum [\\_lptmr\\_status\\_flags](#) lptmr\_status\_flags\_t  
*List of the LPTMR status flags.*
- typedef struct [\\_lptmr\\_config](#) lptmr\_config\_t  
*LPTMR config structure.*

## Enumerations

- enum `_lptmr_pin_select` {
   
  `kLPTMR_PinSelectInput_0` = 0x0U,
   
  `kLPTMR_PinSelectInput_1` = 0x1U,
   
  `kLPTMR_PinSelectInput_2` = 0x2U,
   
  `kLPTMR_PinSelectInput_3` = 0x3U }
   
*LPTMR pin selection used in pulse counter mode.*
- enum `_lptmr_pin_polarity` {
   
  `kLPTMR_PinPolarityActiveHigh` = 0x0U,
   
  `kLPTMR_PinPolarityActiveLow` = 0x1U }
   
*LPTMR pin polarity used in pulse counter mode.*
- enum `_lptmr_timer_mode` {
   
  `kLPTMR_TimerModeTimeCounter` = 0x0U,
   
  `kLPTMR_TimerModePulseCounter` = 0x1U }
   
*LPTMR timer mode selection.*
- enum `_lptmr_prescaler_glitch_value` {
   
  `kLPTMR_Prescale_Glitch_0` = 0x0U,
   
  `kLPTMR_Prescale_Glitch_1` = 0x1U,
   
  `kLPTMR_Prescale_Glitch_2` = 0x2U,
   
  `kLPTMR_Prescale_Glitch_3` = 0x3U,
   
  `kLPTMR_Prescale_Glitch_4` = 0x4U,
   
  `kLPTMR_Prescale_Glitch_5` = 0x5U,
   
  `kLPTMR_Prescale_Glitch_6` = 0x6U,
   
  `kLPTMR_Prescale_Glitch_7` = 0x7U,
   
  `kLPTMR_Prescale_Glitch_8` = 0x8U,
   
  `kLPTMR_Prescale_Glitch_9` = 0x9U,
   
  `kLPTMR_Prescale_Glitch_10` = 0xAU,
   
  `kLPTMR_Prescale_Glitch_11` = 0xBU,
   
  `kLPTMR_Prescale_Glitch_12` = 0xCU,
   
  `kLPTMR_Prescale_Glitch_13` = 0xDU,
   
  `kLPTMR_Prescale_Glitch_14` = 0xEU,
   
  `kLPTMR_Prescale_Glitch_15` = 0xFU }
   
*LPTMR prescaler/glitch filter values.*
- enum `_lptmr_prescaler_clock_select` {
   
  `kLPTMR_PrescalerClock_0` = 0x0U,
   
  `kLPTMR_PrescalerClock_1` = 0x1U,
   
  `kLPTMR_PrescalerClock_2` = 0x2U,
   
  `kLPTMR_PrescalerClock_3` = 0x3U }
   
*LPTMR prescaler/glitch filter clock select.*
- enum `_lptmr_interrupt_enable` { `kLPTMR_TimerInterruptEnable` = LPTMR\_CSR\_TIE\_MASK }
   
*List of the LPTMR interrupts.*
- enum `_lptmr_status_flags` { `kLPTMR_TimerCompareFlag` = LPTMR\_CSR\_TCF\_MASK }
   
*List of the LPTMR status flags.*

## Functions

- static void `LPTMR_EnableTimerDMA` (LPTMR\_Type \*base, bool enable)

*Enable or disable timer DMA request.*

## Driver version

- #define `FSL_LPTMR_DRIVER_VERSION` (`MAKE_VERSION(2, 2, 0)`)  
*Driver Version.*

## Initialization and deinitialization

- void `LPTMR_Init` (LPTMR\_Type \*base, const `lptmr_config_t` \*config)  
*Ungates the LPTMR clock and configures the peripheral for a basic operation.*
- void `LPTMR_Deinit` (LPTMR\_Type \*base)  
*Gates the LPTMR clock.*
- void `LPTMR_GetDefaultConfig` (`lptmr_config_t` \*config)  
*Fills in the LPTMR configuration structure with default settings.*

## Interrupt Interface

- static void `LPTMR_EnableInterrupts` (LPTMR\_Type \*base, uint32\_t mask)  
*Enables the selected LPTMR interrupts.*
- static void `LPTMR_DisableInterrupts` (LPTMR\_Type \*base, uint32\_t mask)  
*Disables the selected LPTMR interrupts.*
- static uint32\_t `LPTMR_GetEnabledInterrupts` (LPTMR\_Type \*base)  
*Gets the enabled LPTMR interrupts.*

## Status Interface

- static uint32\_t `LPTMR_GetStatusFlags` (LPTMR\_Type \*base)  
*Gets the LPTMR status flags.*
- static void `LPTMR_ClearStatusFlags` (LPTMR\_Type \*base, uint32\_t mask)  
*Clears the LPTMR status flags.*

## Read and write the timer period

- static void `LPTMR_SetTimerPeriod` (LPTMR\_Type \*base, uint32\_t ticks)  
*Sets the timer period in units of count.*
- static uint32\_t `LPTMR_GetCurrentTimerCount` (LPTMR\_Type \*base)  
*Reads the current timer counting value.*

## Timer Start and Stop

- static void `LPTMR_StartTimer` (LPTMR\_Type \*base)  
*Starts the timer.*
- static void `LPTMR_StopTimer` (LPTMR\_Type \*base)  
*Stops the timer.*

## 23.4 Data Structure Documentation

### 23.4.1 struct \_lptmr\_config

This structure holds the configuration settings for the LPTMR peripheral. To initialize this structure to reasonable defaults, call the [LPTMR\\_GetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration struct can be made constant so it resides in flash.

#### Data Fields

- **[lptmr\\_timer\\_mode\\_t](#) timerMode**  
*Time counter mode or pulse counter mode.*
- **[lptmr\\_pin\\_select\\_t](#) pinSelect**  
*LPTMR pulse input pin select; used only in pulse counter mode.*
- **[lptmr\\_pin\\_polarity\\_t](#) pinPolarity**  
*LPTMR pulse input pin polarity; used only in pulse counter mode.*
- **bool enableFreeRunning**  
*True: enable free running, counter is reset on overflow False: counter is reset when the compare flag is set.*
- **bool bypassPrescaler**  
*True: bypass prescaler; false: use clock from prescaler.*
- **[lptmr\\_prescaler\\_clock\\_select\\_t](#) prescalerClockSource**  
*LPTMR clock source.*
- **[lptmr\\_prescaler\\_glitch\\_value\\_t](#) value**  
*Prescaler or glitch filter value.*

## 23.5 Typedef Documentation

### 23.5.1 **typedef enum \_lptmr\_pin\_select lptmr\_pin\_select\_t**

### 23.5.2 **typedef enum \_lptmr\_pin\_polarity lptmr\_pin\_polarity\_t**

### 23.5.3 **typedef enum \_lptmr\_timer\_mode lptmr\_timer\_mode\_t**

### 23.5.4 **typedef enum \_lptmr\_prescaler\_clock\_select lptmr\_prescaler\_clock\_select\_t**

Note

Clock connections are SoC-specific

### 23.5.5 `typedef struct _lptmr_config lptmr_config_t`

This structure holds the configuration settings for the LPTMR peripheral. To initialize this structure to reasonable defaults, call the [LPTMR\\_GetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration struct can be made constant so it resides in flash.

## 23.6 Enumeration Type Documentation

### 23.6.1 `enum _lptmr_pin_select`

Enumerator

*kLPTMR\_PinSelectInput\_0* Pulse counter input 0 is selected.

*kLPTMR\_PinSelectInput\_1* Pulse counter input 1 is selected.

*kLPTMR\_PinSelectInput\_2* Pulse counter input 2 is selected.

*kLPTMR\_PinSelectInput\_3* Pulse counter input 3 is selected.

### 23.6.2 `enum _lptmr_pin_polarity`

Enumerator

*kLPTMR\_PinPolarityActiveHigh* Pulse Counter input source is active-high.

*kLPTMR\_PinPolarityActiveLow* Pulse Counter input source is active-low.

### 23.6.3 `enum _lptmr_timer_mode`

Enumerator

*kLPTMR\_TimerModeTimeCounter* Time Counter mode.

*kLPTMR\_TimerModePulseCounter* Pulse Counter mode.

### 23.6.4 `enum _lptmr_prescaler_glitch_value`

Enumerator

*kLPTMR\_Prescale\_Glitch\_0* Prescaler divide 2, glitch filter does not support this setting.

- kLPTMR\_Prescale\_Glitch\_1*** Prescaler divide 4, glitch filter 2.
- kLPTMR\_Prescale\_Glitch\_2*** Prescaler divide 8, glitch filter 4.
- kLPTMR\_Prescale\_Glitch\_3*** Prescaler divide 16, glitch filter 8.
- kLPTMR\_Prescale\_Glitch\_4*** Prescaler divide 32, glitch filter 16.
- kLPTMR\_Prescale\_Glitch\_5*** Prescaler divide 64, glitch filter 32.
- kLPTMR\_Prescale\_Glitch\_6*** Prescaler divide 128, glitch filter 64.
- kLPTMR\_Prescale\_Glitch\_7*** Prescaler divide 256, glitch filter 128.
- kLPTMR\_Prescale\_Glitch\_8*** Prescaler divide 512, glitch filter 256.
- kLPTMR\_Prescale\_Glitch\_9*** Prescaler divide 1024, glitch filter 512.
- kLPTMR\_Prescale\_Glitch\_10*** Prescaler divide 2048 glitch filter 1024.
- kLPTMR\_Prescale\_Glitch\_11*** Prescaler divide 4096, glitch filter 2048.
- kLPTMR\_Prescale\_Glitch\_12*** Prescaler divide 8192, glitch filter 4096.
- kLPTMR\_Prescale\_Glitch\_13*** Prescaler divide 16384, glitch filter 8192.
- kLPTMR\_Prescale\_Glitch\_14*** Prescaler divide 32768, glitch filter 16384.
- kLPTMR\_Prescale\_Glitch\_15*** Prescaler divide 65536, glitch filter 32768.

### 23.6.5 enum \_lptmr\_prescaler\_clock\_select

Note

Clock connections are SoC-specific

Enumerator

- kLPTMR\_PrescalerClock\_0*** Prescaler/glitch filter clock 0 selected.
- kLPTMR\_PrescalerClock\_1*** Prescaler/glitch filter clock 1 selected.
- kLPTMR\_PrescalerClock\_2*** Prescaler/glitch filter clock 2 selected.
- kLPTMR\_PrescalerClock\_3*** Prescaler/glitch filter clock 3 selected.

### 23.6.6 enum \_lptmr\_interrupt\_enable

Enumerator

- kLPTMR\_TimerInterruptEnable*** Timer interrupt enable.

### 23.6.7 enum \_lptmr\_status\_flags

Enumerator

- kLPTMR\_TimerCompareFlag*** Timer compare flag.

## 23.7 Function Documentation

### 23.7.1 void LPTMR\_Init ( LPTMR\_Type \* *base*, const lptmr\_config\_t \* *config* )

Note

This API should be called at the beginning of the application using the LPTMR driver.

Parameters

|               |                                                 |
|---------------|-------------------------------------------------|
| <i>base</i>   | LPTMR peripheral base address                   |
| <i>config</i> | A pointer to the LPTMR configuration structure. |

### 23.7.2 void LPTMR\_Deinit ( LPTMR\_Type \* *base* )

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | LPTMR peripheral base address |
|-------------|-------------------------------|

### 23.7.3 void LPTMR\_GetDefaultConfig ( lptmr\_config\_t \* *config* )

The default values are as follows.

```
* config->timerMode = kLPTMR_TimerModeTimeCounter;
* config->pinSelect = kLPTMR_PinSelectInput_0;
* config->pinPolarity = kLPTMR_PinPolarityActiveHigh;
* config->enableFreeRunning = false;
* config->bypassPrescaler = true;
* config->prescalerClockSource = kLPTMR_PrescalerClock_1;
* config->value = kLPTMR_Prescale_Glitch_0;
*
```

Parameters

|               |                                                 |
|---------------|-------------------------------------------------|
| <i>config</i> | A pointer to the LPTMR configuration structure. |
|---------------|-------------------------------------------------|

### 23.7.4 static void LPTMR\_EnableInterrupts ( LPTMR\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

|             |                                                                                                                       |
|-------------|-----------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | LPTMR peripheral base address                                                                                         |
| <i>mask</i> | The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">lptmr_interrupt_enable_t</a> |

### 23.7.5 static void LPTMR\_DisableInterrupts ( LPTMR\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

|             |                                                                                                                          |
|-------------|--------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | LPTMR peripheral base address                                                                                            |
| <i>mask</i> | The interrupts to disable. This is a logical OR of members of the enumeration <a href="#">lptmr_interrupt_enable_t</a> . |

### 23.7.6 static uint32\_t LPTMR\_GetEnabledInterrupts ( LPTMR\_Type \* *base* ) [inline], [static]

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | LPTMR peripheral base address |
|-------------|-------------------------------|

Returns

The enabled interrupts. This is the logical OR of members of the enumeration [lptmr\\_interrupt\\_enable\\_t](#)

### 23.7.7 static void LPTMR\_EnableTimerDMA ( LPTMR\_Type \* *base*, bool *enable* ) [inline], [static]

Parameters

|             |                                    |
|-------------|------------------------------------|
| <i>base</i> | base LPTMR peripheral base address |
|-------------|------------------------------------|

|               |                                                                                  |
|---------------|----------------------------------------------------------------------------------|
| <i>enable</i> | Switcher of timer DMA feature. "true" means to enable, "false" means to disable. |
|---------------|----------------------------------------------------------------------------------|

### 23.7.8 static uint32\_t LPTMR\_GetStatusFlags ( LPTMR\_Type \* *base* ) [inline], [static]

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | LPTMR peripheral base address |
|-------------|-------------------------------|

Returns

The status flags. This is the logical OR of members of the enumeration [lptmr\\_status\\_flags\\_t](#)

### 23.7.9 static void LPTMR\_ClearStatusFlags ( LPTMR\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

|             |                                                                                                                      |
|-------------|----------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | LPTMR peripheral base address                                                                                        |
| <i>mask</i> | The status flags to clear. This is a logical OR of members of the enumeration <a href="#">lptmr_status_flags_t</a> . |

### 23.7.10 static void LPTMR\_SetTimerPeriod ( LPTMR\_Type \* *base*, uint32\_t *ticks* ) [inline], [static]

Timers counts from 0 until it equals the count value set here. The count value is written to the CMR register.

Note

1. The TCF flag is set with the CNR equals the count provided here and then increments.
2. Call the utility macros provided in the `fsl_common.h` to convert to ticks.

Parameters

|              |                                                                            |
|--------------|----------------------------------------------------------------------------|
| <i>base</i>  | LPTMR peripheral base address                                              |
| <i>ticks</i> | A timer period in units of ticks, which should be equal or greater than 1. |

### 23.7.11 static uint32\_t LPTMR\_GetCurrentTimerCount ( LPTMR\_Type \* *base* ) [inline], [static]

This function returns the real-time timer counting value in a range from 0 to a timer period.

Note

Call the utility macros provided in the fsl\_common.h to convert ticks to usec or msec.

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | LPTMR peripheral base address |
|-------------|-------------------------------|

Returns

The current counter value in ticks

### 23.7.12 static void LPTMR\_StartTimer ( LPTMR\_Type \* *base* ) [inline], [static]

After calling this function, the timer counts up to the CMR register value. Each time the timer reaches the CMR value and then increments, it generates a trigger pulse and sets the timeout interrupt flag. An interrupt is also triggered if the timer interrupt is enabled.

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | LPTMR peripheral base address |
|-------------|-------------------------------|

### 23.7.13 static void LPTMR\_StopTimer ( LPTMR\_Type \* *base* ) [inline], [static]

This function stops the timer and resets the timer's counter register.

### Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | LPTMR peripheral base address |
|-------------|-------------------------------|

## Chapter 24

# LPUART: Low Power Universal Asynchronous Receiver-/Transmitter Driver

### 24.1 Overview

#### Modules

- LPUART Driver

## 24.2 LPUART Driver

### 24.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Low Power UART (LPUART) module of MCUXpresso SDK devices.

### 24.2.2 Typical use case

#### 24.2.2.1 LPUART Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/lpuart

## Data Structures

- struct [\\_lpuart\\_config](#)  
*LPUART configuration structure. [More...](#)*
- struct [\\_lpuart\\_transfer](#)  
*LPUART transfer structure. [More...](#)*
- struct [\\_lpuart\\_handle](#)  
*LPUART handle structure. [More...](#)*

## Macros

- #define [UART\\_RETRY\\_TIMES](#) 0U /\* Defining to zero means to keep waiting for the flag until it is assert/deassert. \*/  
*Retry times for waiting flag.*

## Typedefs

- typedef enum [\\_lpuart\\_parity\\_mode](#) lpuart\_parity\_mode\_t  
*LPUART parity mode.*
- typedef enum [\\_lpuart\\_data\\_bits](#) lpuart\_data\_bits\_t  
*LPUART data bits count.*
- typedef enum [\\_lpuart\\_stop\\_bit\\_count](#) lpuart\_stop\_bit\_count\_t  
*LPUART stop bit count.*
- typedef enum [\\_lpuart\\_transmit\\_cts\\_source](#) lpuart\_transmit\_cts\_source\_t  
*LPUART transmit CTS source.*
- typedef enum [\\_lpuart\\_transmit\\_cts\\_config](#) lpuart\_transmit\_cts\_config\_t  
*LPUART transmit CTS configure.*
- typedef enum [\\_lpuart\\_idle\\_type\\_select](#) lpuart\_idle\_type\_select\_t

*LPUART idle flag type defines when the receiver starts counting.*

- **typedef enum \_lpuart\_idle\_config lpuart\_idle\_config\_t**  
*LPUART idle detected configuration.*
- **typedef struct \_lpuart\_config lpuart\_config\_t**  
*LPUART configuration structure.*
- **typedef struct \_lpuart\_transfer lpuart\_transfer\_t**  
*LPUART transfer structure.*
- **typedef void(\* lpuart\_transfer\_callback\_t )(LPUART\_Type \*base, lpuart\_handle\_t \*handle, status\_t status, void \*userData)**  
*LPUART transfer callback function.*

## Enumerations

- **enum {**
  - kStatus\_LPUART\_TxBusy** = MAKE\_STATUS(kStatusGroup\_LPUART, 0),
  - kStatus\_LPUART\_RxBusy** = MAKE\_STATUS(kStatusGroup\_LPUART, 1),
  - kStatus\_LPUART\_TxIdle** = MAKE\_STATUS(kStatusGroup\_LPUART, 2),
  - kStatus\_LPUART\_RxIdle** = MAKE\_STATUS(kStatusGroup\_LPUART, 3),
  - kStatus\_LPUART\_TxWatermarkTooLarge** = MAKE\_STATUS(kStatusGroup\_LPUART, 4),
  - kStatus\_LPUART\_RxWatermarkTooLarge** = MAKE\_STATUS(kStatusGroup\_LPUART, 5),
  - kStatus\_LPUART\_FlagCannotClearManually** = MAKE\_STATUS(kStatusGroup\_LPUART, 6),
  - kStatus\_LPUART\_Error** = MAKE\_STATUS(kStatusGroup\_LPUART, 7),
  - kStatus\_LPUART\_RxRingBufferOverrun**,
  - kStatus\_LPUART\_RxHardwareOverrun** = MAKE\_STATUS(kStatusGroup\_LPUART, 9),
  - kStatus\_LPUART\_NoiseError** = MAKE\_STATUS(kStatusGroup\_LPUART, 10),
  - kStatus\_LPUART\_FramingError** = MAKE\_STATUS(kStatusGroup\_LPUART, 11),
  - kStatus\_LPUART\_ParityError** = MAKE\_STATUS(kStatusGroup\_LPUART, 12),
  - kStatus\_LPUART\_BaudrateNotSupport**,
  - kStatus\_LPUART\_IdleLineDetected** = MAKE\_STATUS(kStatusGroup\_LPUART, 14),
  - kStatus\_LPUART\_Timeout** = MAKE\_STATUS(kStatusGroup\_LPUART, 15) **}**

*Error codes for the LPUART driver.*

- **enum \_lpuart\_parity\_mode {**
  - kLPUART\_ParityDisabled** = 0x0U,
  - kLPUART\_ParityEven** = 0x2U,
  - kLPUART\_ParityOdd** = 0x3U **}**
- **enum \_lpuart\_data\_bits {**
  - kLPUART\_EightDataBits** = 0x0U,
  - kLPUART\_SevenDataBits** = 0x1U **}**
- **enum \_lpuart\_stop\_bit\_count {**
  - kLPUART\_OneStopBit** = 0U,
  - kLPUART\_TwoStopBit** = 1U **}**
- **enum \_lpuart\_transmit\_cts\_source {**
  - kLPUART\_CtsSourcePin** = 0U,

- ```

kLPUART_CtsSourceMatchResult = 1U }

LPUART transmit CTS source.
• enum _lpuart_transmit_cts_config {
  kLPUART_CtsSampleAtStart = 0U,
  kLPUART_CtsSampleAtIdle = 1U }

LPUART transmit CTS configure.
• enum _lpuart_idle_type_select {
  kLPUART_IdleTypeStartBit = 0U,
  kLPUART_IdleTypeStopBit = 1U }

LPUART idle flag type defines when the receiver starts counting.
• enum _lpuart_idle_config {
  kLPUART_IdleCharacter1 = 0U,
  kLPUART_IdleCharacter2 = 1U,
  kLPUART_IdleCharacter4 = 2U,
  kLPUART_IdleCharacter8 = 3U,
  kLPUART_IdleCharacter16 = 4U,
  kLPUART_IdleCharacter32 = 5U,
  kLPUART_IdleCharacter64 = 6U,
  kLPUART_IdleCharacter128 = 7U }

LPUART idle detected configuration.
• enum _lpuart_interrupt_enable {
  kLPUART_LinBreakInterruptEnable = (LPUART_BAUD_LBKDIIE_MASK >> 8U),
  kLPUART_RxActiveEdgeInterruptEnable = (LPUART_BAUD_RXEDGIE_MASK >> 8U),
  kLPUART_TxDataRegEmptyInterruptEnable = (LPUART_CTRL_TIE_MASK),
  kLPUART_TransmissionCompleteInterruptEnable = (LPUART_CTRL_TCIE_MASK),
  kLPUART_RxDataRegFullInterruptEnable = (LPUART_CTRL_RIE_MASK),
  kLPUART_IdleLineInterruptEnable = (LPUART_CTRL_ILIE_MASK),
  kLPUART_RxOverrunInterruptEnable = (LPUART_CTRL_ORIE_MASK),
  kLPUART_NoiseErrorInterruptEnable = (LPUART_CTRL_NEIE_MASK),
  kLPUART_FramingErrorInterruptEnable = (LPUART_CTRL_FEIE_MASK),
  kLPUART_ParityErrorInterruptEnable = (LPUART_CTRL_PEIE_MASK),
  kLPUART_Match1InterruptEnable = (LPUART_CTRL_MA1IE_MASK),
  kLPUART_Match2InterruptEnable = (LPUART_CTRL_MA2IE_MASK),
  kLPUART_TxFifoOverflowInterruptEnable = (LPUART_FIFO_TXOFE_MASK),
  kLPUART_RxFifoUnderflowInterruptEnable = (LPUART_FIFO_RXUFE_MASK) }

LPUART interrupt configuration structure, default settings all disabled.
• enum _lpuart_flags {

```

```

kLPUART_TxDataRegEmptyFlag,
kLPUART_TransmissionCompleteFlag,
kLPUART_RxDataRegFullFlag = (LPUART_STAT_RDRF_MASK),
kLPUART_IdleLineFlag = (LPUART_STAT_IDLE_MASK),
kLPUART_RxOverrunFlag = (LPUART_STAT_OR_MASK),
kLPUART_NoiseErrorFlag = (LPUART_STAT_NF_MASK),
kLPUART_FramingErrorFlag,
kLPUART_ParityErrorFlag = (LPUART_STAT_PF_MASK),
kLPUART_LinBreakFlag = (LPUART_STAT_LBKDIF_MASK),
kLPUART_RxActiveEdgeFlag = (LPUART_STAT_RXEDGIF_MASK),
kLPUART_RxActiveFlag,
kLPUART_DataMatch1Flag,
kLPUART_DataMatch2Flag,
kLPUART_TxFifoEmptyFlag,
kLPUART_RxFifoEmptyFlag,
kLPUART_TxFifoOverflowFlag,
kLPUART_RxFifoUnderflowFlag }

```

LPUART status flags.

Driver version

- #define **FSL_LPUART_DRIVER_VERSION** (MAKE_VERSION(2, 7, 6))
LPUART driver version.

Software Reset

- static void **LPUART_SoftwareReset** (LPUART_Type *base)
Resets the LPUART using software.

Initialization and deinitialization

- **status_t LPUART_Init** (LPUART_Type *base, const **lpuart_config_t** *config, uint32_t srcClock_Hz)
Initializes an LPUART instance with the user configuration structure and the peripheral clock.
- void **LPUART_Deinit** (LPUART_Type *base)
Deinitializes a LPUART instance.
- void **LPUART_GetDefaultConfig** (**lpuart_config_t** *config)
Gets the default configuration structure.

Module configuration

- **status_t LPUART_SetBaudRate** (LPUART_Type *base, uint32_t baudRate_Bps, uint32_t srcClock_Hz)

- Sets the LPUART instance baudrate.
- void [LPUART_Enable9bitMode](#) (LPUART_Type *base, bool enable)
Enable 9-bit data mode for LPUART.
- static void [LPUART_SetMatchAddress](#) (LPUART_Type *base, uint16_t address1, uint16_t address2)
Set the LPUART address.
- static void [LPUART_EnableMatchAddress](#) (LPUART_Type *base, bool match1, bool match2)
Enable the LPUART match address feature.
- static void [LPUART_SetRxFifoWatermark](#) (LPUART_Type *base, uint8_t water)
Sets the rx FIFO watermark.
- static void [LPUART_SetTxFifoWatermark](#) (LPUART_Type *base, uint8_t water)
Sets the tx FIFO watermark.

Status

- uint32_t [LPUART_GetStatusFlags](#) (LPUART_Type *base)
Gets LPUART status flags.
- status_t [LPUART_ClearStatusFlags](#) (LPUART_Type *base, uint32_t mask)
Clears status flags with a provided mask.

Interrupts

- void [LPUART_EnableInterrupts](#) (LPUART_Type *base, uint32_t mask)
Enables LPUART interrupts according to a provided mask.
- void [LPUART_DisableInterrupts](#) (LPUART_Type *base, uint32_t mask)
Disables LPUART interrupts according to a provided mask.
- uint32_t [LPUART_GetEnabledInterrupts](#) (LPUART_Type *base)
Gets enabled LPUART interrupts.

DMA Configuration

- static uintptr_t [LPUART_GetDataRegisterAddress](#) (LPUART_Type *base)
Gets the LPUART data register address.
- static void [LPUART_EnableTxDMA](#) (LPUART_Type *base, bool enable)
Enables or disables the LPUART transmitter DMA request.
- static void [LPUART_EnableRxDMA](#) (LPUART_Type *base, bool enable)
Enables or disables the LPUART receiver DMA.

Bus Operations

- uint32_t [LPUART.GetInstance](#) (LPUART_Type *base)
Get the LPUART instance from peripheral base address.
- static void [LPUART_EnableTx](#) (LPUART_Type *base, bool enable)
Enables or disables the LPUART transmitter.
- static void [LPUART_EnableRx](#) (LPUART_Type *base, bool enable)
Enables or disables the LPUART receiver.

- static void [LPUART_WriteByte](#) (LPUART_Type *base, uint8_t data)
Writes to the transmitter register.
- static uint8_t [LPUART_ReadByte](#) (LPUART_Type *base)
Reads the receiver register.
- static uint8_t [LPUART_GetRxFifoCount](#) (LPUART_Type *base)
Gets the rx FIFO data count.
- static uint8_t [LPUART_GetTxFifoCount](#) (LPUART_Type *base)
Gets the tx FIFO data count.
- void [LPUART_SendAddress](#) (LPUART_Type *base, uint8_t address)
Transmit an address frame in 9-bit data mode.
- status_t [LPUART_WriteBlocking](#) (LPUART_Type *base, const uint8_t *data, size_t length)
Writes to the transmitter register using a blocking method.
- status_t [LPUART_ReadBlocking](#) (LPUART_Type *base, uint8_t *data, size_t length)
Reads the receiver data register using a blocking method.

Transactional

- void [LPUART_TransferCreateHandle](#) (LPUART_Type *base, lpuart_handle_t *handle, lpuart_transfer_callback_t callback, void *userData)
Initializes the LPUART handle.
- status_t [LPUART_TransferSendNonBlocking](#) (LPUART_Type *base, lpuart_handle_t *handle, lpuart_transfer_t *xfer)
Transmits a buffer of data using the interrupt method.
- void [LPUART_TransferStartRingBuffer](#) (LPUART_Type *base, lpuart_handle_t *handle, uint8_t *ringBuffer, size_t ringBufferSize)
Sets up the RX ring buffer.
- void [LPUART_TransferStopRingBuffer](#) (LPUART_Type *base, lpuart_handle_t *handle)
Aborts the background transfer and uninstalls the ring buffer.
- size_t [LPUART_TransferGetRxRingBufferLength](#) (LPUART_Type *base, lpuart_handle_t *handle)
Get the length of received data in RX ring buffer.
- void [LPUART_TransferAbortSend](#) (LPUART_Type *base, lpuart_handle_t *handle)
Aborts the interrupt-driven data transmit.
- status_t [LPUART_TransferGetSendCount](#) (LPUART_Type *base, lpuart_handle_t *handle, uint32_t *count)
Gets the number of bytes that have been sent out to bus.
- status_t [LPUART_TransferReceiveNonBlocking](#) (LPUART_Type *base, lpuart_handle_t *handle, lpuart_transfer_t *xfer, size_t *receivedBytes)
Receives a buffer of data using the interrupt method.
- void [LPUART_TransferAbortReceive](#) (LPUART_Type *base, lpuart_handle_t *handle)
Aborts the interrupt-driven data receiving.
- status_t [LPUART_TransferGetReceiveCount](#) (LPUART_Type *base, lpuart_handle_t *handle, uint32_t *count)
Gets the number of bytes that have been received.
- void [LPUART_TransferHandleIRQ](#) (LPUART_Type *base, void *irqHandle)
LPUART IRQ handle function.
- void [LPUART_TransferHandleErrorIRQ](#) (LPUART_Type *base, void *irqHandle)
LPUART Error IRQ handle function.

24.2.3 Data Structure Documentation

24.2.3.1 struct _lpuart_config

Data Fields

- `uint32_t baudRate_Bps`
LPUART baud rate.
- `lpuart_parity_mode_t parityMode`
Parity mode, disabled (default), even, odd.
- `lpuart_data_bits_t dataBitsCount`
Data bits count, eight (default), seven.
- `bool isMsb`
Data bits order, LSB (default), MSB.
- `lpuart_stop_bit_count_t stopBitCount`
Number of stop bits, 1 stop bit (default) or 2 stop bits.
- `uint8_t txFifoWatermark`
TX FIFO watermark.
- `uint8_t rxFifoWatermark`
RX FIFO watermark.
- `bool enableRxRTS`
RX RTS enable.
- `bool enableTxCTS`
TX CTS enable.
- `lpuart_transmit_cts_source_t txCtsSource`
TX CTS source.
- `lpuart_transmit_cts_config_t txCtsConfig`
TX CTS configure.
- `lpuart_idle_type_select_t rxIdleType`
RX IDLE type.
- `lpuart_idle_config_t rxIdleConfig`
RX IDLE configuration.
- `bool enableTx`
Enable TX.
- `bool enableRx`
Enable RX.

Field Documentation

- (1) `lpuart_idle_type_select_t _lpuart_config::rxIdleType`
- (2) `lpuart_idle_config_t _lpuart_config::rxIdleConfig`

24.2.3.2 struct _lpuart_transfer

Data Fields

- `size_t dataSize`
The byte count to be transfer.
- `uint8_t * data`

- **uint8_t * rxData**
The buffer of data to be transfer.
- **const uint8_t * txData**
The buffer to receive data.
- **const uint8_t * txData**
The buffer of data to be sent.

Field Documentation

- (1) **uint8_t* _lpuart_transfer::data**
- (2) **uint8_t* _lpuart_transfer::rxData**
- (3) **const uint8_t* _lpuart_transfer::txData**
- (4) **size_t _lpuart_transfer::dataSize**

24.2.3.3 struct _lpuart_handle

Data Fields

- **const uint8_t *volatile txData**
Address of remaining data to send.
- **volatile size_t txDataSize**
Size of the remaining data to send.
- **size_t txDataSizeAll**
Size of the data to send out.
- **uint8_t *volatile rxData**
Address of remaining data to receive.
- **volatile size_t rxDataSize**
Size of the remaining data to receive.
- **size_t rxDataSizeAll**
Size of the data to receive.
- **uint8_t * rxRingBuffer**
Start address of the receiver ring buffer.
- **size_t rxRingBufferSize**
Size of the ring buffer.
- **volatile uint16_t rxRingBufferHead**
Index for the driver to store received data into ring buffer.
- **volatile uint16_t rxRingBufferTail**
Index for the user to get data from the ring buffer.
- **_lpuart_transfer_callback_t callback**
Callback function.
- **void * userData**
LPUART callback function parameter.
- **volatile uint8_t txState**
TX transfer state.
- **volatile uint8_t rxState**
RX transfer state.
- **bool isSevenDataBits**
Seven data bits flag.

Field Documentation

- (1) `const uint8_t* volatile _lpuart_handle::txData`
- (2) `volatile size_t _lpuart_handle::txDataSize`
- (3) `size_t _lpuart_handle::txDataSizeAll`
- (4) `uint8_t* volatile _lpuart_handle::rxData`
- (5) `volatile size_t _lpuart_handle::rxDataSize`
- (6) `size_t _lpuart_handle::rxDataSizeAll`
- (7) `uint8_t* _lpuart_handle::rxRingBuffer`
- (8) `size_t _lpuart_handle::rxRingBufferSize`
- (9) `volatile uint16_t _lpuart_handle::rxRingBufferHead`
- (10) `volatile uint16_t _lpuart_handle::rxRingBufferTail`
- (11) `lpuart_transfer_callback_t _lpuart_handle::callback`
- (12) `void* _lpuart_handle::userData`
- (13) `volatile uint8_t _lpuart_handle::txState`
- (14) `volatile uint8_t _lpuart_handle::rxState`
- (15) `bool _lpuart_handle::isSevenDataBits`

24.2.4 Macro Definition Documentation

24.2.4.1 `#define FSL_LPUART_DRIVER_VERSION (MAKE_VERSION(2, 7, 6))`

24.2.4.2 `#define UART_RETRY_TIMES 0U /* Defining to zero means to keep waiting for the flag until it is assert/deassert. */`

24.2.5 Typedef Documentation

24.2.5.1 `typedef enum _lpuart_parity_mode lpuart_parity_mode_t`

24.2.5.2 `typedef enum _lpuart_data_bits lpuart_data_bits_t`

24.2.5.3 `typedef enum _lpuart_stop_bit_count lpuart_stop_bit_count_t`

24.2.5.4 `typedef enum _lpuart_transmit_cts_source lpuart_transmit_cts_source_t`

24.2.5.5 `typedef enum _lpuart_transmit_cts_config lpuart_transmit_cts_config_t`

24.2.5.6 `typedef enum _lpuart_idle_type_select lpuart_idle_type_select_t`

24.2.5.8 `typedef struct _lpuart_config lpuart_config_t`

24.2.5.9 `typedef struct _lpuart_transfer lpuart_transfer_t`

**24.2.5.10 `typedef void(* lpuart_transfer_callback_t)(LPUART_Type *base,
lpuart_handle_t *handle, status_t status, void *userData)`**

24.2.6 Enumeration Type Documentation

24.2.6.1 anonymous enum

Enumerator

kStatus_LPUART_TxBusy TX busy.

kStatus_LPUART_RxBusy RX busy.

kStatus_LPUART_TxIdle LPUART transmitter is idle.

kStatus_LPUART_RxIdle LPUART receiver is idle.

kStatus_LPUART_TxWatermarkTooLarge TX FIFO watermark too large.

kStatus_LPUART_RxWatermarkTooLarge RX FIFO watermark too large.

kStatus_LPUART_FlagCannotClearManually Some flag can't manually clear.

kStatus_LPUART_Error Error happens on LPUART.

kStatus_LPUART_RxRingBufferOverrun LPUART RX software ring buffer overrun.

kStatus_LPUART_RxHardwareOverrun LPUART RX receiver overrun.

kStatus_LPUART_NoiseError LPUART noise error.

kStatus_LPUART_FramingError LPUART framing error.

kStatus_LPUART_ParityError LPUART parity error.

kStatus_LPUART_BaudrateNotSupport Baudrate is not support in current clock source.

kStatus_LPUART_IdleLineDetected IDLE flag.

kStatus_LPUART_Timeout LPUART times out.

24.2.6.2 `enum _lpuart_parity_mode`

Enumerator

kLPUART_ParityDisabled Parity disabled.

kLPUART_ParityEven Parity enabled, type even, bit setting: PE|PT = 10.

kLPUART_ParityOdd Parity enabled, type odd, bit setting: PE|PT = 11.

24.2.6.3 `enum _lpuart_data_bits`

Enumerator

kLPUART_EightDataBits Eight data bit.

kLPUART_SevenDataBits Seven data bit.

24.2.6.4 enum _lpuart_stop_bit_count

Enumerator

kLPUART_OneStopBit One stop bit.

kLPUART_TwoStopBit Two stop bits.

24.2.6.5 enum _lpuart_transmit_cts_source

Enumerator

kLPUART_CtsSourcePin CTS resource is the LPUART_CTS pin.

kLPUART_CtsSourceMatchResult CTS resource is the match result.

24.2.6.6 enum _lpuart_transmit_cts_config

Enumerator

kLPUART_CtsSampleAtStart CTS input is sampled at the start of each character.

kLPUART_CtsSampleAtIdle CTS input is sampled when the transmitter is idle.

24.2.6.7 enum _lpuart_idle_type_select

Enumerator

kLPUART_IdleTypeStartBit Start counting after a valid start bit.

kLPUART_IdleTypeStopBit Start counting after a stop bit.

24.2.6.8 enum _lpuart_idle_config

This structure defines the number of idle characters that must be received before the IDLE flag is set.

Enumerator

kLPUART_IdleCharacter1 the number of idle characters.

kLPUART_IdleCharacter2 the number of idle characters.

kLPUART_IdleCharacter4 the number of idle characters.

kLPUART_IdleCharacter8 the number of idle characters.

kLPUART_IdleCharacter16 the number of idle characters.

kLPUART_IdleCharacter32 the number of idle characters.

kLPUART_IdleCharacter64 the number of idle characters.

kLPUART_IdleCharacter128 the number of idle characters.

24.2.6.9 enum _lpuart_interrupt_enable

This structure contains the settings for all LPUART interrupt configurations.

Enumerator

- kLPUART_LinBreakInterruptEnable*** LIN break detect. bit 7
- kLPUART_RxActiveEdgeInterruptEnable*** Receive Active Edge. bit 6
- kLPUART_TxDataRegEmptyInterruptEnable*** Transmit data register empty. bit 23
- kLPUART_TransmissionCompleteInterruptEnable*** Transmission complete. bit 22
- kLPUART_RxDataRegFullInterruptEnable*** Receiver data register full. bit 21
- kLPUART_IdleLineInterruptEnable*** Idle line. bit 20
- kLPUART_RxOverrunInterruptEnable*** Receiver Overrun. bit 27
- kLPUART_NoiseErrorInterruptEnable*** Noise error flag. bit 26
- kLPUART_FramingErrorInterruptEnable*** Framing error flag. bit 25
- kLPUART_ParityErrorInterruptEnable*** Parity error flag. bit 24
- kLPUART_Match1InterruptEnable*** Parity error flag. bit 15
- kLPUART_Match2InterruptEnable*** Parity error flag. bit 14
- kLPUART_TxFifoOverflowInterruptEnable*** Transmit FIFO Overflow. bit 9
- kLPUART_RxFifoUnderflowInterruptEnable*** Receive FIFO Underflow. bit 8

24.2.6.10 enum _lpuart_flags

This provides constants for the LPUART status flags for use in the LPUART functions.

Enumerator

- kLPUART_TxDataRegEmptyFlag*** Transmit data register empty flag, sets when transmit buffer is empty. bit 23
- kLPUART_TransmissionCompleteFlag*** Transmission complete flag, sets when transmission activity complete. bit 22
- kLPUART_RxDataRegFullFlag*** Receive data register full flag, sets when the receive data buffer is full. bit 21
- kLPUART_IdleLineFlag*** Idle line detect flag, sets when idle line detected. bit 20
- kLPUART_RxOverrunFlag*** Receive Overrun, sets when new data is received before data is read from receive register. bit 19
- kLPUART_NoiseErrorFlag*** Receive takes 3 samples of each received bit. If any of these samples differ, noise flag sets. bit 18
- kLPUART_FramingErrorFlag*** Frame error flag, sets if logic 0 was detected where stop bit expected. bit 17
- kLPUART_ParityErrorFlag*** If parity enabled, sets upon parity error detection. bit 16
- kLPUART_LinBreakFlag*** LIN break detect interrupt flag, sets when LIN break char detected and LIN circuit enabled. bit 31
- kLPUART_RxActiveEdgeFlag*** Receive pin active edge interrupt flag, sets when active edge detected. bit 30

kLPUART_RxActiveFlag Receiver Active Flag (RAF), sets at beginning of valid start. bit 24

kLPUART_DataMatch1Flag The next character to be read from LPUART_DATA matches MA1.
bit 15

kLPUART_DataMatch2Flag The next character to be read from LPUART_DATA matches MA2.
bit 14

kLPUART_TxFifoEmptyFlag TXEMPTY bit, sets if transmit buffer is empty. bit 7

kLPUART_RxFifoEmptyFlag RXEMPTY bit, sets if receive buffer is empty. bit 6

kLPUART_TxFifoOverflowFlag TXOF bit, sets if transmit buffer overflow occurred. bit 1

kLPUART_RxFifoUnderflowFlag RXUF bit, sets if receive buffer underflow occurred. bit 0

24.2.7 Function Documentation

24.2.7.1 static void LPUART_SoftwareReset (**LPUART_Type** * *base*) [inline], [static]

This function resets all internal logic and registers except the Global Register. Remains set until cleared by software.

Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

24.2.7.2 status_t LPUART_Init (**LPUART_Type** * *base*, const **lpuart_config_t** * *config*, **uint32_t** *srcClock_Hz*)

This function configures the LPUART module with user-defined settings. Call the [LPUART_GetDefaultConfig\(\)](#) function to configure the configuration structure and get the default configuration. The example below shows how to use this API to configure the LPUART.

```
* lpuart_config_t lpuartConfig;
* lpuartConfig.baudRate_Bps = 115200U;
* lpuartConfig.parityMode = kLPUART_ParityDisabled;
* lpuartConfig.dataBitsCount = kLPUART_EightDataBits;
* lpuartConfig.isMsb = false;
* lpuartConfig.stopBitCount = kLPUART_OneStopBit;
* lpuartConfig.txFifoWatermark = 0;
* lpuartConfig.rxFifoWatermark = 1;
* LPUART_Init(LPUART1, &lpuartConfig, 20000000U);
*
```

Parameters

<i>base</i>	LPUART peripheral base address.
<i>config</i>	Pointer to a user-defined configuration structure.
<i>srcClock_Hz</i>	LPUART clock source frequency in HZ.

Return values

<i>kStatus_LPUART_BaudrateNotSupport</i>	Baudrate is not support in current clock source.
<i>kStatus_Success</i>	LPUART initialize succeed

24.2.7.3 void LPUART_Deinit (LPUART_Type * *base*)

This function waits for transmit to complete, disables TX and RX, and disables the LPUART clock.

Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

24.2.7.4 void LPUART_GetDefaultConfig (Ipuart_config_t * *config*)

This function initializes the LPUART configuration structure to a default value. The default values are:
IpuartConfig->baudRate_Bps = 115200U; *IpuartConfig->parityMode* = kLPUART_ParityDisabled;
IpuartConfig->dataBitsCount = kLPUART_EightDataBits; *IpuartConfig->isMsb* = false; *IpuartConfig->stopBitCount* = kLPUART_OneStopBit; *IpuartConfig->txFifoWatermark* = 0; *IpuartConfig->rxFifoWatermark* = 1; *IpuartConfig->rxIdleType* = kLPUART_IdleTypeStartBit; *IpuartConfig->rxIdleConfig* = kLPUART_IdleCharacter1; *IpuartConfig->enableTx* = false; *IpuartConfig->enableRx* = false;

Parameters

<i>config</i>	Pointer to a configuration structure.
---------------	---------------------------------------

24.2.7.5 status_t LPUART_SetBaudRate (LPUART_Type * *base*, uint32_t *baudRate_Bps*, uint32_t *srcClock_Hz*)

This function configures the LPUART module baudrate. This function is used to update the LPUART module baudrate after the LPUART module is initialized by the LPUART_Init.

```
* LPUART_SetBaudRate(LPUART1, 115200U, 20000000U);
*
```

Parameters

<i>base</i>	LPUART peripheral base address.
<i>baudRate_Bps</i>	LPUART baudrate to be set.
<i>srcClock_Hz</i>	LPUART clock source frequency in HZ.

Return values

<i>kStatus_LPUART_BaudrateNotSupport</i>	Baudrate is not supported in the current clock source.
<i>kStatus_Success</i>	Set baudrate succeeded.

24.2.7.6 void LPUART_Enable9bitMode (LPUART_Type * *base*, bool *enable*)

This function set the 9-bit mode for LPUART module. The 9th bit is not used for parity thus can be modified by user.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>enable</i>	true to enable, flase to disable.

24.2.7.7 static void LPUART_SetMatchAddress (LPUART_Type * *base*, uint16_t *address1*, uint16_t *address2*) [inline], [static]

This function configures the address for LPUART module that works as slave in 9-bit data mode. One or two address fields can be configured. When the address field's match enable bit is set, the frame it receives with MSB being 1 is considered as an address frame, otherwise it is considered as data frame. Once the address frame matches one of slave's own addresses, this slave is addressed. This address frame and its following data frames are stored in the receive buffer, otherwise the frames will be discarded. To un-address a slave, just send an address frame with unmatched address.

Note

Any LPUART instance joined in the multi-slave system can work as slave. The position of the address mark is the same as the parity bit when parity is enabled for 8 bit and 9 bit data formats.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>address1</i>	LPUART slave address1.
<i>address2</i>	LPUART slave address2.

24.2.7.8 static void LPUART_EnableMatchAddress (LPUART_Type * *base*, bool *match1*, bool *match2*) [inline], [static]

Parameters

<i>base</i>	LPUART peripheral base address.
<i>match1</i>	true to enable match address1, false to disable.
<i>match2</i>	true to enable match address2, false to disable.

24.2.7.9 static void LPUART_SetRxFifoWatermark (LPUART_Type * *base*, uint8_t *water*) [inline], [static]

Parameters

<i>base</i>	LPUART peripheral base address.
<i>water</i>	Rx FIFO watermark.

24.2.7.10 static void LPUART_SetTxFifoWatermark (LPUART_Type * *base*, uint8_t *water*) [inline], [static]

Parameters

<i>base</i>	LPUART peripheral base address.
<i>water</i>	Tx FIFO watermark.

24.2.7.11 uint32_t LPUART_GetStatusFlags (LPUART_Type * *base*)

This function gets all LPUART status flags. The flags are returned as the logical OR value of the enumerators [_lpuart_flags](#). To check for a specific status, compare the return value with enumerators in the [_lpuart_flags](#). For example, to check whether the TX is empty:

```
*     if (kLPUART_TxDataRegEmptyFlag &
```

```

LPUART_GetStatusFlags(LPUART1)
{
    ...
}

```

Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

Returns

LPUART status flags which are ORed by the enumerators in the _lpuart_flags.

24.2.7.12 status_t LPUART_ClearStatusFlags (LPUART_Type * *base*, uint32_t *mask*)

This function clears LPUART status flags with a provided mask. Automatically cleared flags can't be cleared by this function. Flags that can only be cleared or set by hardware are: kLPUART_TxDataRegEmptyFlag, kLPUART_TransmissionCompleteFlag, kLPUART_RxDataRegFullFlag, kLPUART_RxActiveFlag, kLPUART_NoiseErrorFlag, kLPUART_ParityErrorFlag, kLPUART_TxFifoEmptyFlag, kLPUART_RxFifoEmptyFlag Note: This API should be called when the Tx/Rx is idle, otherwise it takes no effects.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>mask</i>	the status flags to be cleared. The user can use the enumerators in the _lpuart_status_flag_t to do the OR operation and get the mask.

Returns

0 succeed, others failed.

Return values

<i>kStatus_LPUART_Flag-CannotClearManually</i>	The flag can't be cleared by this function but it is cleared automatically by hardware.
------------------------------------------------	-----------------------------------------------------------------------------------------

<i>kStatus_Success</i>	Status in the mask are cleared.
------------------------	---------------------------------

24.2.7.13 void LPUART_EnableInterrupts (LPUART_Type * *base*, uint32_t *mask*)

This function enables the LPUART interrupts according to a provided mask. The mask is a logical OR of enumeration members. See the [_lpuart_interrupt_enable](#). This examples shows how to enable TX empty interrupt and RX full interrupt:

```
*     LPUART_EnableInterrupts(LPUART1,
    kLPUART_TxDataRegEmptyInterruptEnable |
    kLPUART_RxDataRegFullInterruptEnable);
*
```

Parameters

<i>base</i>	LPUART peripheral base address.
<i>mask</i>	The interrupts to enable. Logical OR of _lpuart_interrupt_enable .

24.2.7.14 void LPUART_DisableInterrupts (LPUART_Type * *base*, uint32_t *mask*)

This function disables the LPUART interrupts according to a provided mask. The mask is a logical OR of enumeration members. See [_lpuart_interrupt_enable](#). This example shows how to disable the TX empty interrupt and RX full interrupt:

```
*     LPUART_DisableInterrupts(LPUART1,
    kLPUART_TxDataRegEmptyInterruptEnable |
    kLPUART_RxDataRegFullInterruptEnable);
*
```

Parameters

<i>base</i>	LPUART peripheral base address.
<i>mask</i>	The interrupts to disable. Logical OR of _lpuart_interrupt_enable .

24.2.7.15 uint32_t LPUART_GetEnabledInterrupts (LPUART_Type * *base*)

This function gets the enabled LPUART interrupts. The enabled interrupts are returned as the logical OR value of the enumerators [_lpuart_interrupt_enable](#). To check a specific interrupt enable status, compare the return value with enumerators in [_lpuart_interrupt_enable](#). For example, to check whether the TX empty interrupt is enabled:

```

*     uint32_t enabledInterrupts = LPUART_GetEnabledInterrupts(LPUART1);
*
*     if (kLPUART_TxDataRegEmptyInterruptEnable & enabledInterrupts)
*     {
*         ...
*     }
*

```

Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

Returns

LPUART interrupt flags which are logical OR of the enumerators in [_lpuart_interrupt_enable](#).

24.2.7.16 static uintptr_t LPUART_GetDataRegisterAddress (LPUART_Type * *base*) [inline], [static]

This function returns the LPUART data register address, which is mainly used by the DMA/eDMA.

Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

Returns

LPUART data register addresses which are used both by the transmitter and receiver.

24.2.7.17 static void LPUART_EnableTxDMA (LPUART_Type * *base*, bool *enable*) [inline], [static]

This function enables or disables the transmit data register empty flag, STAT[TDRE], to generate DMA requests.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>enable</i>	True to enable, false to disable.

24.2.7.18 static void LPUART_EnableRxDMA (LPUART_Type * *base*, bool *enable*) [inline], [static]

This function enables or disables the receiver data register full flag, STAT[RDRF], to generate DMA requests.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>enable</i>	True to enable, false to disable.

24.2.7.19 `uint32_t LPUART_GetInstance (LPUART_Type * base)`

Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

Returns

LPUART instance.

24.2.7.20 `static void LPUART_EnableTx (LPUART_Type * base, bool enable) [inline], [static]`

This function enables or disables the LPUART transmitter.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>enable</i>	True to enable, false to disable.

24.2.7.21 `static void LPUART_EnableRx (LPUART_Type * base, bool enable) [inline], [static]`

This function enables or disables the LPUART receiver.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>enable</i>	True to enable, false to disable.

24.2.7.22 `static void LPUART_WriteByte (LPUART_Type * base, uint8_t data) [inline], [static]`

This function writes data to the transmitter register directly. The upper layer must ensure that the TX register is empty or that the TX FIFO has room before calling this function.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>data</i>	Data write to the TX register.

24.2.7.23 static uint8_t LPUART_ReadByte (LPUART_Type * *base*) [inline], [static]

This function reads data from the receiver register directly. The upper layer must ensure that the receiver register is full or that the RX FIFO has data before calling this function.

Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

Returns

Data read from data register.

24.2.7.24 static uint8_t LPUART_GetRxFifoCount (LPUART_Type * *base*) [inline], [static]

Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

Returns

rx FIFO data count.

24.2.7.25 static uint8_t LPUART_GetTxFifoCount (LPUART_Type * *base*) [inline], [static]

Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

Returns

tx FIFO data count.

24.2.7.26 void LPUART_SendAddress (LPUART_Type * *base*, uint8_t *address*)

Parameters

<i>base</i>	LPUART peripheral base address.
<i>address</i>	LPUART slave address.

24.2.7.27 status_t LPUART_WriteBlocking (LPUART_Type * *base*, const uint8_t * *data*, size_t *length*)

This function polls the transmitter register, first waits for the register to be empty or TX FIFO to have room, and writes data to the transmitter buffer, then waits for the dat to be sent out to the bus.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>data</i>	Start address of the data to write.
<i>length</i>	Size of the data to write.

Return values

<i>kStatus_LPUART_Timeout</i>	Transmission timed out and was aborted.
<i>kStatus_Success</i>	Successfully wrote all data.

24.2.7.28 status_t LPUART_ReadBlocking (LPUART_Type * *base*, uint8_t * *data*, size_t *length*)

This function polls the receiver register, waits for the receiver register full or receiver FIFO has data, and reads data from the TX register.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>data</i>	Start address of the buffer to store the received data.
<i>length</i>	Size of the buffer.

Return values

<i>kStatus_LPUART_Rx-HardwareOverrun</i>	Receiver overrun happened while receiving data.
<i>kStatus_LPUART_Noise-Error</i>	Noise error happened while receiving data.
<i>kStatus_LPUART_-FramingError</i>	Framing error happened while receiving data.
<i>kStatus_LPUART_Parity-Error</i>	Parity error happened while receiving data.
<i>kStatus_LPUART_-Timeout</i>	Transmission timed out and was aborted.
<i>kStatus_Success</i>	Successfully received all data.

24.2.7.29 void LPUART_TransferCreateHandle (LPUART_Type * *base*, lpuart_handle_t * *handle*, lpuart_transfer_callback_t *callback*, void * *userData*)

This function initializes the LPUART handle, which can be used for other LPUART transactional APIs. Usually, for a specified LPUART instance, call this API once to get the initialized handle.

The LPUART driver supports the "background" receiving, which means that user can set up an RX ring buffer optionally. Data received is stored into the ring buffer even when the user doesn't call the [LPUART_TransferReceiveNonBlocking\(\)](#) API. If there is already data received in the ring buffer, the user can get the received data from the ring buffer directly. The ring buffer is disabled if passing NULL as *ringBuffer*.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>callback</i>	Callback function.
<i>userData</i>	User data.

24.2.7.30 status_t LPUART_TransferSendNonBlocking (LPUART_Type * *base*, Ipuart_handle_t * *handle*, Ipuart_transfer_t * *xfer*)

This function send data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data written to the transmitter register. When all data is written to the TX register in the ISR, the LPUART driver calls the callback function and passes the [kStatus_LPUART_TxIdle](#) as status parameter.

Note

The [kStatus_LPUART_TxIdle](#) is passed to the upper layer when all data are written to the TX register. However, there is no check to ensure that all the data sent out. Before disabling the T-X, check the [kLPUART_TransmissionCompleteFlag](#) to ensure that the transmit is finished.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>xfer</i>	LPUART transfer structure, see Ipuart_transfer_t .

Return values

<i>kStatus_Success</i>	Successfully start the data transmission.
<i>kStatus_LPUART_TxBusy</i>	Previous transmission still not finished, data not all written to the TX register.
<i>kStatus_InvalidArgument</i>	Invalid argument.

24.2.7.31 void LPUART_TransferStartRingBuffer (LPUART_Type * *base*, Ipuart_handle_t * *handle*, uint8_t * *ringBuffer*, size_t *ringBufferSize*)

This function sets up the RX ring buffer to a specific UART handle.

When the RX ring buffer is used, data received is stored into the ring buffer even when the user doesn't call the [UART_TransferReceiveNonBlocking\(\)](#) API. If there is already data received in the ring buffer, the user can get the received data from the ring buffer directly.

Note

When using RX ring buffer, one byte is reserved for internal use. In other words, if *ringBufferSize* is 32, then only 31 bytes are used for saving data.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>ringBuffer</i>	Start address of ring buffer for background receiving. Pass NULL to disable the ring buffer.
<i>ringBufferSize</i>	size of the ring buffer.

24.2.7.32 void LPUART_TransferStopRingBuffer (LPUART_Type * *base*, lpuart_handle_t * *handle*)

This function aborts the background transfer and uninstalls the ring buffer.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

24.2.7.33 size_t LPUART_TransferGetRxRingBufferLength (LPUART_Type * *base*, lpuart_handle_t * *handle*)

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

Returns

Length of received data in RX ring buffer.

24.2.7.34 void LPUART_TransferAbortSend (LPUART_Type * *base*, lpuart_handle_t * *handle*)

This function aborts the interrupt driven data sending. The user can get the remainBtyes to find out how many bytes are not sent out.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

24.2.7.35 status_t LPUART_TransferGetSendCount (**LPUART_Type * base,** *lpuart_handle_t * handle, uint32_t * count*)

This function gets the number of bytes that have been sent out to bus by an interrupt method.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>count</i>	Send bytes count.

Return values

<i>kStatus_NoTransferInProgress</i>	No send in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <i>count</i> ;

24.2.7.36 status_t LPUART_TransferReceiveNonBlocking (**LPUART_Type * base,** *lpuart_handle_t * handle, lpuart_transfer_t * xfer, size_t * receivedBytes*)

This function receives data using an interrupt method. This is a non-blocking function which returns without waiting to ensure that all data are received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter *receivedBytes* shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough for read, the receive request is saved by the LPUART driver. When the new data arrives, the receive request is serviced first. When all data is received, the LPUART driver notifies the upper layer through a callback function and passes a status parameter *kStatus_UART_RxIdle*. For example, the upper layer needs 10 bytes but there are only 5 bytes in ring buffer. The 5 bytes are copied to *xfer->data*, which returns with the parameter *receivedBytes* set to 5. For the remaining 5 bytes, the newly arrived data is saved from *xfer->data[5]*. When 5 bytes are received, the LPUART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to *xfer->data*. When all data is received, the upper layer is notified.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>xfer</i>	LPUART transfer structure, see <code>uart_transfer_t</code> .
<i>receivedBytes</i>	Bytes received from the ring buffer directly.

Return values

<i>kStatus_Success</i>	Successfully queue the transfer into the transmit queue.
<i>kStatus_LPUART_Rx-Busy</i>	Previous receive request is not finished.
<i>kStatus_InvalidArgument</i>	Invalid argument.

24.2.7.37 void LPUART_TransferAbortReceive (`LPUART_Type * base, lpuart_handle_t * handle`)

This function aborts the interrupt-driven data receiving. The user can get the remainBytes to find out how many bytes not received yet.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

24.2.7.38 status_t LPUART_TransferGetReceiveCount (`LPUART_Type * base, lpuart_handle_t * handle, uint32_t * count`)

This function gets the number of bytes that have been received.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>count</i>	Receive bytes count.

Return values

<i>kStatus_NoTransferInProgress</i>	No receive in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <code>count</code> ;

24.2.7.39 void LPUART_TransferHandleIRQ (LPUART_Type * *base*, void * *irqHandle*)

This function handles the LPUART transmit and receive IRQ request.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>irqHandle</i>	LPUART handle pointer.

24.2.7.40 void LPUART_TransferHandleErrorIRQ (LPUART_Type * *base*, void * *irqHandle*)

This function handles the LPUART error IRQ request.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>irqHandle</i>	LPUART handle pointer.

Chapter 25

LTC: LP Trusted Cryptography

25.1 Overview

The MCUXpresso SDK provides a peripheral driver for the LP Trusted Cryptography (LTC) module of MCUXpresso SDK devices. LP Trusted Cryptography is a set of cryptographpic hardware accelerator engines that share common registers. LTC architecture can support AES, DES, 3DES, MDHA (SHA), RSA, and ECC. The actual list of implemented cryptographpic hardware accelerator engines depends on the specific microcontroller.

The driver comprises two sets of API functions.

In the first set, blocking synchronous APIs are provided, for all operations supported by LTC hardware. The LTC operations are complete (and results are made availabe for further usage) when a function returns. When called, these functions do not return until an LTC operation is complete. These functions use main CPU for simple polling loops to determine operation complete or error status and also for plaintext or ciphertext data movements. The driver functions are not re-entrant. These functions provide typical interface to upper layer or application software.

In the second set, DMA support for symmetric LTC processing is provided, for AES and DES engines. APIs in the second set use DMA for data movement to and from the LTC input and output FIFOs. By using these functions, main CPU is not used for plaintext or ciphertext data movements (DMA is used instead). Thus, CPU processing power can be used for other application tasks, at cost of decreased maximum data throughput (because of DMA module and transactions management overhead). These functions provide less typical interface, for applications that must offload main CPU while ciphertext or plaintext is being processed, at cost of longer cryptographpic processing time.

25.2 LTC Driver Initialization and Configuration

LTC Driver is initialized by calling the `LTC_Init()` function, it enables the LTC module clock in the SIM module. If AES or DES engine is used and the LTC module implementation features the LTC DPA Mask Seed register, seed the DPA mask generator by using the seed from a random number generator. The `LTC_SetDpaMaskSeed()` function is provided to set the DPA mask seed.

25.3 Comments about API usage in RTOS

LTC operations provided by this driver are not re-entrant. Thus, application software shall ensure the LTC module operation is not requested from different tasks or interrupt service routines while an operation is in progress.

25.4 Comments about API usage in interrupt handler

All APIs can be used from interrupt handler although execution time shall be considered (interrupt latency of equal and lower priority interrupts increases).

25.5 LTC Driver Examples

25.5.1 Simple examples

Initialize LTC after Power On Reset or reset cycle Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/ltcEncrypt plaintext by DES engine Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/ltc Encrypt plaintext by AES engine Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/ltc Compute keyed hash by AES engine (CMAC) Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/ltc Compute hash by MDHA engine (SHA-256) Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/ltc Compute modular integer exponentiation Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/ltc Compute elliptic curve point multiplication Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/ltc

Modules

- [LTC Blocking APIs](#)

Functions

- void [LTC_Init](#) (LTC_Type *base)
Initializes the LTC driver.
- void [LTC_Deinit](#) (LTC_Type *base)
Deinitializes the LTC driver.

Driver version

- #define [FSL_LTC_DRIVER_VERSION](#) (MAKE_VERSION(2, 0, 16))
LTC driver version.

25.6 Macro Definition Documentation

25.6.1 #define FSL_LTC_DRIVER_VERSION (MAKE_VERSION(2, 0, 16))

Version 2.0.16.

Current version: 2.0.16

Change log:

- Version 2.0.1
 - fixed warning during g++ compilation
- Version 2.0.2
 - fixed [KPSDK-10932][LTC][SHA] [LTC_HASH\(\)](#) blocks indefinitely when message size exceeds 4080 bytes
- Version 2.0.3
 - fixed LTC_PKHA_CompareBigNum() in case an integer argument is an array of all zeroes

- Version 2.0.4
 - constant LTC_PKHA_CompareBigNum() processing time
- Version 2.0.5
 - Fix MISRA issues
- Version 2.0.6
 - fixed [KPSDK-23603][LTC] AES Decrypt in ECB and CBC modes fail when ciphertext size > 0xff0 bytes
- Version 2.0.7
 - Fix MISRA-2012 issues
- Version 2.0.8
 - Fix Coverity issues
- Version 2.0.9
 - Fix sign-compare warning in ltc_set_context and in ltc_get_context
- Version 2.0.10
 - Fix MISRA-2012 issues
- Version 2.0.11
 - Fix MISRA-2012 issues
- Version 2.0.12
 - Fix AES Decrypt in CBC modes fail when used kLTC_DecryptKey.
- Version 2.0.13
 - Add feature macro FSL_FEATURE_LTC_HAS_NO_CLOCK_CONTROL_BIT into LTC_Init function.
- Version 2.0.14
 - Add feature macro FSL_FEATURE_LTC_HAS_NO_CLOCK_CONTROL_BIT into LTC_Deinit function.
- Version 2.0.15
 - Fix MISRA-2012 issues
- Version 2.0.16
 - Fix uninitialized GCC warning in [LTC_AES_GenerateDecryptKey\(\)](#)

25.7 Function Documentation

25.7.1 void LTC_Init (LTC_Type * *base*)

This function initializes the LTC driver.

Parameters

<i>base</i>	LTC peripheral base address
-------------	-----------------------------

25.7.2 void LTC_Deinit (LTC_Type * *base*)

This function deinitializes the LTC driver.

Parameters

<i>base</i>	LTC peripheral base address
-------------	-----------------------------

25.8 LTC Blocking APIs

25.8.1 Overview

This section describes the programming interface of the LTC Synchronous Blocking functions

Modules

- [LTC AES driver](#)
- [LTC DES driver](#)
- [LTC HASH driver](#)
- [LTC PKHA driver](#)

25.8.2 LTC DES driver

25.8.2.1 Overview

This section describes the programming interface of the LTC DES driver.

Macros

- `#define LTC_DES_KEY_SIZE 8`
LTC DES key size - 64 bits.
- `#define LTC_DES_IV_SIZE 8`
LTC DES IV size - 8 bytes.

25.8.2.2 Macro Definition Documentation

25.8.2.2.1 `#define LTC_DES_KEY_SIZE 8`

25.8.3 LTC AES driver

25.8.3.1 Overview

This section describes the programming interface of the LTC AES driver.

Macros

- `#define LTC_AES_BLOCK_SIZE 16U`
AES block size in bytes.
- `#define LTC_AES_IV_SIZE 16`
AES Input Vector size in bytes.
- `#define LTC_AES_DecryptCtr(base, input, output, size, counter, key, keySize, counterlast, szLeft) LTC_AES_CryptCtr(base, input, output, size, counter, key, keySize, counterlast, szLeft)`
AES CTR decrypt is mapped to the AES CTR generic operation.
- `#define LTC_AES_EncryptCtr(base, input, output, size, counter, key, keySize, counterlast, szLeft) LTC_AES_CryptCtr(base, input, output, size, counter, key, keySize, counterlast, szLeft)`
AES CTR encrypt is mapped to the AES CTR generic operation.

Typedefs

- `typedef enum _ltc_aes_key_t ltc_aes_key_t`
Type of AES key for ECB and CBC decrypt operations.

Enumerations

- `enum _ltc_aes_key_t {`
`kLTC_EncryptKey = 0U,`
`kLTC_DecryptKey = 1U }`
Type of AES key for ECB and CBC decrypt operations.

Functions

- `status_t LTC_AES_GenerateDecryptKey (LTC_Type *base, const uint8_t *encryptKey, uint8_t *decryptKey, uint32_t keySize)`
Transforms an AES encrypt key (forward AES) into the decrypt key (inverse AES).
- `status_t LTC_AES_EncryptEcb (LTC_Type *base, const uint8_t *plaintext, uint8_t *ciphertext, uint32_t size, const uint8_t *key, uint32_t keySize)`
Encrypts AES using the ECB block mode.
- `status_t LTC_AES_DecryptEcb (LTC_Type *base, const uint8_t *ciphertext, uint8_t *plaintext, uint32_t size, const uint8_t *key, uint32_t keySize, _ltc_aes_key_t keyType)`
Decrypts AES using ECB block mode.
- `status_t LTC_AES_EncryptCbc (LTC_Type *base, const uint8_t *plaintext, uint8_t *ciphertext, uint32_t size, const uint8_t iv[LTC_AES_IV_SIZE], const uint8_t *key, uint32_t keySize)`
Encrypts AES using CBC block mode.

- `status_t LTC_AES_DecryptCbc` (`LTC_Type *base, const uint8_t *ciphertext, uint8_t *plaintext, uint32_t size, const uint8_t iv[LTC_AES_IV_SIZE], const uint8_t *key, uint32_t keySize, ltc_aes_key_t keyType)`
Decrypts AES using CBC block mode.
- `status_t LTC_AES_CryptCtr` (`LTC_Type *base, const uint8_t *input, uint8_t *output, uint32_t size, uint8_t counter[LTC_AES_BLOCK_SIZE], const uint8_t *key, uint32_t keySize, uint8_t counterlast[LTC_AES_BLOCK_SIZE], uint32_t *szLeft)`
Encrypts or decrypts AES using CTR block mode.
- `status_t LTC_AES_EncryptTagCcm` (`LTC_Type *base, const uint8_t *plaintext, uint8_t *ciphertext, uint32_t size, const uint8_t *iv, uint32_t ivSize, const uint8_t *aad, uint32_t aadSize, const uint8_t *key, uint32_t keySize, uint8_t *tag, uint32_t tagSize)`
Encrypts AES and tags using CCM block mode.
- `status_t LTC_AES_DecryptTagCcm` (`LTC_Type *base, const uint8_t *ciphertext, uint8_t *plaintext, uint32_t size, const uint8_t *iv, uint32_t ivSize, const uint8_t *aad, uint32_t aadSize, const uint8_t *key, uint32_t keySize, const uint8_t *tag, uint32_t tagSize)`
Decrypts AES and authenticates using CCM block mode.

25.8.3.2 Typedef Documentation

25.8.3.2.1 `typedef enum _ltc_aes_key_t ltc_aes_key_t`

25.8.3.3 Enumeration Type Documentation

25.8.3.3.1 `enum _ltc_aes_key_t`

Enumerator

`kLTC_EncryptKey` Input key is an encrypt key.

`kLTC_DecryptKey` Input key is a decrypt key.

25.8.3.4 Function Documentation

25.8.3.4.1 `status_t LTC_AES_GenerateDecryptKey (LTC_Type * base, const uint8_t * encryptKey, uint8_t * decryptKey, uint32_t keySize)`

Transforms the AES encrypt key (forward AES) into the decrypt key (inverse AES). The key derived by this function can be used as a direct load decrypt key for AES ECB and CBC decryption operations (keyType argument).

Parameters

	<i>base</i>	LTC peripheral base address
	<i>encryptKey</i>	Input key for decrypt key transformation
out	<i>decryptKey</i>	Output key, the decrypt form of the AES key.
	<i>keySize</i>	Size of the input key and output key in bytes. Must be 16, 24, or 32.

Returns

Status from key generation operation

25.8.3.4.2 status_t LTC_AES_EncryptEcb (LTC_Type * *base*, const uint8_t * *plaintext*, uint8_t * *ciphertext*, uint32_t *size*, const uint8_t * *key*, uint32_t *keySize*)

Encrypts AES using the ECB block mode.

Parameters

	<i>base</i>	LTC peripheral base address
	<i>plaintext</i>	Input plain text to encrypt
out	<i>ciphertext</i>	Output cipher text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.
	<i>key</i>	Input key to use for encryption
	<i>keySize</i>	Size of the input key, in bytes. Must be 16, 24, or 32.

Returns

Status from encrypt operation

25.8.3.4.3 status_t LTC_AES_DecryptEcb (LTC_Type * *base*, const uint8_t * *ciphertext*, uint8_t * *plaintext*, uint32_t *size*, const uint8_t * *key*, uint32_t *keySize*, ltc_aes_key_t *keyType*)

Decrypts AES using ECB block mode.

Parameters

	<i>base</i>	LTC peripheral base address
	<i>ciphertext</i>	Input cipher text to decrypt
out	<i>plaintext</i>	Output plain text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.
	<i>key</i>	Input key.
	<i>keySize</i>	Size of the input key, in bytes. Must be 16, 24, or 32.
	<i>keyType</i>	Input type of the key (allows to directly load decrypt key for AES ECB decrypt operation.)

Returns

Status from decrypt operation

25.8.3.4.4 status_t LTC_AES_EncryptCbc (LTC_Type * *base*, const uint8_t * *plaintext*, uint8_t * *ciphertext*, uint32_t *size*, const uint8_t *iv*[LTC_AES_IV_SIZE], const uint8_t * *key*, uint32_t *keySize*)

Parameters

	<i>base</i>	LTC peripheral base address
	<i>plaintext</i>	Input plain text to encrypt
out	<i>ciphertext</i>	Output cipher text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.
	<i>iv</i>	Input initial vector to combine with the first input block.
	<i>key</i>	Input key to use for encryption
	<i>keySize</i>	Size of the input key, in bytes. Must be 16, 24, or 32.

Returns

Status from encrypt operation

25.8.3.4.5 status_t LTC_AES_DecryptCbc (LTC_Type * *base*, const uint8_t * *ciphertext*, uint8_t * *plaintext*, uint32_t *size*, const uint8_t *iv*[LTC_AES_IV_SIZE], const uint8_t * *key*, uint32_t *keySize*, ltc_aes_key_t *keyType*)

Parameters

	<i>base</i>	LTC peripheral base address
	<i>ciphertext</i>	Input cipher text to decrypt
out	<i>plaintext</i>	Output plain text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.
	<i>iv</i>	Input initial vector to combine with the first input block.
	<i>key</i>	Input key to use for decryption
	<i>keySize</i>	Size of the input key, in bytes. Must be 16, 24, or 32.
	<i>keyType</i>	Input type of the key (allows to directly load decrypt key for AES CBC decrypt operation.)

Returns

Status from decrypt operation

25.8.3.4.6 status_t LTC_AES_CryptCtr (LTC_Type * *base*, const uint8_t * *input*, uint8_t * *output*, uint32_t *size*, uint8_t *counter*[LTC_AES_BLOCK_SIZE], const uint8_t * *key*, uint32_t *keySize*, uint8_t *counterlast*[LTC_AES_BLOCK_SIZE], uint32_t * *szLeft*)

Encrypts or decrypts AES using CTR block mode. AES CTR mode uses only forward AES cipher and same algorithm for encryption and decryption. The only difference between encryption and decryption is that, for encryption, the input argument is plain text and the output argument is cipher text. For decryption, the input argument is cipher text and the output argument is plain text.

Parameters

	<i>base</i>	LTC peripheral base address
	<i>input</i>	Input data for CTR block mode
out	<i>output</i>	Output data for CTR block mode
	<i>size</i>	Size of input and output data in bytes
in, out	<i>counter</i>	Input counter (updates on return)
	<i>key</i>	Input key to use for forward AES cipher

	<i>keySize</i>	Size of the input key, in bytes. Must be 16, 24, or 32.
out	<i>counterlast</i>	Output cipher of last counter, for chained CTR calls. NULL can be passed if chained calls are not used.
out	<i>szLeft</i>	Output number of bytes in left unused in counterlast block. NULL can be passed if chained calls are not used.

Returns

Status from encrypt operation

25.8.3.4.7 status_t LTC_AES_EncryptTagCcm (LTC_Type * *base*, const uint8_t * *plaintext*, uint8_t * *ciphertext*, uint32_t *size*, const uint8_t * *iv*, uint32_t *ivSize*, const uint8_t * *aad*, uint32_t *aadSize*, const uint8_t * *key*, uint32_t *keySize*, uint8_t * *tag*, uint32_t *tagSize*)

Encrypts AES and optionally tags using CCM block mode.

Parameters

	<i>base</i>	LTC peripheral base address
	<i>plaintext</i>	Input plain text to encrypt
out	<i>ciphertext</i>	Output cipher text.
	<i>size</i>	Size of input and output data in bytes. Zero means authentication only.
	<i>iv</i>	Nonce
	<i>ivSize</i>	Length of the Nonce in bytes. Must be 7, 8, 9, 10, 11, 12, or 13.
	<i>aad</i>	Input additional authentication data. Can be NULL if aadSize is zero.
	<i>aadSize</i>	Input size in bytes of AAD. Zero means data mode only (authentication skipped).
	<i>key</i>	Input key to use for encryption
	<i>keySize</i>	Size of the input key, in bytes. Must be 16, 24, or 32.
out	<i>tag</i>	Generated output tag. Set to NULL to skip tag processing.
	<i>tagSize</i>	Input size of the tag to generate, in bytes. Must be 4, 6, 8, 10, 12, 14, or 16.

Returns

Status from encrypt operation

```
25.8.3.4.8 status_t LTC_AES_DecryptTagCcm ( LTC_Type * base, const uint8_t * ciphertext,  
    uint8_t * plaintext, uint32_t size, const uint8_t * iv, uint32_t ivSize, const uint8_t *  
    aad, uint32_t aadSize, const uint8_t * key, uint32_t keySize, const uint8_t * tag,  
    uint32_t tagSize )
```

Decrypts AES and optionally authenticates using CCM block mode.

Parameters

	<i>base</i>	LTC peripheral base address
	<i>ciphertext</i>	Input cipher text to decrypt
out	<i>plaintext</i>	Output plain text.
	<i>size</i>	Size of input and output data in bytes. Zero means authentication only.
	<i>iv</i>	Nonce
	<i>ivSize</i>	Length of the Nonce in bytes. Must be 7, 8, 9, 10, 11, 12, or 13.
	<i>aad</i>	Input additional authentication data. Can be NULL if aadSize is zero.
	<i>aadSize</i>	Input size in bytes of AAD. Zero means data mode only (authentication skipped).
	<i>key</i>	Input key to use for decryption
	<i>keySize</i>	Size of the input key, in bytes. Must be 16, 24, or 32.
	<i>tag</i>	Received tag. Set to NULL to skip tag processing.
	<i>tagSize</i>	Input size of the received tag to compare with the computed tag, in bytes. Must be 4, 6, 8, 10, 12, 14, or 16.

Returns

Status from decrypt operation

25.8.4 LTC HASH driver

25.8.4.1 Overview

This section describes the programming interface of the LTC HASH driver.

Data Structures

- `struct _ltc_hash_ctx_t`
Storage type used to save hash context. [More...](#)

Macros

- `#define LTC_HASH_CTX_SIZE 29`
LTC HASH Context size.

TypeDefs

- `typedef enum _ltc_hash_algo_t ltc_hash_algo_t`
Supported cryptographic block cipher functions for HASH creation.
- `typedef struct _ltc_hash_ctx_t ltc_hash_ctx_t`
Storage type used to save hash context.

Enumerations

- `enum _ltc_hash_algo_t {`
`kLTC_XcbcMac = 0,`
`kLTC_Cmac }`
Supported cryptographic block cipher functions for HASH creation.

Functions

- `status_t LTC_HASH_Init (LTC_Type *base, ltc_hash_ctx_t *ctx, ltc_hash_algo_t algo, const uint8_t *key, uint32_t keySize)`
Initialize HASH context.
- `status_t LTC_HASH_Update (ltc_hash_ctx_t *ctx, const uint8_t *input, uint32_t inputSize)`
Add data to current HASH.
- `status_t LTC_HASH_Finish (ltc_hash_ctx_t *ctx, uint8_t *output, uint32_t *outputSize)`
Finalize hashing.
- `status_t LTC_HASH (LTC_Type *base, ltc_hash_algo_t algo, const uint8_t *input, uint32_t inputSize, const uint8_t *key, uint32_t keySize, uint8_t *output, uint32_t *outputSize)`
Create HASH on given data.

25.8.4.2 Data Structure Documentation

25.8.4.2.1 struct _ltc_hash_ctx_t

25.8.4.3 Macro Definition Documentation

25.8.4.3.1 #define LTC_HASH_CTX_SIZE 29

25.8.4.4 Typedef Documentation

25.8.4.4.1 typedef struct _ltc_hash_ctx_t ltc_hash_ctx_t

25.8.4.5 Enumeration Type Documentation

25.8.4.5.1 enum _ltc_hash_algo_t

Enumerator

kLTC_XcbcMac XCBC-MAC (AES engine)

kLTC_Cmac CMAC (AES engine)

25.8.4.6 Function Documentation

25.8.4.6.1 status_t LTC_HASH_Init (LTC_Type * *base*, ltc_hash_ctx_t * *ctx*, ltc_hash_algo_t *algo*, const uint8_t * *key*, uint32_t *keySize*)

This function initialize the HASH. Key shall be supplied if the underlaying algorithm is AES XCBC-MAC or CMAC. Key shall be NULL if the underlaying algorithm is SHA.

For XCBC-MAC, the key length must be 16. For CMAC, the key length can be the AES key lengths supported by AES engine. For MDHA the key length argument is ignored.

Parameters

	<i>base</i>	LTC peripheral base address
<i>out</i>	<i>ctx</i>	Output hash context
	<i>algo</i>	Underlaying algorithm to use for hash computation.
	<i>key</i>	Input key (NULL if underlaying algorithm is SHA)
	<i>keySize</i>	Size of input key in bytes

Returns

Status of initialization

25.8.4.6.2 status_t LTC_HASH_Update (*ltc_hash_ctx_t * ctx*, *const uint8_t * input*, *uint32_t inputSize*)

Add data to current HASH. This can be called repeatedly with an arbitrary amount of data to be hashed.

Parameters

<i>in, out</i>	<i>ctx</i>	HASH context
	<i>input</i>	Input data
	<i>inputSize</i>	Size of input data in bytes

Returns

Status of the hash update operation

25.8.4.6.3 status_t LTC_HASH_Finish (*Ltc_hash_ctx_t * ctx, uint8_t * output, uint32_t * outputSize*)

Outputs the final hash and erases the context.

Parameters

<i>in, out</i>	<i>ctx</i>	Input hash context
<i>out</i>	<i>output</i>	Output hash data
<i>out</i>	<i>outputSize</i>	Output parameter storing the size of the output hash in bytes

Returns

Status of the hash finish operation

25.8.4.6.4 status_t LTC_HASH (*LTC_Type * base, Ltc_hash_algo_t algo, const uint8_t * input, uint32_t inputSize, const uint8_t * key, uint32_t keySize, uint8_t * output, uint32_t * outputSize*)

Perform the full keyed HASH in one function call.

Parameters

	<i>base</i>	LTC peripheral base address
	<i>algo</i>	Block cipher algorithm to use for CMAC creation

	<i>input</i>	Input data
	<i>inputSize</i>	Size of input data in bytes
	<i>key</i>	Input key
	<i>keySize</i>	Size of input key in bytes
out	<i>output</i>	Output hash data
out	<i>outputSize</i>	Output parameter storing the size of the output hash in bytes

Returns

Status of the one call hash operation.

25.8.5 LTC PKHA driver

25.8.5.1 Overview

This section describes the programming interface of the LTC PKHA driver.

Data Structures

- struct `_ltc_pkha_ecc_point_t`
PKHA ECC point structure. [More...](#)

TypeDefs

- typedef struct
`_ltc_pkha_ecc_point_t ltc_pkha_ecc_point_t`
PKHA ECC point structure.
- typedef enum `_ltc_pkha_timing_t ltc_pkha_timing_t`
Use of timing equalized version of a PKHA function.
- typedef enum `_ltc_pkha_f2m_t ltc_pkha_f2m_t`
Integer vs binary polynomial arithmetic selection.
- typedef enum
`_ltc_pkha_montgomery_form_t ltc_pkha_montgomery_form_t`
Montgomery or normal PKHA input format.

Enumerations

- enum `_ltc_pkha_timing_t` {
`kLTC_PKHA_NoTimingEqualized = 0U,`
`kLTC_PKHA_TimingEqualized = 1U }`
Use of timing equalized version of a PKHA function.
- enum `_ltc_pkha_f2m_t` {
`kLTC_PKHA_IntegerArith = 0U,`
`kLTC_PKHA_F2mArith = 1U }`
Integer vs binary polynomial arithmetic selection.
- enum `_ltc_pkha_montgomery_form_t` {
`kLTC_PKHA_NormalValue = 0U,`
`kLTC_PKHA_MontgomeryFormat = 1U }`
Montgomery or normal PKHA input format.

25.8.5.2 Data Structure Documentation

25.8.5.2.1 struct `_ltc_pkha_ecc_point_t`

Data Fields

- `uint8_t * X`

- *X coordinate (affine)*
- `uint8_t *` **Y**
Y coordinate (affine)

25.8.5.3 Typedef Documentation

25.8.5.3.1 `typedef enum _ltc_pkha_timing_t ltc_pkha_timing_t`

25.8.5.3.2 `typedef enum _ltc_pkha_f2m_t ltc_pkha_f2m_t`

25.8.5.3.3 `typedef enum _ltc_pkha_montgomery_form_t ltc_pkha_montgomery_form_t`

25.8.5.4 Enumeration Type Documentation

25.8.5.4.1 `enum _ltc_pkha_timing_t`

Enumerator

kLTC_PKHA_NoTimingEqualized Normal version of a PKHA operation.

kLTC_PKHA_TimingEqualized Timing-equalized version of a PKHA operation.

25.8.5.4.2 `enum _ltc_pkha_f2m_t`

Enumerator

kLTC_PKHA_IntegerArith Use integer arithmetic.

kLTC_PKHA_F2mArith Use binary polynomial arithmetic.

25.8.5.4.3 `enum _ltc_pkha_montgomery_form_t`

Enumerator

kLTC_PKHA_NormalValue PKHA number is normal integer.

kLTC_PKHA_MontgomeryFormat PKHA number is in montgomery format.

Chapter 26

MSMC: Multicore System Mode Controller

26.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Multicore System Mode Controller (MSMC) module of MCUXpresso SDK devices.

26.2 Typical use case

26.2.1 Set Core 0 from RUN to VLPR mode

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/msmc

26.2.2 Set Core 0 from VLPR/HSRUN to RUN mode

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/msmc

26.3 Typical use case

26.3.1 Set Core 0 from RUN to HSRUN mode

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/msmc

26.3.2 Enter wait or stop modes

SMC driver provides APIs to set MCU to different wait modes and stop modes. At the same time, there are pre-function and post-function for the modes setting. The pre-function and post-function are used for:

1. Disable/enable the interrupt through PRIMASK. In practise, there is such scenario: the application sets the wakeup interrupt and calls SMC function [SMC_SetPowerModeStop](#) to set MCU to STO-P mode, but the wakeup interrupt happens so quickly that the ISR completed before the function [SMC_SetPowerModeStop](#), as a result, the MCU enters STOP mode and never be wakeup by the interrupt. In this case, application could first disable interrupt through PRIMASK, then set the wakeup interrupt and enter STOP mode. After wakeup, the first thing is enable the interrupt through PRIMASK. The MCU could still be wakeup when disable interrupt through PRIMASK. The pre- and post- functions handle the PRIMASK inside.

```

SMC_PreEnterStopModes();

/* Enable the wakeup interrupt here. */

SMC_SetPowerModeStop(SMC0, kSMC_PartialStop);

SMC_PostExitStopModes();

```

For other use cases, please refer to the comments of the MSMC driver header file. Some example codes are also provided.

Files

- file `fsl_msmc.h`

Data Structures

- struct `_smc_reset_pin_filter_config`
Reset pin filter configuration. [More...](#)

Typedefs

- typedef enum
`_smc_power_mode_protection smc_power_mode_protection_t`
Power Modes Protection.
- typedef enum `_smc_power_state smc_power_state_t`
Power Modes in PMSTAT.
- typedef enum
`_smc_power_stop_entry_status smc_power_stop_entry_status_t`
Power Stop Entry Status in PMSTAT.
- typedef enum `_smc_run_mode smc_run_mode_t`
Run mode definition.
- typedef enum `_smc_stop_mode smc_stop_mode_t`
Stop mode definition.
- typedef enum `_smc_partial_stop_mode smc_partial_stop_option_t`
Partial STOP option.
- typedef enum `_smc_reset_source smc_reset_source_t`
System Reset Source Name definitions.
- typedef enum `_smc_interrupt_enable smc_interrupt_enable_t`
System reset interrupt enable bit definitions.
- typedef struct
`_smc_reset_pin_filter_config smc_reset_pin_filter_config_t`
Reset pin filter configuration.

Enumerations

- enum `_smc_power_mode_protection` {
 `kSMC_AllowPowerModeVlls` = SMC_PMPROT_AVLLS_MASK,
`kSMC_AllowPowerModeLls` = SMC_PMPROT_ALLS_MASK,
`kSMC_AllowPowerModeVlp` = SMC_PMPROT_AVLP_MASK,
`kSMC_AllowPowerModeHsrun` = SMC_PMPROT_AHSRUN_MASK,
`kSMC_AllowPowerModeAll` }

- Power Modes Protection.*
- enum `_smc_power_state` {

 `kSMC_PowerStateRun` = 1U,

 `kSMC_PowerStateStop` = 1U << 1U,

 `kSMC_PowerStateVlpr` = 1U << 2U,

 `kSMC_PowerStateHsrun` = 1U << 7U }
- Power Modes in PMSTAT.*
- enum `_smc_power_stop_entry_status` {

 `kSMC_PowerStopEntryAlt0` = 1U,

 `kSMC_PowerStopEntryAlt1` = 1U << 1,

 `kSMC_PowerStopEntryAlt2` = 1U << 2,

 `kSMC_PowerStopEntryAlt3` = 1U << 3,

 `kSMC_PowerStopEntryAlt4` = 1U << 4,

 `kSMC_PowerStopEntryAlt5` = 1U << 5 }
- Power Stop Entry Status in PMSTAT.*
- enum `_smc_run_mode` {

 `kSMC_RunNormal` = 0U,

 `kSMC_RunVlpr` = 2U,

 `kSMC_Hsrun` = 3U }
- Run mode definition.*
- enum `_smc_stop_mode` {

 `kSMC_StopNormal` = 0U,

 `kSMC_StopVlps` = 2U,

 `kSMC_StopLls` = 3U,

 `kSMC_StopVlls` = 4U }
- Stop mode definition.*
- enum `_smc_partial_stop_mode` {

 `kSMC_PartialStop` = 0U,

 `kSMC_PartialStop1` = 1U,

 `kSMC_PartialStop2` = 2U,

 `kSMC_PartialStop3` = 3U }
- Partial STOP option.*
- enum { `kStatus_SMC_StopAbort` = MAKE_STATUS(kStatusGroup_POWER, 0) }
- SMC configuration status.*
- enum `_smc_reset_source` {

```

kSMC_SourceWakeup = SMC_SRS_WAKEUP_MASK,
kSMC_SourcePor = SMC_SRS_POR_MASK,
kSMC_SourceLvd = SMC_SRS_LVD_MASK,
kSMC_SourceHvd = SMC_SRS_HVD_MASK,
kSMC_SourceWarm = SMC_SRS_WARM_MASK,
kSMC_SourceFatal = SMC_SRS_FATAL_MASK,
kSMC_SourceCore,
kSMC_SourcePin = SMC_SRS_PIN_MASK,
kSMC_SourceMdm = SMC_SRS_MDM_MASK,
kSMC_SourceRstAck = SMC_SRS_RSTACK_MASK,
kSMC_SourceStopAck = SMC_SRS_STOPACK_MASK,
kSMC_SourceScg = SMC_SRS_SCG_MASK,
kSMC_SourceWdog = SMC_SRS_WDOG_MASK,
kSMC_SourceSoftware = SMC_SRS_SW_MASK,
kSMC_SourceLockup = SMC_SRS_LOCKUP_MASK,
kSMC_SourceJtag = SMC_SRS_JTAG_MASK }

```

System Reset Source Name definitions.

- enum `_smc_interrupt_enable` {


```

kSMC_IntNone = 0U,
kSMC_IntPin = SMC_SRIE_PIN_MASK,
kSMC_IntMdm = SMC_SRIE_MDM_MASK,
kSMC_IntStopAck = SMC_SRIE_STOPACK_MASK,
kSMC_IntWdog = SMC_SRIE_WDOG_MASK,
kSMC_IntSoftware = SMC_SRIE_SW_MASK,
kSMC_IntLockup = SMC_SRIE_LOCKUP_MASK,
kSMC_IntAll }
```

System reset interrupt enable bit definitions.

Driver version

- #define `FSL_MSMC_DRIVER_VERSION` (`MAKE_VERSION(2, 1, 2)`)
MSMC driver version.

System mode controller APIs

- static void `SMC_SetPowerModeProtection` (SMC_Type *base, uint8_t allowedModes)
Configures all power mode protection settings.
- static `smc_power_state_t SMC_GetPowerModeState` (SMC_Type *base)
Gets the current power mode status.
- static void `SMC_PreEnterStopModes` (void)
Prepare to enter stop modes.
- static void `SMC_PostExitStopModes` (void)
Recovering after wake up from stop modes.
- static void `SMC_PreEnterWaitModes` (void)
Prepare to enter wait modes.
- static void `SMC_PostExitWaitModes` (void)
Recovering after wake up from stop modes.
- status_t `SMC_SetPowerModeRun` (SMC_Type *base)

- `status_t SMC_SetPowerModeHsrn (SMC_Type *base)`
Configure the system to RUN power mode.
- `status_t SMC_SetPowerModeHsrn (SMC_Type *base)`
Configure the system to HSRUN power mode.
- `status_t SMC_SetPowerModeWait (SMC_Type *base)`
Configure the system to WAIT power mode.
- `status_t SMC_SetPowerModeStop (SMC_Type *base, smc_partial_stop_option_t option)`
Configure the system to Stop power mode.
- `status_t SMC_SetPowerModeVlpr (SMC_Type *base)`
Configure the system to VLPR power mode.
- `status_t SMC_SetPowerModeVlpw (SMC_Type *base)`
Configure the system to VLPW power mode.
- `status_t SMC_SetPowerModeVlps (SMC_Type *base)`
Configure the system to VLPS power mode.
- `status_t SMC_SetPowerModeLls (SMC_Type *base)`
Configure the system to LLS power mode.
- `status_t SMC_SetPowerModeVlls (SMC_Type *base)`
Configure the system to VLLS power mode.
- `static uint32_t SMC_GetPreviousResetSources (SMC_Type *base)`
Gets the reset source status which caused a previous reset.
- `static uint32_t SMC_GetStickyResetSources (SMC_Type *base)`
Gets the sticky reset source status.
- `static void SMC_ClearStickyResetSources (SMC_Type *base, uint32_t sourceMasks)`
Clears the sticky reset source status.
- `void SMC_ConfigureResetPinFilter (SMC_Type *base, const smc_reset_pin_filter_config_t *config)`
Configures the reset pin filter.
- `static void SMC_SetSystemResetInterruptConfig (SMC_Type *base, uint32_t intMask)`
Sets the system reset interrupt configuration.
- `static uint32_t SMC_GetResetInterruptSourcesStatus (SMC_Type *base)`
Gets the source status of the system reset interrupt.
- `static void SMC_ClearResetInterruptSourcesStatus (SMC_Type *base, uint32_t intMask)`
Clears the source status of the system reset interrupt.
- `static uint32_t SMC_GetBootOptionConfig (SMC_Type *base)`
Gets the boot option configuration.

26.4 Data Structure Documentation

26.4.1 struct _smc_reset_pin_filter_config

Data Fields

- `uint8_t slowClockFilterCount`
Reset pin bus clock filter width from 1 to 32 slow clock cycles.
- `bool enableFilter`
Reset pin filter enable/disable.

Field Documentation

- (1) `uint8_t _smc_reset_pin_filter_config::slowClockFilterCount`
- (2) `bool _smc_reset_pin_filter_config::enableFilter`

26.5 Macro Definition Documentation

26.5.1 #define FSL_MSMC_DRIVER_VERSION (MAKE_VERSION(2, 1, 2))

26.6 Enumeration Type Documentation**26.6.1 enum _smc_power_mode_protection**

Enumerator

- kSMC_AllowPowerModeVlls* Allow Very-Low-Leakage Stop Mode.
- kSMC_AllowPowerModeLls* Allow Low-Leakage Stop Mode.
- kSMC_AllowPowerModeVlp* Allow Very-Low-Power Mode.
- kSMC_AllowPowerModeHsrun* Allow High Speed Run mode.
- kSMC_AllowPowerModeAll* Allow all power mode.

26.6.2 enum _smc_power_state

Enumerator

- kSMC_PowerStateRun* 0000_0001 - Current power mode is RUN
- kSMC_PowerStateStop* 0000_0010 - Current power mode is any STOP mode
- kSMC_PowerStateVlpr* 0000_0100 - Current power mode is VLPR
- kSMC_PowerStateHsrun* 1000_0000 - Current power mode is HSRUN

26.6.3 enum _smc_power_stop_entry_status

Enumerator

- kSMC_PowerStopEntryAlt0* Indicates a Stop mode entry since this field was last cleared.
- kSMC_PowerStopEntryAlt1* Indicates the system bus masters acknowledged the Stop mode entry.
- kSMC_PowerStopEntryAlt2* Indicates the system clock peripherals acknowledged the Stop mode entry.
- kSMC_PowerStopEntryAlt3* Indicates the bus clock peripherals acknowledged the Stop mode entry.
- kSMC_PowerStopEntryAlt4* Indicates the slow clock peripherals acknowledged the Stop mode entry.
- kSMC_PowerStopEntryAlt5* Indicates Stop mode entry completed.

26.6.4 enum _smc_run_mode

Enumerator

- kSMC_RunNormal* normal RUN mode.
- kSMC_RunVlpr* Very-Low-Power RUN mode.
- kSMC_Hsrun* High Speed Run mode (HSRUN).

26.6.5 enum _smc_stop_mode

Enumerator

- kSMC_StopNormal* Normal STOP mode.
- kSMC_StopVlps* Very-Low-Power STOP mode.
- kSMC_StopLls* Low-Leakage Stop mode.
- kSMC_StopVlls* Very-Low-Leakage Stop mode.

26.6.6 enum _smc_partial_stop_mode

Enumerator

- kSMC_PartialStop* STOP - Normal Stop mode.
- kSMC_PartialStop1* Partial Stop with both system and bus clocks disabled.
- kSMC_PartialStop2* Partial Stop with system clock disabled and bus clock enabled.
- kSMC_PartialStop3* Partial Stop with system clock enabled and bus clock disabled.

26.6.7 anonymous enum

Enumerator

- kStatus_SMC_StopAbort* Entering Stop mode is abort.

26.6.8 enum _smc_reset_source

Enumerator

- kSMC_SourceWakeup* Very low-leakage wakeup reset.
- kSMC_SourcePor* Power on reset.
- kSMC_SourceLvd* Low-voltage detect reset.
- kSMC_SourceHvd* High-voltage detect reset.
- kSMC_SourceWarm* Warm reset. Warm Reset flag will assert if any of the system reset sources in this register assert (SRS[31:8])

kSMC_SourceFatal Fatal reset.
kSMC_SourceCore Software reset that only reset the core, NOT a sticky system reset source.
kSMC_SourcePin RESET_B pin reset.
kSMC_SourceMdm MDM reset.
kSMC_SourceRstAck Reset Controller timeout reset.
kSMC_SourceStopAck Stop timeout reset.
kSMC_SourceScg SCG loss of lock or loss of clock.
kSMC_SourceWdog Watchdog reset.
kSMC_SourceSoftware Software reset.
kSMC_SourceLockup Lockup reset. Core lockup or exception.
kSMC_SourceJtag JTAG system reset.

26.6.9 enum _smc_interrupt_enable

Enumerator

kSMC_IntNone No interrupt enabled.
kSMC_IntPin Pin reset interrupt.
kSMC_IntMdm MDM reset interrupt.
kSMC_IntStopAck Stop timeout reset interrupt.
kSMC_IntWdog Watchdog interrupt.
kSMC_IntSoftware Software reset interrupts.
kSMC_IntLockup Lock up interrupt.
kSMC_IntAll All system reset interrupts.

26.7 Function Documentation

26.7.1 static void SMC_SetPowerModeProtection (SMC_Type * *base*, uint8_t *allowedModes*) [inline], [static]

This function configures the power mode protection settings for supported power modes in the specified chip family. The available power modes are defined in the smc_power_mode_protection_t. This should be done at an early system level initialization stage. See the reference manual for details. This register can only write once after the power reset.

The allowed modes are passed as bit map, for example, to allow LLS and VLLS, use SMC_SetPowerModeProtection(kSMC_AllowPowerModeLls | kSMC_AllowPowerModeVlls). To allow all modes, use SMC_SetPowerModeProtection(kSMC_AllowPowerModeAll).

Parameters

<i>base</i>	SMC peripheral base address.
<i>allowedModes</i>	Bitmap of the allowed power modes.

26.7.2 static smc_power_state_t SMC_GetPowerModeState (SMC_Type * *base*) [inline], [static]

This function returns the current power mode stat. Once application switches the power mode, it should always check the stat to check whether it runs into the specified mode or not. An application should check this mode before switching to a different mode. The system requires that only certain modes can switch to other specific modes. See the reference manual for details and the smc_power_state_t for information about the power stat.

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

Current power mode status.

26.7.3 static void SMC_PreEnterStopModes (void) [inline], [static]

This function should be called before entering STOP/VLPS/LLS/VLLS modes.

26.7.4 static void SMC_PostExitStopModes (void) [inline], [static]

This function should be called after wake up from STOP/VLPS/LLS/VLLS modes. It is used together with [SMC_PreEnterStopModes](#).

26.7.5 static void SMC_PreEnterWaitModes (void) [inline], [static]

This function should be called before entering WAIT/VLPW modes..

26.7.6 static void SMC_PostExitWaitModes (void) [inline], [static]

This function should be called after wake up from WAIT/VLPW modes. It is used together with [SMC_PreEnterWaitModes](#).

26.7.7 **status_t SMC_SetPowerModeRun (SMC_Type * *base*)**

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

SMC configuration error code.

26.7.8 status_t SMC_SetPowerModeHsrun (SMC_Type * *base*)

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

SMC configuration error code.

26.7.9 status_t SMC_SetPowerModeWait (SMC_Type * *base*)

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

SMC configuration error code.

26.7.10 status_t SMC_SetPowerModeStop (SMC_Type * *base*, smc_partial_stop_option_t *option*)

Parameters

<i>base</i>	SMC peripheral base address.
<i>option</i>	Partial Stop mode option.

Returns

SMC configuration error code.

26.7.11 status_t SMC_SetPowerModeVlpr (SMC_Type * *base*)

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

SMC configuration error code.

26.7.12 status_t SMC_SetPowerModeVlpw (SMC_Type * *base*)

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

SMC configuration error code.

26.7.13 status_t SMC_SetPowerModeVlps (SMC_Type * *base*)

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

SMC configuration error code.

26.7.14 status_t SMC_SetPowerModeLls (SMC_Type * *base*)

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

SMC configuration error code.

26.7.15 status_t SMC_SetPowerModeVlls (SMC_Type * *base*)

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

SMC configuration error code.

26.7.16 static uint32_t SMC_GetPreviousResetSources (SMC_Type * *base*) [inline], [static]

This function gets the current reset source status. Use source masks defined in the smc_reset_source_t to get the desired source status.

Example: To get all reset source statuses.

```
resetStatus = SMC_GetPreviousResetSources(SMC0) & kSMC_SourceAll;
```

Example: To test whether the MCU is reset using Watchdog.

```
uint32_t resetStatus;
resetStatus = SMC_GetPreviousResetSources(SMC0) &
kSMC_SourceWdog;
```

Example: To test multiple reset sources.

```
uint32_t resetStatus;
resetStatus = SMC_GetPreviousResetSources(SMC0) & (
kSMC_SourceWdog | kSMC_SourcePin);
```

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

All reset source status bit map.

26.7.17 static uint32_t SMC_GetStickyResetSources (SMC_Type * *base*) [inline], [static]

This function gets the current reset source status that has not been cleared by software for some specific source.

Example: To get all reset source statuses.

```
uint32_t resetStatus;
resetStatus = SMC_GetStickyResetSources(SMC0) & kSMC_SourceAll;
```

Example, To test whether the MCU is reset using Watchdog.

```
uint32_t resetStatus;
resetStatus = SMC_GetStickyResetSources(SMC0) &
kSMC_SourceWdog;
```

Example To test multiple reset sources.

```
uint32_t resetStatus;
resetStatus = SMC_GetStickyResetSources(SMC0) & (
kSMC_SourceWdog | kSMC_SourcePin);
```

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

All reset source status bit map.

26.7.18 static void SMC_ClearStickyResetSources (SMC_Type * *base*, uint32_t *sourceMasks*) [inline], [static]

This function clears the sticky system reset flags indicated by source masks.

Example: Clears multiple reset sources.

```
SMC_ClearStickyResetSources(SMC0, (kSMC_SourceWdog |
    kSMC_SourcePin));
```

Parameters

<i>base</i>	SMC peripheral base address.
<i>sourceMasks</i>	reset source status bit map

26.7.19 void SMC_ConfigureResetPinFilter (SMC_Type * *base*, const smc_reset_pin_filter_config_t * *config*)

This function sets the reset pin filter including the enablement/disablement and filter width.

Parameters

<i>base</i>	SMC peripheral base address.
<i>config</i>	Pointer to the configuration structure.

26.7.20 static void SMC_SetSystemResetInterruptConfig (SMC_Type * *base*, uint32_t *intMask*) [inline], [static]

For a graceful shut down, the MSMC supports delaying the assertion of the system reset for a period of time when the reset interrupt is generated. This function can be used to enable the interrupt. The interrupts are passed in as bit mask. See smc_interrupt_enable_t for details. For example, to delay a reset after the WDOG timeout or PIN reset occurs, configure as follows: SMC_SetSystemResetInterruptConfig(SMC0, (kSMC_IntWdog | kSMC_IntPin));

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

<i>intMask</i>	Bit mask of the system reset interrupts to enable. See smc_interrupt_enable_t for details.
----------------	--------------------------------------------------------------------------------------------

26.7.21 static uint32_t SMC_GetResetInterruptSourcesStatus (SMC_Type * *base*) [inline], [static]

This function gets the source status of the reset interrupt. Use source masks defined in the smc_interrupt_enable_t to get the desired source status.

Example: To get all reset interrupt source statuses.

```
uint32_t interruptStatus;

interruptStatus = SMC_GetResetInterruptSourcesStatus(SMC0) &
    kSMC_IntAll;
```

Example: To test whether the reset interrupt of Watchdog is pending.

```
uint32_t interruptStatus;

interruptStatus = SMC_GetResetInterruptSourcesStatus(SMC0) &
    kSMC_IntWdog;
```

Example: To test multiple reset interrupt sources.

```
uint32_t interruptStatus;

interruptStatus = SMC_GetResetInterruptSourcesStatus(SMC0) & (
    kSMC_IntWdog | kSMC_IntPin);
```

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

All reset interrupt source status bit map.

26.7.22 static void SMC_ClearResetInterruptSourcesStatus (SMC_Type * *base*, uint32_t *intMask*) [inline], [static]

This function clears the source status of the reset interrupt. Use source masks defined in the smc_interrupt_enable_t to get the desired source status.

Example: To clear all reset interrupt source statuses.

```
uint32_t interruptStatus;
MMC_ClearResetInterruptSourcesStatus(SMC0, kSMC_IntAll);
```

Example, To clear the reset interrupt of Watchdog.

```
uint32_t interruptStatus;
SMC_ClearResetInterruptSourcesStatus(SMC0,
    kSMC_IntWdog);
```

Example, To clear multiple reset interrupt sources status.

```
uint32_t interruptStatus;
SMC_ClearResetInterruptSourcesStatus(SMC0, (
    kSMC_IntWdog | kSMC_IntPin));
```

Parameters

<i>base</i>	SMC peripheral base address.
<i>intMask</i>	All reset interrupt source status bit map to clear.

26.7.23 static uint32_t SMC_GetBootOptionConfig (SMC_Type * *base*) [inline], [static]

This function gets the boot option configuration of MSMC.

Parameters

<i>base</i>	SMC peripheral base address.
-------------	------------------------------

Returns

The boot option configuration. 1 means boot option enabled. 0 means not.

Chapter 27

MU: Messaging Unit

27.1 Overview

The MCUXpresso SDK provides a driver for the MU module of MCUXpresso SDK devices.

27.2 Function description

The MU driver provides these functions:

- Functions to initialize the MU module.
- Functions to send and receive messages.
- Functions for MU flags for both MU sides.
- Functions for status flags and interrupts.
- Other miscellaneous functions.

27.2.1 MU initialization

The function [MU_Init\(\)](#) initializes the MU module and enables the MU clock. It should be called before any other MU functions.

The function [MU_Deinit\(\)](#) deinitializes the MU module and disables the MU clock. No MU functions can be called after this function.

27.2.2 MU message

The MU message must be sent when the transmit register is empty. The MU driver provides blocking API and non-blocking API to send message.

The [MU_SendMsgNonBlocking\(\)](#) function writes a message to the MU transmit register without checking the transmit register status. The upper layer should check that the transmit register is empty before calling this function. This function can be used in the ISR for better performance.

The [MU_SendMsg\(\)](#) function is a blocking function. It waits until the transmit register is empty and sends the message.

Correspondingly, there are blocking and non-blocking APIs for receiving a message. The [MU_ReadMsgNonBlocking\(\)](#) function is a non-blocking API. The [MU_ReadMsg\(\)](#) function is the blocking API.

27.2.3 MU flags

The MU driver provides 3-bit general purpose flags. When the flags are set on one side, they are reflected on the other side.

The MU flags must be set when the previous flags have been updated to the other side. The MU driver provides a non-blocking function and a blocking function. The blocking function [MU_SetFlags\(\)](#) waits until previous flags have been updated to the other side and then sets flags. The non-blocking function sets the flags directly. Ensure that the kMU_FlagsUpdatingFlag is not pending before calling this function.

The function [MU_GetFlags\(\)](#) gets the MU flags on the current side.

27.2.4 Status and interrupt

The function [MU_GetStatusFlags\(\)](#) returns all MU status flags. Use the _mu_status_flags to check for specific flags, for example, to check RX0 and RX1 register full, use the following code:

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/mu. The receive full flags are cleared automatically after messages are read out. The transmit empty flags are cleared automatically after new messages are written to the transmit register. The general purpose interrupt flags must be cleared manually using the function [MU_ClearStatusFlags\(\)](#).

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/mu. To enable or disable a specific interrupt, use [MU_EnableInterrupts\(\)](#) and [MU_DisableInterrupts\(\)](#) functions. The interrupts to enable or disable should be passed in as a bit mask of the _mu_interrupt_enable.

The [MU_TriggerInterrupts\(\)](#) function triggers general purpose interrupts and NMI to the other core. The interrupts to trigger are passed in as a bit mask of the _mu_interrupt_trigger. If previously triggered interrupts have not been processed by the other side, this function returns an error.

27.2.5 MU misc functions

The [MU_ResetBothSides\(\)](#) function resets MU at both A and B sides. However, only the A side can call this function.

If a core enters stop mode, the platform clock of this core is disabled by default. The function [MU_SetClockOnOtherCoreEnable\(\)](#) forces the other core's platform clock to remain enabled even after that core has entered a stop mode. In this case, the other core's platform clock keeps running until the current core enters stop mode too.

Typedefs

- `typedef enum _mu_msg_reg_index mu_msg_reg_index_t`
MU message register index.

Enumerations

- enum `_mu_status_flags` {

 `kMU_Tx0EmptyFlag` = MU_TX_FLAG(1UL << 0U),

 `kMU_Tx1EmptyFlag` = MU_TX_FLAG(1UL << 1U),

 `kMU_Tx2EmptyFlag` = MU_TX_FLAG(1UL << 2U),

 `kMU_Tx3EmptyFlag` = MU_TX_FLAG(1UL << 3U),

 `kMU_Rx0FullFlag` = MU_RX_FLAG(1UL << 0U),

 `kMU_Rx1FullFlag` = MU_RX_FLAG(1UL << 1U),

 `kMU_Rx2FullFlag` = MU_RX_FLAG(1UL << 2U),

 `kMU_Rx3FullFlag` = MU_RX_FLAG(1UL << 3U),

 `kMU_GenInt0Flag` = MU_GI_FLAG(1UL << 0U),

 `kMU_GenInt1Flag` = MU_GI_FLAG(1UL << 1U),

 `kMU_GenInt2Flag` = MU_GI_FLAG(1UL << 2U),

 `kMU_GenInt3Flag` = MU_GI_FLAG(1UL << 3U),

 `kMU_CoreEventPendingFlag` = MU_STAT_FLAG(MU_SR_CEP_MASK),

 `kMU_RxFullPendingFlag` = MU_STAT_FLAG(MU_SR_RFP_MASK),

 `kMU_TxEmptyPendingFlag` = MU_STAT_FLAG(MU_SR_TEP_MASK),

 `kMU_GenIntPendingFlag` = MU_STAT_FLAG(MU_SR_GIRP_MASK),

 `kMU_EventPendingFlag` = MU_STAT_FLAG(MU_SR_EP_MASK),

 `kMU_FlagsUpdatingFlag` = MU_STAT_FLAG(MU_SR_FUP_MASK),

 `kMU_MuInResetFlag` = MU_STAT_FLAG(MU_SR_MURS_MASK),

 `kMU_MuResetInterruptFlag` = MU_STAT_FLAG(MU_SR_MURIP_MASK),

 `kMU_OtherSideEnterRunInterruptFlag` = MU_CORE_FLAG(MU_CSSR0_RUN_MASK),

 `kMU_OtherSideEnterHaltInterruptFlag` = MU_CORE_FLAG(MU_CSSR0_HALT_MASK),

 `kMU_OtherSideEnterWaitInterruptFlag` = MU_CORE_FLAG(MU_CSSR0_WAIT_MASK),

 `kMU_OtherSideEnterStopInterruptFlag` = MU_CORE_FLAG(MU_CSSR0_STOP_MASK),

 `kMU_OtherSideEnterPowerDownInterruptFlag` = MU_CORE_FLAG(MU_CSSR0_PD_MASK),

 `kMU_ResetAssertInterruptFlag` = MU_CORE_FLAG(MU_CSSR0_RAIP_MASK),

 `kMU_HardwareResetInterruptFlag` = MU_CORE_FLAG(MU_CSSR0_HRIP_MASK) }

 MU status flags.
- enum `_mu_interrupt_enable` {

```

kMU_Tx0EmptyInterruptEnable = MU_TX_INTR(1UL << 0U),
kMU_Tx1EmptyInterruptEnable = MU_TX_INTR(1UL << 1U),
kMU_Tx2EmptyInterruptEnable = MU_TX_INTR(1UL << 2U),
kMU_Tx3EmptyInterruptEnable = MU_TX_INTR(1UL << 3U),
kMU_Rx0FullInterruptEnable = MU_RX_INTR(1UL << 0U),
kMU_Rx1FullInterruptEnable = MU_RX_INTR(1UL << 1U),
kMU_Rx2FullInterruptEnable = MU_RX_INTR(1UL << 2U),
kMU_Rx3FullInterruptEnable = MU_RX_INTR(1UL << 3U),
kMU_GenInt0InterruptEnable = MU_GI_INTR(1UL << 0U),
kMU_GenInt1InterruptEnable = MU_GI_INTR(1UL << 1U),
kMU_GenInt2InterruptEnable = MU_GI_INTR(1UL << 2U),
kMU_GenInt3InterruptEnable = MU_GI_INTR(1UL << 3U),
kMU_OtherSideEnterRunInterruptEnable = MU_CORE_INTR(MU_CIER0_RUNIE_MASK),
kMU_OtherSideEnterHaltInterruptEnable = MU_CORE_INTR(MU_CIER0_HALTIE_MASK),
kMU_OtherSideEnterWaitInterruptEnable = MU_CORE_INTR(MU_CIER0_WAITIE_MASK),
kMU_OtherSideEnterStopInterruptEnable = MU_CORE_INTR(MU_CIER0_STOPIE_MASK),
kMU_OtherSideEnterPowerDownInterruptEnable = MU_CORE_INTR(MU_CIER0_PDIE_MASK),
kMU_ResetAssertInterruptEnable = MU_CORE_INTR(MU_CIER0_RAIE_MASK),
kMU_HardwareResetInterruptEnable = MU_CORE_INTR(MU_CIER0_HRIE_MASK),
kMU_MuResetInterruptEnable = MU_MISC_INTR(MU_CR_MURIE_MASK) }

```

MU interrupt source to enable.

- enum `_mu_interrupt_trigger` {


```

kMU_GenInt0InterruptTrigger = MU_GI_INTR(1UL << 0U),
kMU_GenInt1InterruptTrigger = MU_GI_INTR(1UL << 1U),
kMU_GenInt2InterruptTrigger = MU_GI_INTR(1UL << 2U),
kMU_GenInt3InterruptTrigger = MU_GI_INTR(1UL << 3U) }
```

MU interrupt that could be triggered to the other core.

- enum `_mu_core_status_flags` {


```

kMU_OtherSideEnterRunFlag = MU_CSSR0_RUN_MASK,
kMU_OtherSideEnterHaltFlag = MU_CSSR0_HALT_MASK,
kMU_OtherSideEnterWaitFlag = MU_CSSR0_WAIT_MASK,
kMU_OtherSideEnterStopFlag = MU_CSSR0_STOP_MASK,
kMU_OtherSideEnterPowerDownFlag = MU_CSSR0_PD_MASK,
kMU_OtherSideEnterResetFlag = MU_CSSR0_RAIP_MASK,
kMU_HardwareResetFlag = MU_CSSR0_HRIP_MASK ) }
```

MU core status flags.

- enum `_mu_msg_reg_index` {


```

kMU_MsgReg0 = 0,
kMU_MsgReg1,
kMU_MsgReg2,
kMU_MsgReg3 ) }
```

MU message register index.

Driver version

- #define **FSL_MU_DRIVER_VERSION** (MAKE_VERSION(2, 3, 3))
MU driver version.

MU initialization.

- void **MU_Init** (MU_Type *base)
Initializes the MU module.
- void **MU_Deinit** (MU_Type *base)
De-initializes the MU module.

MU Message

- static void **MU_SendMsgNonBlocking** (MU_Type *base, uint32_t regIndex, uint32_t msg)
Writes a message to the TX register.
- void **MU_SendMsg** (MU_Type *base, uint32_t regIndex, uint32_t msg)
Blocks to send a message.
- static uint32_t **MU_ReceiveMsgNonBlocking** (MU_Type *base, uint32_t regIndex)
Reads a message from the RX register.
- uint32_t **MU_ReceiveMsg** (MU_Type *base, uint32_t regIndex)
Blocks to receive a message.

MU Flags

- static void **MU_SetFlagsNonBlocking** (MU_Type *base, uint32_t flags)
Sets the 3-bit MU flags reflect on the other MU side.
- void **MU_SetFlags** (MU_Type *base, uint32_t flags)
Blocks setting the 3-bit MU flags reflect on the other MU side.
- static uint32_t **MU_GetFlags** (MU_Type *base)
Gets the current value of the 3-bit MU flags set by the other side.

Status and Interrupt.

- static uint32_t **MU_GetCoreStatusFlags** (MU_Type *base)
Gets the MU core status flags.
- uint32_t **MU_GetStatusFlags** (MU_Type *base)
Gets the MU status flags.
- static void **MU_ClearStatusFlags** (MU_Type *base, uint32_t flags)
Clears the specific MU status flags.
- static void **MU_EnableInterrupts** (MU_Type *base, uint32_t interrupts)
Enables the specific MU interrupts.
- static void **MU_DisableInterrupts** (MU_Type *base, uint32_t interrupts)
Disables the specific MU interrupts.
- **status_t MU_TriggerInterrupts** (MU_Type *base, uint32_t interrupts)
Triggers interrupts to the other core.
- **status_t MU_TriggerNmi** (MU_Type *base)
Triggers NMI to the other core.
- static void **MU_ClearNmi** (MU_Type *base)
Clear non-maskable interrupt (NMI) sent by the other core.

MU misc functions

- void [MU_BootOtherCore](#) (MU_Type *base, mu_core_boot_mode_t mode)
Boots the other core.
- void [MU_HoldOtherCoreReset](#) (MU_Type *base)
Holds the other core reset.
- static void [MU_ResetBothSides](#) (MU_Type *base)
Resets the MU for both A side and B side.
- static void [MU_SetClockOnOtherCoreEnable](#) (MU_Type *base, bool enable)
Enables or disables the clock on the other core.
- void [MU_HardwareResetOtherCore](#) (MU_Type *base, bool waitReset, bool holdReset, mu_core_boot_mode_t bootMode)
Hardware reset the other core.

27.3 Macro Definition Documentation

27.3.1 #define FSL_MU_DRIVER_VERSION (MAKE_VERSION(2, 3, 3))

27.4 Enumeration Type Documentation

27.4.1 enum _mu_status_flags

Enumerator

- kMU_Tx0EmptyFlag* TX0 empty.
kMU_Tx1EmptyFlag TX1 empty.
kMU_Tx2EmptyFlag TX2 empty.
kMU_Tx3EmptyFlag TX3 empty.
kMU_Rx0FullFlag RX0 full.
kMU_Rx1FullFlag RX1 full.
kMU_Rx2FullFlag RX2 full.
kMU_Rx3FullFlag RX3 full.
kMU_GenInt0Flag General purpose interrupt 0 pending.
kMU_GenInt1Flag General purpose interrupt 1 pending.
kMU_GenInt2Flag General purpose interrupt 2 pending.
kMU_GenInt3Flag General purpose interrupt 3 pending.
kMU_CoreEventPendingFlag The other core mode entry event pending.
kMU_RxFullPendingFlag Any RX full flag is pending.
kMU_TxEmptyPendingFlag Any TX empty flag is pending.
kMU_GenIntPendingFlag Any general interrupt flag is pending.
kMU_EventPendingFlag MU event pending.
kMU_FlagsUpdatingFlag MU flags update is on-going.
kMU_MuInResetFlag MU of any side is in reset.
kMU_MuResetInterruptFlag The other side initializes MU reset.
kMU_OtherSideEnterRunInterruptFlag The other side enters run mode.
kMU_OtherSideEnterHaltInterruptFlag The other side enters halt mode.
kMU_OtherSideEnterWaitInterruptFlag The other side enters wait mode.
kMU_OtherSideEnterStopInterruptFlag The other side enters stop mode.

kMU_OtherSideEnterPowerDownInterruptFlag The other side enters power down mode.

kMU_ResetAssertInterruptFlag The other core reset assert interrupt.

kMU_HardwareResetInterruptFlag Current side has been hardware reset by the other side.

27.4.2 enum _mu_interrupt_enable

Enumerator

kMU_Tx0EmptyInterruptEnable TX0 empty.

kMU_Tx1EmptyInterruptEnable TX1 empty.

kMU_Tx2EmptyInterruptEnable TX2 empty.

kMU_Tx3EmptyInterruptEnable TX3 empty.

kMU_Rx0FullInterruptEnable RX0 full.

kMU_Rx1FullInterruptEnable RX1 full.

kMU_Rx2FullInterruptEnable RX2 full.

kMU_Rx3FullInterruptEnable RX3 full.

kMU_GenInt0InterruptEnable General purpose interrupt 0.

kMU_GenInt1InterruptEnable General purpose interrupt 1.

kMU_GenInt2InterruptEnable General purpose interrupt 2.

kMU_GenInt3InterruptEnable General purpose interrupt 3.

kMU_OtherSideEnterRunInterruptEnable The other side enters run mode.

kMU_OtherSideEnterHaltInterruptEnable The other side enters halt mode.

kMU_OtherSideEnterWaitInterruptEnable The other side enters wait mode.

kMU_OtherSideEnterStopInterruptEnable The other side enters stop mode.

kMU_OtherSideEnterPowerDownInterruptEnable The other side enters power down mode.

kMU_ResetAssertInterruptEnable The other core reset assert interrupt.

kMU_HardwareResetInterruptEnable Current side has been hardware reset by the other side.

kMU_MuResetInterruptEnable The other side initializes MU reset.

27.4.3 enum _mu_interrupt_trigger

Enumerator

kMU_GenInt0InterruptTrigger General purpose interrupt 0.

kMU_GenInt1InterruptTrigger General purpose interrupt 1.

kMU_GenInt2InterruptTrigger General purpose interrupt 2.

kMU_GenInt3InterruptTrigger General purpose interrupt 3.

27.4.4 enum _mu_core_status_flags

Enumerator

kMU_OtherSideEnterRunFlag The other side in run mode.

- kMU_OtherSideEnterHaltFlag*** The other side in halt mode.
- kMU_OtherSideEnterWaitFlag*** The other side in wait mode.
- kMU_OtherSideEnterStopFlag*** The other side in stop mode.
- kMU_OtherSideEnterPowerDownFlag*** The other side in power down mode.
- kMU_OtherSideEnterResetFlag*** The other core entered reset.
- kMU_HardwareResetFlag*** Current side has been hardware reset by the other side.

27.4.5 enum _mu_msg_reg_index

Enumerator

- kMU_MsgReg0*** Message register 0.
- kMU_MsgReg1*** Message register 1.
- kMU_MsgReg2*** Message register 2.
- kMU_MsgReg3*** Message register 3.

27.5 Function Documentation

27.5.1 void MU_Init (MU_Type * *base*)

This function enables the MU clock only.

Parameters

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

27.5.2 void MU_Deinit (MU_Type * *base*)

This function disables the MU clock only.

Parameters

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

27.5.3 static void MU_SendMsgNonBlocking (MU_Type * *base*, uint32_t *regIndex*, uint32_t *msg*) [inline], [static]

This function writes a message to the specific TX register. It does not check whether the TX register is empty or not. The upper layer should make sure the TX register is empty before calling this function. This function can be used in ISR for better performance.

```
* while (!(kMU_Tx0EmptyFlag & MU_GetStatusFlags(base))) { } Wait for TX0
    register empty.
* MU_SendMsgNonBlocking(base, kMU_MsgReg0, MSG_VAL); Write message to the
    TX0 register.
*
```

Parameters

<i>base</i>	MU peripheral base address.
<i>regIndex</i>	TX register index, see mu_msg_reg_index_t .
<i>msg</i>	Message to send.

27.5.4 void MU_SendMsg (MU_Type * *base*, uint32_t *regIndex*, uint32_t *msg*)

This function waits until the TX register is empty and sends the message.

Parameters

<i>base</i>	MU peripheral base address.
<i>regIndex</i>	MU message register, see mu_msg_reg_index_t .
<i>msg</i>	Message to send.

27.5.5 static uint32_t MU_ReceiveMsgNonBlocking (MU_Type * *base*, uint32_t *regIndex*) [inline], [static]

This function reads a message from the specific RX register. It does not check whether the RX register is full or not. The upper layer should make sure the RX register is full before calling this function. This function can be used in ISR for better performance.

```
* uint32_t msg;
* while (!(kMU_Rx0FullFlag & MU_GetStatusFlags(base)))
* {
* } Wait for the RX0 register full.
*
* msg = MU_ReceiveMsgNonBlocking(base, kMU_MsgReg0); Read message from
    RX0 register.
*
```

Parameters

<i>base</i>	MU peripheral base address.
<i>regIndex</i>	RX register index, see mu_msg_reg_index_t .

Returns

The received message.

27.5.6 **uint32_t MU_ReceiveMsg (MU_Type * *base*, uint32_t *regIndex*)**

This function waits until the RX register is full and receives the message.

Parameters

<i>base</i>	MU peripheral base address.
<i>regIndex</i>	MU message register, see mu_msg_reg_index_t

Returns

The received message.

27.5.7 **static void MU_SetFlagsNonBlocking (MU_Type * *base*, uint32_t *flags*) [inline], [static]**

This function sets the 3-bit MU flags directly. Every time the 3-bit MU flags are changed, the status flag kMU_FlagsUpdatingFlag asserts indicating the 3-bit MU flags are updating to the other side. After the 3-bit MU flags are updated, the status flag kMU_FlagsUpdatingFlag is cleared by hardware. During the flags updating period, the flags cannot be changed. The upper layer should make sure the status flag kMU_FlagsUpdatingFlag is cleared before calling this function.

```
* while (kMU_FlagsUpdatingFlag & MU_GetStatusFlags(base))
{
} Wait for previous MU flags updating.
*
* MU_SetFlagsNonBlocking(base, 0U); Set the mU flags.
*
```

Parameters

<i>base</i>	MU peripheral base address.
<i>flags</i>	The 3-bit MU flags to set.

27.5.8 void MU_SetFlags (MU_Type * *base*, uint32_t *flags*)

This function blocks setting the 3-bit MU flags. Every time the 3-bit MU flags are changed, the status flag kMU_FlagsUpdatingFlag asserts indicating the 3-bit MU flags are updating to the other side. After the 3-bit MU flags are updated, the status flag kMU_FlagsUpdatingFlag is cleared by hardware. During the flags updating period, the flags cannot be changed. This function waits for the MU status flag kMU_FlagsUpdatingFlag cleared and sets the 3-bit MU flags.

Parameters

<i>base</i>	MU peripheral base address.
<i>flags</i>	The 3-bit MU flags to set.

27.5.9 static uint32_t MU_GetFlags (MU_Type * *base*) [inline], [static]

This function gets the current 3-bit MU flags on the current side.

Parameters

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

Returns

flags Current value of the 3-bit flags.

27.5.10 static uint32_t MU_GetCoreStatusFlags (MU_Type * *base*) [inline], [static]

Parameters

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

Returns

Bit mask of the MU status flags, see [_mu_core_status_flags](#).

27.5.11 `uint32_t MU_GetStatusFlags (MU_Type * base)`

This function returns the bit mask of the MU status flags. See `_mu_status_flags`.

```
* uint32_t flags;
* flags = MU_GetStatusFlags(base);  Get all status flags.
* if (kMU_Tx0EmptyFlag & flags)
* {
*     The TX0 register is empty. Message can be sent.
*     MU_SendMsgNonBlocking(base, kMU_MsgReg0, MSG0_VAL);
* }
* if (kMU_Tx1EmptyFlag & flags)
* {
*     The TX1 register is empty. Message can be sent.
*     MU_SendMsgNonBlocking(base, kMU_MsgReg1, MSG1_VAL);
* }
```

Parameters

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

Returns

Bit mask of the MU status flags, see `_mu_status_flags`.

27.5.12 `static void MU_ClearStatusFlags (MU_Type * base, uint32_t flags)` [inline], [static]

This function clears the specific MU status flags. The flags to clear should be passed in as bit mask. See `_mu_status_flags`.

```
* Clear general interrupt 0 and general interrupt 1 pending flags.
* MU_ClearStatusFlags(base, kMU_GenInt0Flag |
*                      kMU_GenInt1Flag);
*
```

Parameters

<i>base</i>	MU peripheral base address.
<i>flags</i>	<p>Bit mask of the MU status flags. See <code>_mu_status_flags</code>. Only the following flags can be cleared by software, other flags are cleared by hardware:</p> <ul style="list-style-type: none"> • <code>kMU_GenInt0Flag</code> • <code>kMU_GenInt1Flag</code> • <code>kMU_GenInt2Flag</code> • <code>kMU_GenInt3Flag</code> • <code>kMU_MuResetInterruptFlag</code> • <code>kMU_OtherSideEnterRunInterruptFlag</code> • <code>kMU_OtherSideEnterHaltInterruptFlag</code> • <code>kMU_OtherSideEnterWaitInterruptFlag</code> • <code>kMU_OtherSideEnterStopInterruptFlag</code> • <code>kMU_OtherSideEnterPowerDownInterruptFlag</code> • <code>kMU_ResetAssertInterruptFlag</code> • <code>kMU_HardwareResetInterruptFlag</code>

27.5.13 static void MU_EnableInterrupts (MU_Type * *base*, uint32_t *interrupts*) [inline], [static]

This function enables the specific MU interrupts. The interrupts to enable should be passed in as bit mask. See `_mu_interrupt_enable`.

```
*      Enable general interrupt 0 and TX0 empty interrupt.
* MU_EnableInterrupts(base, kMU_GenInt0InterruptEnable |
*                      kMU_Tx0EmptyInterruptEnable);
*
```

Parameters

<i>base</i>	MU peripheral base address.
<i>interrupts</i>	Bit mask of the MU interrupts. See <code>_mu_interrupt_enable</code> .

27.5.14 static void MU_DisableInterrupts (MU_Type * *base*, uint32_t *interrupts*) [inline], [static]

This function disables the specific MU interrupts. The interrupts to disable should be passed in as bit mask. See `_mu_interrupt_enable`.

```
*      Disable general interrupt 0 and TX0 empty interrupt.
```

```
* MU_DisableInterrupts(base, kMU_GenInt0InterruptEnable |
    kMU_Tx0EmptyInterruptEnable);
*
```

Parameters

<i>base</i>	MU peripheral base address.
<i>interrupts</i>	Bit mask of the MU interrupts. See <code>_mu_interrupt_enable</code> .

27.5.15 status_t MU_TriggerInterrupts (MU_Type * *base*, uint32_t *interrupts*)

This function triggers the specific interrupts to the other core. The interrupts to trigger are passed in as bit mask. See `_mu_interrupt_trigger`. The MU should not trigger an interrupt to the other core when the previous interrupt has not been processed by the other core. This function checks whether the previous interrupts have been processed. If not, it returns an error.

```
* if (kStatus_Success != MU_TriggerInterrupts(base,
    kMU_GenInt0InterruptTrigger |
    kMU_GenInt2InterruptTrigger))
{
    Previous general purpose interrupt 0 or general purpose interrupt 2
    has not been processed by the other core.
}
*
```

Parameters

<i>base</i>	MU peripheral base address.
<i>interrupts</i>	Bit mask of the interrupts to trigger. See <code>_mu_interrupt_trigger</code> .

Return values

<i>kStatus_Success</i>	Interrupts have been triggered successfully.
<i>kStatus_Fail</i>	Previous interrupts have not been accepted.

27.5.16 status_t MU_TriggerNmi (MU_Type * *base*)

This function triggers the NMI to the other core. The MU should not trigger NMI to the other core when the previous interrupt has not been processed by the other core. This function checks whether the previous interrupts have been processed. If not, it returns an error.

Parameters

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

Return values

<i>kStatus_Success</i>	Interrupts have been triggered successfully.
<i>kStatus_Fail</i>	Previous interrupts have not been accepted.

27.5.17 static void MU_ClearNmi (MU_Type * *base*) [inline], [static]

This function clears non-maskable interrupt (NMI) sent by the other core.

Parameters

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

27.5.18 void MU_BootOtherCore (MU_Type * *base*, mu_core_boot_mode_t *mode*)

This function boots the other core with a boot configuration.

Parameters

<i>base</i>	MU peripheral base address.
<i>mode</i>	The other core boot mode.

27.5.19 void MU_HoldOtherCoreReset (MU_Type * *base*)

This function causes the other core to be held in reset following any reset event.

Parameters

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

**27.5.20 static void MU_ResetBothSides (MU_Type * *base*) [inline],
[static]**

This function resets the MU for both A side and B side. Before reset, it is recommended to interrupt processor B, because this function may affect the ongoing processor B programs.

Parameters

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

27.5.21 static void MU_SetClockOnOtherCoreEnable (MU_Type * *base*, bool *enable*) [inline], [static]

This function enables or disables the platform clock on the other core when that core enters a stop mode. If disabled, the platform clock for the other core is disabled when it enters stop mode. If enabled, the platform clock keeps running on the other core in stop mode, until this core also enters stop mode.

Parameters

<i>base</i>	MU peripheral base address.
<i>enable</i>	Enable or disable the clock on the other core.

27.5.22 void MU_HardwareResetOtherCore (MU_Type * *base*, bool *waitReset*, bool *holdReset*, mu_core_boot_mode_t *bootMode*)

This function resets the other core, the other core could mask the hardware reset by calling MU_MaskHardwareReset. The hardware reset mask feature is only available for some platforms. This function could be used together with MU_BootOtherCore to control the other core reset workflow.

Example 1: Reset the other core, and no hold reset

```
* MU_HardwareResetOtherCore(MU_A, true, false, bootMode);
*
```

In this example, the core at MU side B will reset with the specified boot mode.

Example 2: Reset the other core and hold it, then boot the other core later.

```
* Here the other core enters reset, and the reset is hold
* MU_HardwareResetOtherCore(MU_A, true, true, modeDontCare);
* Current core boot the other core when necessary.
* MU_BootOtherCore(MU_A, bootMode);
*
```

Note

The feature waitReset, holdReset, and bootMode might be not supported for some platforms. waitReset is only available for platforms that FSL FEATURE MU_NO_CORE_STATUS not defined as 1 and FSL FEATURE MU HAS RESET ASSERT INT not defined as 0. holdReset is only available for platforms that FSL FEATURE MU_NO_RSTH not defined as 1. bootMode is only available for platforms that FSL FEATURE MU_NO_BOOT not defined as 1.

Parameters

<i>base</i>	MU peripheral base address.
<i>waitReset</i>	Wait the other core enters reset. Only work when there is CSSR0[RAIP] <ul style="list-style-type: none"> • true: Wait until the other core enters reset, if the other core has masked the hardware reset, then this function will be blocked. • false: Don't wait the reset.
<i>holdReset</i>	Hold the other core reset or not. Only work when there is CCR0[RSTH] <ul style="list-style-type: none"> • true: Hold the other core in reset, this function returns directly when the other core enters reset. • false: Don't hold the other core in reset, this function waits until the other core out of reset.
<i>bootMode</i>	Boot mode of the other core, if <code>holdReset</code> is true, this parameter is useless.

Chapter 28

PMC0: Power Management Controller

28.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Power Management Controller (PMC) module of MCUXpresso SDK devices. The Power Management Controller (PMC) can be divided in two parts: PMC 0 and PMC 1. The PMC 0 controls the Core 0, its SoG and RAM, and the PMC 1 controls the Core 1, its SoG and RAM. This driver is for PMC 0 only.

The PMC 0 has:

- the high-power (HP) and low-power (LP) Core Regulator;
- the high-power (HP) and low-power (LP) Array Regulator;
- the high-power (HP) and low-power (LP) 1.2V Low Voltage Detector (LVD) monitor (in regulators input);
- the high-power (HP) and low-power (LP) 1.2V High Voltage Detector (HVD) monitor (in regulators input);
- the bandgap;
- the forward bias (FBB) and the reverse back bias (RBB). In addition, the PMC has a 1.8 V POR (Power-On Reset) monitor to assure the voltage level in the Always-On power domain would be in the correct range to the correct functionality of the internal digital and analog blocks. Both PMCs receive requests from the MSMC to change the current power mode. Each PMC allows the customer to choose what features are enabled or disabled for each power mode using the PMC registers.

28.2 Typical use case

28.2.1 Turn on the PMC 1 using LDO Regulator

After a POR event, when the PMC 0 is during RUN mode and the PMC 1 is turned off. The procedure to turn on the PMC 1 using the internal LDO Regulator.

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pmc0

28.2.2 Turn on the PMC 1 using the PMIC

After a POR event, when the PMC 0 is during RUN mode and the PMC 1 is turned off. The procedure to turn on the PMC 1 using the external PMIC

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pmc0

28.2.3 Turn off the LDO Regulator

When the PMC 1 is during RUN mode, the LDO Regulator can be programmed to be turned off in the next transition from RUN to VLLS power mode. As in VLLS the regulator is disconnected from the load by the switches (switches are OFF), a external regulator can assume the power supply (PMIC).

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pmc0

28.2.4 Turn on the LDO Regulator

When the PMC 1 is during VLLS mode, the LDO Regulator can be turned on in a transition to RUN mode.

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pmc0

28.2.5 Change the Core Regulator voltage level in PMC 0 RUN or HSRUN mode

To change the Core Regulator voltage level when the PMC 0 is in RUN mode:

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pmc0

To change the Core Regulator voltage level when the PMC 0 is in HSRUN mode:

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pmc0

28.2.6 Change the SRAMs power mode during PMC 0 RUN mode

To change the SRAMs power mode during the PMC 0 RUN mode.

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pmc0

Files

- file [fsl_pmc0.h](#)

Data Structures

- struct [_pmc0_hsrn_mode_config](#)
PMC 0 HSRUN mode configuration. [More...](#)
- struct [_pmc0_run_mode_config](#)
PMC 0 RUN mode configuration. [More...](#)
- struct [_pmc0_vlpr_mode_config](#)
PMC 0 VLPR mode configuration. [More...](#)
- struct [_pmc0_stop_mode_config](#)
PMC 0 STOP mode configuration. [More...](#)

- struct `_pmc0_vlps_mode_config`
`PMC 0 VLPS mode configuration.` [More...](#)
- struct `_pmc0_lls_mode_config`
`PMC 0 LLS mode configuration.` [More...](#)
- struct `_pmc0_vlls_mode_config`
`PMC 0 VLLS mode configuration.` [More...](#)
- struct `_pmc0_bias_config`
`PMC 0 bias configuration.` [More...](#)

Macros

- `#define CORE_REGULATOR_VOLT_LEVEL_MAX 50U`
`MAX valid values of Core Regulator Voltage Level.`

Typedefs

- `typedef enum _pmc0_high_volt_detect_monitor_select pmc0_high_volt_detect_monitor_select_t`
`High Voltage Detect Monitor Select.`
- `typedef enum _pmc0_low_volt_detect_monitor_select pmc0_low_volt_detect_monitor_select_t`
`Low Voltage Detect Monitor Select.`
- `typedef enum _pmc0_core_regulator_select pmc0_core_regulator_select_t`
`Core Regulator Select.`
- `typedef enum _pmc0_array_regulator_select pmc0_array_regulator_select_t`
`Array Regulator Select.`
- `typedef enum _pmc0_vlls_array_regulator_select pmc0_vlls_array_regulator_select_t`
`VLLS mode array Regulator Select.`
- `typedef enum _pmc0_fbb_p_well_voltage_level_select pmc0_fbb_p_well_voltage_level_select_t`
`FBB P-Well voltage level select.`
- `typedef enum _pmc0_fbb_n_well_voltage_level_select pmc0_fbb_n_well_voltage_level_select_t`
`FBB N-Well voltage level select.`
- `typedef enum _pmc0_rbb_p_well_voltage_level_select pmc0_rbb_p_well_voltage_level_select_t`
`RBB P-Well voltage level select.`
- `typedef enum _pmc0_rbb_n_well_voltage_level_select pmc0_rbb_n_well_voltage_level_select_t`
`RBB N-Well voltage level select.`
- `typedef struct _pmc0_hsrn_mode_config pmc0_hsrn_mode_config_t`
`PMC 0 HSRN mode configuration.`
- `typedef struct _pmc0_run_mode_config pmc0_run_mode_config_t`
`PMC 0 RUN mode configuration.`

- `typedef struct _pmc0_vlpr_mode_config pmc0_vlpr_mode_config_t`
`PMC 0 VLPR mode configuration.`
- `typedef struct _pmc0_stop_mode_config pmc0_stop_mode_config_t`
`PMC 0 STOP mode configuration.`
- `typedef struct _pmc0_vlps_mode_config pmc0_vlps_mode_config_t`
`PMC 0 VLPS mode configuration.`
- `typedef struct _pmc0_lls_mode_config pmc0_lls_mode_config_t`
`PMC 0 LLS mode configuration.`
- `typedef struct _pmc0_vlls_mode_config pmc0_vlls_mode_config_t`
`PMC 0 VLLS mode configuration.`
- `typedef struct _pmc0_bias_config pmc0_bias_config_t`
`PMC 0 bias configuration.`

Enumerations

- `enum _pmc0_high_volt_detect_monitor_select {`
`kPMC0_HighVoltDetectLowPowerMonitor = 0U,`
`kPMC0_HighVoltDetectHighPowerMonitor = 1U }`
`High Voltage Detect Monitor Select.`
- `enum _pmc0_low_volt_detect_monitor_select {`
`kPMC0_LowVoltDetectLowPowerMonitor = 0U,`
`kPMC0_LowVoltDetectHighPowerMonitor = 1U }`
`Low Voltage Detect Monitor Select.`
- `enum _pmc0_core_regulator_select {`
`kPMC0_CoreLowPowerRegulator = 0U,`
`kPMC0_CoreHighPowerRegulator = 1U }`
`Core Regulator Select.`
- `enum _pmc0_array_regulator_select {`
`kPMC0_ArrayLowPowerRegulator = 0U,`
`kPMC0_ArrayHighPowerRegulator = 1U }`
`Array Regulator Select.`
- `enum _pmc0_vlls_array_regulator_select {`
`kPMC0_VllsArrayRegulatorOff = 0U,`
`kPMC0_VllsArrayLowPowerRegulator = 2U,`
`kPMC0_VllsArrayHighPowerRegulator = 3U }`
`VLLS mode array Regulator Select.`
- `enum _pmc0_fbb_p_well_voltage_level_select {`

```
kPMC0_FbbPWellNoBiasCondition = 0U,
kPMC0_FbbPWellVoltageLevelAt50Mv = 1U,
kPMC0_FbbPWellVoltageLevelAt150Mv = 2U,
kPMC0_FbbPWellVoltageLevelAt100Mv = 3U,
kPMC0_FbbPWellVoltageLevelAt350Mv = 4U,
kPMC0_FbbPWellVoltageLevelAt300Mv = 5U,
kPMC0_FbbPWellVoltageLevelAt200Mv = 6U,
kPMC0_FbbPWellVoltageLevelAt250Mv = 7U }
```

FBB P-Well voltage level select.

- enum _pmc0_fbb_n_well_voltage_level_select {

```
kPMC0_FbbNWellNoBiasCondition = 0U,
kPMC0_FbbNWellVoltageLevelAtMinus50Mv = 1U,
kPMC0_FbbNWellVoltageLevelAtMinus150Mv = 2U,
kPMC0_FbbNWellVoltageLevelAtMinus100Mv = 3U,
kPMC0_FbbNWellVoltageLevelAtMinus350Mv = 4U,
kPMC0_FbbNWellVoltageLevelAtMinus300Mv = 5U,
kPMC0_FbbNWellVoltageLevelAtMinus200Mv = 6U,
kPMC0_FbbNWellVoltageLevelAtMinus250Mv = 7U }
```

}

FBB N-Well voltage level select.

- enum _pmc0_rbb_p_well_voltage_level_select {

```
kPMC0_RBBPWellVoltageLevelAtMinus0_5V = 0U,
kPMC0_RBBPWellVoltageLevelAtMinus0_6V = 1U,
kPMC0_RBBPWellVoltageLevelAtMinus0_7V = 2U,
kPMC0_RBBPWellVoltageLevelAtMinus0_8V = 3U,
kPMC0_RBBPWellVoltageLevelAtMinus0_9V = 4U,
kPMC0_RBBPWellVoltageLevelAtMinus1_0V = 5U,
kPMC0_RBBPWellVoltageLevelAtMinus1_1V = 6U,
kPMC0_RBBPWellVoltageLevelAtMinus1_2V = 7U,
kPMC0_RBBPWellVoltageLevelAtMinus1_3V = 8U }
```

}

RBB P-Well voltage level select.

- enum _pmc0_rbb_n_well_voltage_level_select {

```
kPMC0_RBBNWellVoltageLevelAt0_5V = 0U,
kPMC0_RBBNWellVoltageLevelAt0_6V = 1U,
kPMC0_RBBNWellVoltageLevelAt0_7V = 2U,
kPMC0_RBBNWellVoltageLevelAt0_8V = 3U,
kPMC0_RBBNWellVoltageLevelAt0_9V = 4U,
kPMC0_RBBNWellVoltageLevelAt1_0V = 5U,
kPMC0_RBBNWellVoltageLevelAt1_1V = 6U,
kPMC0_RBBNWellVoltageLevelAt1_2V = 7U,
kPMC0_RBBNWellVoltageLevelAt1_3V = 8U }
```

}

RBB N-Well voltage level select.

- enum _pmc0_status_flags {

```

kPMC0_LowVoltDetectEventFlag,
kPMC0_LowVoltDetectValueFlag = PMC0_STATUS_LVDV_MASK,
kPMC0_HighVoltDetectEventFlag,
kPMC0_HighVoltDetectValueFlag = PMC0_STATUS_HVDV_MASK,
kPMC0_CoreRegulatorVoltLevelFlag = PMC0_STATUS_COREVLF_MASK,
kPMC0_SramFlag,
kPMC0_PMC1VoltageSourceFlag }

```

PMC 0 status flags.

- enum `_pmc0_power_mode_status_flags` {
 kPMC0_HSRUNModeStatusFlags = 0U,
 kPMC0_RUNModeStatusFlags = 1U,
 kPMC0_STOPModeStatusFlags = 2U,
 kPMC0_VLPRModeStatusFlags = 3U,
 kPMC0_VLPSPModeStatusFlags = 4U,
 kPMC0_LLSPModeStatusFlags = 5U,
 kPMC0_VLLSPModeStatusFlags = 6U }

PMC 0 power mode status flags.

Driver version

- #define `FSL_PMC0_DRIVER_VERSION` (MAKE_VERSION(2, 1, 0))
PMC 0 driver version.

Power Management Controller Control APIs

- static void `PMC0_ConfigureHsrnMode` (const `pmc0_hsrn_mode_config_t` *config)
Configure the HSRUN power mode.
- static void `PMC0_ConfigureRunMode` (const `pmc0_run_mode_config_t` *config)
Configure the RUN power mode.
- static void `PMC0_ConfigureVlprMode` (const `pmc0_vlpr_mode_config_t` *config)
Configure the VLPR power mode.
- static void `PMC0_ConfigureStopMode` (const `pmc0_stop_mode_config_t` *config)
Configure the STOP power mode.
- static void `PMC0_ConfigureVlpsMode` (const `pmc0_vlps_mode_config_t` *config)
Configure the VLPS power mode.
- static void `PMC0_ConfigureLlsMode` (const `pmc0_lls_mode_config_t` *config)
Configure the LLS power mode.
- static void `PMC0_ConfigureVllsMode` (const `pmc0_vlls_mode_config_t` *config)
Configure the VLLS power mode.
- static uint32_t `PMC0_GetPMC0PowerModeStatusFlags` (void)
Get current power mode of PMC 0.
- static bool `PMC0_GetPMC0PowerTransitionStatus` (void)
Get the status of PMC 0 power mode transition.
- static uint32_t `PMC0_GetPMC1PowerModeStatusFlags` (void)
Get current power mode of PMC 1.
- static bool `PMC0_GetPMC1PowerTransitionStatus` (void)
Get the status of PMC 1 power mode transition.
- static uint32_t `PMC0_GetStatusFlags` (void)
Gets PMC 0 status flags.

- static void **PMC0_EnableLowVoltDetectInterrupt** (void)
Enables the 1.2V Low-Voltage Detector interrupt.
- static void **PMC0_DisableLowVoltDetectInterrupt** (void)
Disables the 1.2V Low-Voltage Detector interrupt.
- static void **PMC0_ClearLowVoltDetectFlag** (void)
Clears the 1.2V Low-Voltage Detector flag.
- static void **PMC0_EnableHighVoltDetectInterrupt** (void)
Enables the 1.8V High-Voltage Detector interrupt.
- static void **PMC0_DisableHighVoltDetectInterrupt** (void)
Disables the 1.8V High-Voltage Detector interrupt.
- static void **PMC0_ClearHighVoltDetectFlag** (void)
Clears the 1.8V High-Voltage Detector flag.
- static void **PMC0_EnableLowVoltDetectReset** (bool enable)
Enables the 1.2V Low-Voltage Detector reset.
- static void **PMC0_EnableHighVoltDetectReset** (bool enable)
Enables the 1.8V High-Voltage Detector reset.
- static void **PMC0_ClearPadsIsolation** (void)
Releases/clears the isolation in the PADS.
- static void **PMC0_PowerOnPmc1** (void)
Powers on PMC 1.
- static void **PMC0_EnableWaitLdoOkSignal** (bool enable)
Enables to wait LDO OK signal.
- static void **PMC0_EnablePmc1LdoRegulator** (bool enable)
Enables PMC 1 LDO Regulator.
- static void **PMC0_EnablePmc1RBBMode** (bool enable)
Enable the PMC 1 RBB(reverse back bias) mode.
- static void **PMC0_SetBiasConfig** (const **pmc0_bias_config_t** *config)
Configure the PMC 0 bias voltage level and enable/disable pull-down.
- static void **PMC0_ConfigureSramBankPowerDown** (uint32_t bankMask)
Configures PMC 0 SRAM bank power down.
- static void **PMC0_ConfigureSramBankPowerDownStopMode** (uint32_t bankMask)
Configures PMC 0 SRAM bank power down in stop modes.
- static void **PMC0_ConfigureSramBankPowerDownStandbyMode** (uint32_t bankMask)
Configures PMC 0 SRAM bank power down in Standby Mode.
- static void **PMC0_EnableTemperatureSensor** (bool enable)
Enable/disable internal temperature sensor.
- static void **PMC0_SetTemperatureSensorMode** (uint8_t mode)
Set temperature sensor mode.

28.3 Data Structure Documentation

28.3.1 struct _pmc0_hsrn_mode_config

Data Fields

- uint32_t **__pad0__**: 16
Reserved.
- uint32_t **coreRegulatorVoltLevel**: 6
Core Regulator Voltage Level.
- uint32_t **__pad1__**: 2

- `uint32_t enableForwardBias`: 1
Enable forward bias.
- `uint32_t __pad2__`: 7
Reserved.

Field Documentation

- (1) `uint32_t _pmc0_hsrn_mode_config::__pad0__`
- (2) `uint32_t _pmc0_hsrn_mode_config::coreRegulatorVoltLevel`
- (3) `uint32_t _pmc0_hsrn_mode_config::__pad1__`
- (4) `uint32_t _pmc0_hsrn_mode_config::enableForwardBias`
- (5) `uint32_t _pmc0_hsrn_mode_config::__pad2__`

28.3.2 struct _pmc0_run_mode_config

Data Fields

- `uint32_t __pad0__`: 16
Reserved.
- `uint32_t coreRegulatorVoltLevel`: 6
Core Regulator Voltage Level.
- `uint32_t __pad1__`: 10
Reserved.

Field Documentation

- (1) `uint32_t _pmc0_run_mode_config::__pad0__`
- (2) `uint32_t _pmc0_run_mode_config::coreRegulatorVoltLevel`
- (3) `uint32_t _pmc0_run_mode_config::__pad1__`

28.3.3 struct _pmc0_vlpr_mode_config

Data Fields

- `uint32_t arrayRegulatorSelect`: 1
Array Regulator Select.
- `uint32_t __pad0__`: 1
Reserved.
- `uint32_t coreRegulatorSelect`: 1
Core Regulator Select.
- `uint32_t __pad1__`: 1
Reserved.

- `uint32_t lvdMonitorSelect: 1`
1.2V LVD Monitor Select.
- `uint32_t hvdMonitorSelect: 1`
1.2V HVD Monitor Select.
- `uint32_t __pad2__: 1`
Reserved.
- `uint32_t enableForceHpBandgap: 1`
Enable force HP band-gap.
- `uint32_t __pad3__: 8`
Reserved.
- `uint32_t coreRegulatorVoltLevel: 6`
Core Regulator Voltage Level.
- `uint32_t __pad4__: 6`
Reserved.
- `uint32_t enableReverseBackBias: 1`
Enable reverse back bias.
- `uint32_t __pad5__: 3`
Reserved.

Field Documentation

(1) `uint32_t _pmc0_vlpr_mode_config::arrayRegulatorSelect`

`pmc0_array_regulator_select_t`

(2) `uint32_t _pmc0_vlpr_mode_config::__pad0__`

(3) `uint32_t _pmc0_vlpr_mode_config::coreRegulatorSelect`

`pmc0_core_regulator_select_t`

(4) `uint32_t _pmc0_vlpr_mode_config::__pad1__`

(5) `uint32_t _pmc0_vlpr_mode_config::lvdMonitorSelect`

`pmc0_low_volt_detect_monitor_select_t`

(6) `uint32_t _pmc0_vlpr_mode_config::hvdMonitorSelect`

`pmc0_high_volt_detect_monitor_select_t`

- (7) `uint32_t _pmc0_vlpr_mode_config::__pad2__`
- (8) `uint32_t _pmc0_vlpr_mode_config::enableForceHpBandgap`
- (9) `uint32_t _pmc0_vlpr_mode_config::__pad3__`
- (10) `uint32_t _pmc0_vlpr_mode_config::coreRegulatorVoltLevel`
- (11) `uint32_t _pmc0_vlpr_mode_config::__pad4__`
- (12) `uint32_t _pmc0_vlpr_mode_config::enableReverseBackBias`
- (13) `uint32_t _pmc0_vlpr_mode_config::__pad5__`

28.3.4 struct _pmc0_stop_mode_config

Data Fields

- `uint32_t __pad0__`: 16
Reserved.
- `uint32_t coreRegulatorVoltLevel`: 6
Core Regulator Voltage Level.
- `uint32_t __pad1__`: 10
Reserved.

Field Documentation

- (1) `uint32_t _pmc0_stop_mode_config::__pad0__`
- (2) `uint32_t _pmc0_stop_mode_config::coreRegulatorVoltLevel`
- (3) `uint32_t _pmc0_stop_mode_config::__pad1__`

28.3.5 struct _pmc0_vlps_mode_config

Data Fields

- `uint32_t arrayRegulatorSelect`: 1
Array Regulator Select.
- `uint32_t __pad0__`: 1
Reserved.
- `uint32_t coreRegulatorSelect`: 1
Core Regulator Select.
- `uint32_t __pad1__`: 1
Reserved.
- `uint32_t lvdMonitorSelect`: 1
1.2V LVD Monitor Select.
- `uint32_t hvdMonitorSelect`: 1
1.2V HVD Monitor Select.

- `uint32_t __pad2__`: 1
Reserved.
- `uint32_t enableForceHpBandgap`: 1
Enable force HP band-gap.
- `uint32_t __pad3__`: 8
Reserved.
- `uint32_t coreRegulatorVoltLevel`: 6
Core Regulator Voltage Level.
- `uint32_t __pad4__`: 6
Reserved.
- `uint32_t enableReverseBackBias`: 1
Enable reverse back bias.
- `uint32_t __pad5__`: 3
Reserved.

Field Documentation

(1) `uint32_t _pmc0_vlps_mode_config::arrayRegulatorSelect`

`pmc0_array_regulator_select_t`

(2) `uint32_t _pmc0_vlps_mode_config::__pad0__`

(3) `uint32_t _pmc0_vlps_mode_config::coreRegulatorSelect`

`pmc0_core_regulator_select_t`

(4) `uint32_t _pmc0_vlps_mode_config::__pad1__`

(5) `uint32_t _pmc0_vlps_mode_config::lvdMonitorSelect`

`pmc0_low_volt_detect_monitor_select_t`

(6) `uint32_t _pmc0_vlps_mode_config::hvdMonitorSelect`

`pmc0_high_volt_detect_monitor_select_t`

- (7) `uint32_t _pmc0_vlps_mode_config::__pad2__`
- (8) `uint32_t _pmc0_vlps_mode_config::enableForceHpBandgap`
- (9) `uint32_t _pmc0_vlps_mode_config::__pad3__`
- (10) `uint32_t _pmc0_vlps_mode_config::coreRegulatorVoltLevel`
- (11) `uint32_t _pmc0_vlps_mode_config::__pad4__`
- (12) `uint32_t _pmc0_vlps_mode_config::enableReverseBackBias`
- (13) `uint32_t _pmc0_vlps_mode_config::__pad5__`

28.3.6 struct _pmc0_lls_mode_config

Data Fields

- `uint32_t arrayRegulatorSelect: 1`
Array Regulator Select.
- `uint32_t __pad0__: 1`
Reserved.
- `uint32_t coreRegulatorSelect: 1`
Core Regulator Select.
- `uint32_t __pad1__: 1`
Reserved.
- `uint32_t lvdMonitorSelect: 1`
1.2V LVD Monitor Select.
- `uint32_t hvdMonitorSelect: 1`
1.2V HVD Monitor Select.
- `uint32_t __pad2__: 1`
Reserved.
- `uint32_t enableForceHpBandgap: 1`
Enable force HP band-gap.
- `uint32_t __pad3__: 8`
Reserved.
- `uint32_t coreRegulatorVoltLevel: 6`
Core Regulator Voltage Level.
- `uint32_t __pad4__: 6`
Reserved.
- `uint32_t enableReverseBackBias: 1`
Enable reverse back bias.
- `uint32_t __pad5__: 3`
Reserved.

Field Documentation

- (1) `uint32_t _pmc0_lls_mode_config::arrayRegulatorSelect`

`pmc0_array_regulator_select_t`

```

(2) uint32_t _pmc0_lls_mode_config::__pad0__
(3) uint32_t _pmc0_lls_mode_config::coreRegulatorSelect
    pmc0_core_regulator_select_t
(4) uint32_t _pmc0_lls_mode_config::__pad1__
(5) uint32_t _pmc0_lls_mode_config::lvdMonitorSelect
    pmc0_low_volt_detect_monitor_select_t
(6) uint32_t _pmc0_lls_mode_config::hvdMonitorSelect
    pmc0_high_volt_detect_monitor_select_t
(7) uint32_t _pmc0_lls_mode_config::__pad2__
(8) uint32_t _pmc0_lls_mode_config::enableForceHpBandgap
(9) uint32_t _pmc0_lls_mode_config::__pad3__
(10) uint32_t _pmc0_lls_mode_config::coreRegulatorVoltLevel
(11) uint32_t _pmc0_lls_mode_config::__pad4__
(12) uint32_t _pmc0_lls_mode_config::enableReverseBackBias
(13) uint32_t _pmc0_lls_mode_config::__pad5__

```

28.3.7 struct _pmc0_vlls_mode_config

Data Fields

- uint32_t arrayRegulatorSelect: 2
Array Regulator Select.
- uint32_t __pad0__: 2
Reserved.
- uint32_t lvdMonitorSelect: 1
1.2V LVD Monitor Select.
- uint32_t hvdMonitorSelect: 1
1.2V HVD Monitor Select.
- uint32_t __pad1__: 1
Reserved.
- uint32_t enableForceHpBandgap: 1
Enable force HP band-gap.
- uint32_t __pad2__: 24
Reserved.

Field Documentation

- (1) `uint32_t _pmc0_vlls_mode_config::arrayRegulatorSelect`
`pmc0_vlls_array_regulator_select_t`
- (2) `uint32_t _pmc0_vlls_mode_config::__pad0__`
- (3) `uint32_t _pmc0_vlls_mode_config::lvdMonitorSelect`
`pmc0_low_volt_detect_monitor_select_t`
- (4) `uint32_t _pmc0_vlls_mode_config::hvdMonitorSelect`
`pmc0_high_volt_detect_monitor_select_t`
- (5) `uint32_t _pmc0_vlls_mode_config::__pad1__`
- (6) `uint32_t _pmc0_vlls_mode_config::enableForceHpBandgap`
- (7) `uint32_t _pmc0_vlls_mode_config::__pad2__`

28.3.8 struct _pmc0_bias_config**Data Fields**

- `uint32_t __pad0__: 4`
Reserved.
- `uint32_t RBBPWellVoltageLevelSelect: 4`
Select PMC0 RBB P-Well voltage level.
- `uint32_t __pad1__: 3`
Reserved.
- `uint32_t DisableRBBPullDown: 1`
Disable RBB pull-down.
- `uint32_t FBBNWellVoltageLevelSelect: 4`
Select PMC0 FBB N-Well voltage level.
- `uint32_t __pad2__: 4`
Reserved.
- `uint32_t FBBPWellVoltageLevelSelect: 4`
Select PMC0 FBB P-Well voltage level.
- `uint32_t __pad3__: 4`
Reserved.

Field Documentation

- (1) `uint32_t _pmc0_bias_config::__pad0__`
- (2) `uint32_t _pmc0_bias_config::RBBPWellVoltageLevelSelect`
`pmc0_rbb_p_well_voltage_level_select_t`

- (3) `uint32_t _pmc0_bias_config::__pad1__`
- (4) `uint32_t _pmc0_bias_config::DisableRBBPullDown`

'1' means to disable pull-down. '0' means to enable pull-down.

- (5) `uint32_t _pmc0_bias_config::FBBNWellVoltageLevelSelect`

`pmc0_fbb_n_well_voltage_level_select_t`

- (6) `uint32_t _pmc0_bias_config::__pad2__`
- (7) `uint32_t _pmc0_bias_config::FBBPWellVoltageLevelSelect`

`pmc0_fbb_p_well_voltage_level_select_t`

- (8) `uint32_t _pmc0_bias_config::__pad3__`

28.4 Enumeration Type Documentation

28.4.1 enum _pmc0_high_volt_detect_monitor_select

Enumerator

kPMC0_HighVoltDetectLowPowerMonitor LP monitor is selected.
kPMC0_HighVoltDetectHighPowerMonitor HP monitor is selected.

28.4.2 enum _pmc0_low_volt_detect_monitor_select

Enumerator

kPMC0_LowVoltDetectLowPowerMonitor LP monitor is selected.
kPMC0_LowVoltDetectHighPowerMonitor HP monitor is selected.

28.4.3 enum _pmc0_core_regulator_select

Enumerator

kPMC0_CoreLowPowerRegulator Core LP regulator is selected.
kPMC0_CoreHighPowerRegulator Core HP regulator is selected.

28.4.4 enum _pmc0_array_regulator_select

Enumerator

kPMC0_ArrayLowPowerRegulator Array LP regulator is selected.

kPMC0_ArrayHighPowerRegulator Array HP regulator is selected.

28.4.5 enum _pmc0_vlls_array_regulator_select

Enumerator

kPMC0_VllsArrayRegulatorOff Array regulator is selected OFF. This is selectable only for VLLS mode.

kPMC0_VllsArrayLowPowerRegulator Array LP regulator is selected.

kPMC0_VllsArrayHighPowerRegulator Array HP regulator is selected.

28.4.6 enum _pmc0_fbb_p_well_voltage_level_select

Enumerator

kPMC0_FbbPWellNoBiasCondition No BIAS condition is selected.

kPMC0_FbbPWellVoltageLevelAt50Mv Voltage level at 50mV is selected.

kPMC0_FbbPWellVoltageLevelAt150Mv Voltage level at 150mV is selected.

kPMC0_FbbPWellVoltageLevelAt100Mv Voltage level at 100mV is selected.

kPMC0_FbbPWellVoltageLevelAt350Mv Voltage level at 350mV is selected.

kPMC0_FbbPWellVoltageLevelAt300Mv Voltage level at 300mV is selected.

kPMC0_FbbPWellVoltageLevelAt200Mv Voltage level at 200mV is selected.

kPMC0_FbbPWellVoltageLevelAt250Mv Voltage level at 250mV is selected.

28.4.7 enum _pmc0_fbb_n_well_voltage_level_select

Enumerator

kPMC0_FbbNWellNoBiasCondition No BIAS condition is selected.

kPMC0_FbbNWellVoltageLevelAtMinus50Mv Voltage level at -50mV is selected.

kPMC0_FbbNWellVoltageLevelAtMinus150Mv Voltage level at -150mV is selected.

kPMC0_FbbNWellVoltageLevelAtMinus100Mv Voltage level at -100mV is selected.

kPMC0_FbbNWellVoltageLevelAtMinus350Mv Voltage level at -350mV is selected.

kPMC0_FbbNWellVoltageLevelAtMinus300Mv Voltage level at -300mV is selected.

kPMC0_FbbNWellVoltageLevelAtMinus200Mv Voltage level at -200mV is selected.

kPMC0_FbbNWellVoltageLevelAtMinus250Mv Voltage level at -250mV is selected.

28.4.8 enum _pmc0_rbb_p_well_voltage_level_select

Enumerator

- kPMC0_RBBPWellVoltageLevelAtMinus0_5V*** Voltage level at -0.5V is selected.
- kPMC0_RBBPWellVoltageLevelAtMinus0_6V*** Voltage level at -0.6V is selected.
- kPMC0_RBBPWellVoltageLevelAtMinus0_7V*** Voltage level at -0.7V is selected.
- kPMC0_RBBPWellVoltageLevelAtMinus0_8V*** Voltage level at -0.8V is selected.
- kPMC0_RBBPWellVoltageLevelAtMinus0_9V*** Voltage level at -0.9V is selected.
- kPMC0_RBBPWellVoltageLevelAtMinus1_0V*** Voltage level at -1.0V is selected.
- kPMC0_RBBPWellVoltageLevelAtMinus1_1V*** Voltage level at -1.1V is selected.
- kPMC0_RBBPWellVoltageLevelAtMinus1_2V*** Voltage level at -1.2V is selected.
- kPMC0_RBBPWellVoltageLevelAtMinus1_3V*** Voltage level at -1.3V is selected.

28.4.9 enum _pmc0_rbb_n_well_voltage_level_select

Enumerator

- kPMC0_RBBNWellVoltageLevelAt0_5V*** Voltage level at 0.5V is selected.
- kPMC0_RBBNWellVoltageLevelAt0_6V*** Voltage level at 0.6V is selected.
- kPMC0_RBBNWellVoltageLevelAt0_7V*** Voltage level at 0.7V is selected.
- kPMC0_RBBNWellVoltageLevelAt0_8V*** Voltage level at 0.8V is selected.
- kPMC0_RBBNWellVoltageLevelAt0_9V*** Voltage level at 0.9V is selected.
- kPMC0_RBBNWellVoltageLevelAt1_0V*** Voltage level at 1.0V is selected.
- kPMC0_RBBNWellVoltageLevelAt1_1V*** Voltage level at 1.1V is selected.
- kPMC0_RBBNWellVoltageLevelAt1_2V*** Voltage level at 1.2V is selected.
- kPMC0_RBBNWellVoltageLevelAt1_3V*** Voltage level at 1.3V is selected.

28.4.10 enum _pmc0_status_flags

Enumerator

- kPMC0_LowVoltDetectEventFlag*** 1.2V Low-Voltage Detector Flag, sets when low-voltage event was detected.
- kPMC0_LowVoltDetectValueFlag*** 1.2V Low-Voltage Detector Value, sets when current value of the 1.2V LVD monitor output is 1.
- kPMC0_HighVoltDetectEventFlag*** 1.8V High-Voltage Detector Flag, sets when high-voltage event was detected.
- kPMC0_HighVoltDetectValueFlag*** 1.8V High-Voltage Detector Value, sets when current value of the 1.8V HVD monitor output is 1.
- kPMC0_CoreRegulatorVoltLevelFlag*** Core Regulator Voltage Level Flag, sets when core regulator voltage level is changing (not stable).

kPMC0_SramFlag SRAM Flag, sets when a change mode request is being processed in the SRAMs.

kPMC0_PMC1VoltageSourceFlag This flag indicates what is the voltage source selected to supply the PMC 1 and where the sense point of the PMC 1's LVD/HVD is placed. '0' means internal LDO supplies the PMC 1. '1' means external PMIC supplies the PMC 1.

28.4.11 enum _pmc0_power_mode_status_flags

Enumerator

kPMC0_HSRUNModeStatusFlags The PMC 0 is in HSRUN mode.

kPMC0_RUNModeStatusFlags The PMC 0 is in RUN mode.

kPMC0_STOPModeStatusFlags The PMC 0 is in STOP mode.

kPMC0_VLPRModeStatusFlags The PMC 0 is in VLPR mode.

kPMC0_VLPSModeStatusFlags The PMC 0 is in VLPS mode.

kPMC0_LLSSModeStatusFlags The PMC 0 is in LLSS mode.

kPMC0_VLLSSModeStatusFlags The PMC 0 is in VLLS mode.

28.5 Function Documentation

28.5.1 static void PMC0_ConfigureHsrunMode (const pmc0_hsrn_mode_config_t * config) [inline], [static]

This function configures the HSRUN power mode, including the core regulator voltage Level setting, enable forward bias or not.

Parameters

<i>config</i>	Low-Voltage detect configuration structure.
---------------	---------------------------------------------

28.5.2 static void PMC0_ConfigureRunMode (const pmc0_run_mode_config_t * config) [inline], [static]

This function configures the RUN power mode, including the core regulator voltage Level setting.

Parameters

<i>config</i>	Low-Voltage detect configuration structure.
---------------	---------------------------------------------

28.5.3 static void PMC0_ConfigureVlprMode (const pmc0_vlpr_mode_config_t * *config*) [inline], [static]

This function configures the VLPR power mode, including the core regulator voltage Level setting, enable reverse back bias or not, turn on force HP band-gap or not, select of HVD/LVD monitor and select of core/array regulator.

Parameters

<i>config</i>	Low-Voltage detect configuration structure.
---------------	---------------------------------------------

28.5.4 static void PMC0_ConfigureStopMode (const pmc0_stop_mode_config_t * *config*) [inline], [static]

This function configures the STOP power mode, including the core regulator voltage Level setting.

Parameters

<i>config</i>	Low-Voltage detect configuration structure.
---------------	---------------------------------------------

28.5.5 static void PMC0_ConfigureVlpsMode (const pmc0_vlps_mode_config_t * *config*) [inline], [static]

This function configures the VLPS power mode, including the core regulator voltage Level setting, enable reverse back bias or not, turn on force HP band-gap or not, select of HVD/LVD monitor and select of core/array regulator.

Parameters

<i>config</i>	Low-Voltage detect configuration structure.
---------------	---------------------------------------------

28.5.6 static void PMC0_ConfigureLlsMode (const pmc0_lls_mode_config_t * *config*) [inline], [static]

This function configures the LLS power mode, including the core regulator voltage Level setting, enable reverse back bias or not, turn on force HP band-gap or not, select of HVD/LVD monitor and select of

core/array regulator.

Parameters

<i>config</i>	Low-Voltage detect configuration structure.
---------------	---------------------------------------------

28.5.7 static void PMC0_ConfigureVllsMode (const pmc0_vlls_mode_config_t * config) [inline], [static]

This function configures the VLLS power mode, including turn on force HP band-gap or not, select of HVD/LVD monitor and select of core/array regulator.

The select of array regulator is different from the other mode configurations. PMC 0 VLLS config has three array regulator select options where the others have only the latter two, see [pmc0_vlls_array_regulator_select_t](#). Three array regulator select options in PMC 0 VLLS config are shown below:

- Regulator is off (diffrentiator)
- LP Regulator is on
- HP Regulator is on

Parameters

<i>config</i>	Low-Voltage detect configuration structure.
---------------	---------------------------------------------

28.5.8 static uint32_t PMC0_GetPMC0PowerModeStatusFlags (void) [inline], [static]

```
*     if(kPMCO_HSRUNModeStatusFlags ==
*         PMCO_GetPMC0PowerModeStatusFlags(void))
*     {
*         ...
*     }
```

Returns

PMC 0 current power mode status flags in the _pmc0_power_mode_status_flags.

28.5.9 static bool PMC0_GetPMC0PowerTransitionStatus (void) [inline], [static]

Returns

If return 'true', which means PMC 0 is in a power mode transition. If return 'false', which means PMC 0 is not in a power mode transition.

28.5.10 static uint32_t PMC0_GetPMC1PowerModeStatusFlags (void) [inline], [static]

```
*     if(kPMC0_HSRUNModeStatusFlags ==
*         PMC0_GetPMC1PowerModeStatusFlags(void))
*     {
*         ...
*     }
```

Returns

PMC 1 current power mode status flags in the _pmc0_power_mode_status_flags.

28.5.11 static bool PMC0_GetPMC1PowerTransitionStatus (void) [inline], [static]

Returns

If return 'true', which means PMC 1 is in a power mode transition. If return 'false', which means PMC 1 is not in a power mode transition.

28.5.12 static uint32_t PMC0_GetStatusFlags (void) [inline], [static]

This function gets all PMC 0 status flags. The flags are returned as the logical OR value of the enumerators [_pmc0_status_flags](#). To check for a specific status, compare the return value with enumerators in the [_pmc0_status_flags](#). For example, to check whether core regulator voltage level is changing:

```
*     if (kPMC0_CoreRegulatorVoltLevelFlag &
*         PMC0_GetStatusFlags(void))
*     {
*         ...
*     }
```

Returns

PMC 0 status flags which are ORed by the enumerators in the [_pmc0_status_flags](#).

28.5.13 static void PMC0_EnableLowVoltDetectInterrupt (void) [inline], [static]

This function enables the 1.2V Low-Voltage Detector interrupt.

**28.5.14 static void PMC0_DisableLowVoltDetectInterrupt(void) [inline],
[static]**

This function disables the 1.2V Low-Voltage Detector interrupt.

**28.5.15 static void PMC0_ClearLowVoltDetectFlag(void) [inline],
[static]**

This function enables the 1.2V Low-Voltage Detector flag.

**28.5.16 static void PMC0_EnableHighVoltDetectInterrupt(void) [inline],
[static]**

This function enables the 1.8V High-Voltage Detector interrupt.

**28.5.17 static void PMC0_DisableHighVoltDetectInterrupt(void) [inline],
[static]**

This function disables the 1.8V High-Voltage Detector interrupt.

**28.5.18 static void PMC0_ClearHighVoltDetectFlag(void) [inline],
[static]**

This function enables the 1.8V High-Voltage Detector flag.

**28.5.19 static void PMC0_EnableLowVoltDetectReset(bool enable) [inline],
[static]**

This function enables 1.2V Low-Voltage Detector reset.

Parameters

<i>enable</i>	Switcher of 1.2V Low-Voltage Detector reset feature. "true" means to enable, "false" means not.
---------------	-------------------------------------------------------------------------------------------------

**28.5.20 static void PMC0_EnableHighVoltDetectReset(bool enable) [inline],
[static]**

This function enables 1.8V High-Voltage Detector reset.

Parameters

<i>enable</i>	Switcher of 1.8V High-Voltage Detector reset feature. "true" means to enable, "false" means not.
---------------	--------------------------------------------------------------------------------------------------

28.5.21 static void PMC0_ClearPadsIsolation(void) [inline], [static]

This function releases/clears the isolation in the PADS.

The isolation in the pads only will be asserted during LLS/VLLS. On LLS exit, the isolation will release automatically. ISOACK must be set after a VLLS to RUN mode transition has completed.

28.5.22 static void PMC0_PowerOnPmc1(void) [inline], [static]

This function powers on PMC 1.

When this bit field is asserted the PMC 1 is powered on. This bit would take action only once. This bit will be rearmed after a POR event only. NOTE: USB PHY-related interrupt (NVIC/GIC) and wake-up channels (AWIC/WKPU) must be disabled before turning PMC1 on.

28.5.23 static void PMC0_EnableWaitLdoOkSignal(bool *enable*) [inline], [static]

This function enables to wait LDO OK signal.

Parameters

<i>enable</i>	Switcher of wait LDO OK signal feature. "true" means to enable, "false" means not.
---------------	------------------------------------------------------------------------------------

28.5.24 static void PMC0_EnablePmc1LdoRegulator(bool *enable*) [inline], [static]

This function enables PMC 1 LDO Regulator.

Parameters

<i>enable</i>	Switcher of PMC 1 LDO Regulator. "true" means to enable, "false" means not.
---------------	-----------------------------------------------------------------------------

28.5.25 static void PMC0_EnablePmc1RBBMode (bool *enable*) [inline], [static]

This function enables PMC1 RBB mode. Since this circuit when enabled has current consumption. It is recommended to use it just in high temperatures when the leakage reduction is much higher than the current consumption.

Parameters

<i>enable</i>	Switcher of PMC1 RBB mode. "true" means to enable, "false" means disable.
---------------	---------------------------------------------------------------------------

28.5.26 static void PMC0_SetBiasConfig (const pmc0_bias_config_t * *config*) [inline], [static]

This function change the RBB&FBB voltage level and RBB pull-down.

Parameters

<i>config</i>	PMC 0 bias configuration structure.
---------------	-------------------------------------

28.5.27 static void PMC0_ConfigureSramBankPowerDown (uint32_t *bankMask*) [inline], [static]

This function configures PMC 0 SRAM bank power down.

The bit i controls the power mode of the PMC 0 SRAM bank i. PMC0_SRAM_PD[i] = 1'b0 - PMC 0 SRAM bank i is not affected. PMC0_SRAM_PD[i] = 1'b1 - PMC 0 SRAM bank i is in ASD or ARRAY_SHUTDOWN during all modes, except VLLS. During VLLS is in POWER_DOWN mode.

Example

```
*      // Enable band 0 and 1 in ASD or ARRAY_SHUTDOWN during all modes except VLLS
*      PMC0_ConfigureSramBankPowerDown(0x3U);
*
```

Parameters

<i>bankMask</i>	The bands to enable. Logical OR of all bits of band index to enable.
-----------------	----------------------------------------------------------------------

28.5.28 static void PMC0_ConfigureSramBankPowerDownStopMode (uint32_t *bankMask*) [inline], [static]

This function configures PMC 0 SRAM bank power down in stop modes.

The bit i controls the PMC 0 SRAM bank i. PMC0_SRAM_PDS[i] = 1'b0 - PMC 0 SRAM bank i is not affected. PMC0_SRAM_PDS[i] = 1'b1 - PMC 0 SRAM bank i is in ASD or ARRAY_SHUTDOWN mode during STOP, VLPS and LLS modes. During VLLS is in POWER_DOWN mode.

Example

```
*      // Enable band 0 and 1 in ASD or ARRAY_SHUTDOWN during STOP, VLPS and LLS modes
*      PMC0_ConfigureSramBankPowerDownStopMode(0x3U);
*
```

Parameters

<i>bankMask</i>	The bands to enable. Logical OR of all bits of band index to enable.
-----------------	----------------------------------------------------------------------

28.5.29 static void PMC0_ConfigureSramBankPowerDownStandbyMode (uint32_t *bankMask*) [inline], [static]

This function configures PMC 0 SRAM bank power down in Standby Mode.

The bit i controls the PMC 0 SRAM bank i. PMC0_SRAM_STDY[i] = 1'b0 - PMC 0 SRAM bank i is not affected. PMC0_SRAM_STDY[i] = 1'b1 - PMC 0 SRAM bank i is in STANDBY mode during all modes (except VLLS and LLS).

Example

```
*      // Enable band 0 and 1 in STANDBY mode except VLLS and LLS
*      PMC0_ConfigureSramBankPowerDownStandbyMode(0x3U);
*
```

Parameters

<i>bankMask</i>	The bands to enable. Logical OR of all bits of band index to enable.
-----------------	----------------------------------------------------------------------

28.5.30 static void PMC0_EnableTemperatureSensor (bool *enable*) [inline], [static]

Parameters

<i>enable</i>	Used to enable/disable internal temperature sensor. <ul style="list-style-type: none">• true Enable internal temperature sensor.• false Disable internal temperature sensor.
---------------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

28.5.31 static void PMC0_SetTemperatureSensorMode (`uint8_t mode`) [`inline`], [`static`]

Parameters

<i>mode</i>	The temperature sensor mode to set.
-------------	-------------------------------------

Chapter 29

PORT: Port Control and Interrupts

29.1 Overview

The MCUXpresso SDK provides a driver for the Port Control and Interrupts (PORT) module of MCUXpresso SDK devices.

Typedefs

- `typedef enum _port_interrupt port_interrupt_t`
Configures the interrupt generation condition.

Enumerations

- `enum _port_interrupt {`
 `kPORT_InterruptOrDMADisabled = 0x0U,`
 `kPORT_DMARisingEdge = 0x1U,`
 `kPORT_DMAFallingEdge = 0x2U,`
 `kPORT_DMAEitherEdge = 0x3U,`
 `kPORT_FlagRisingEdge = 0x05U,`
 `kPORT_FlagFallingEdge = 0x06U,`
 `kPORT_FlagEitherEdge = 0x07U,`
 `kPORT_InterruptLogicZero = 0x8U,`
 `kPORT_InterruptRisingEdge = 0x9U,`
 `kPORT_InterruptFallingEdge = 0xAU,`
 `kPORT_InterruptEitherEdge = 0xBU,`
 `kPORT_InterruptLogicOne = 0xCU,`
 `kPORT_ActiveHighTriggerOutputEnable = 0xDU,`
 `kPORT_ActiveLowTriggerOutputEnable = 0xEU }`
Configures the interrupt generation condition.

Driver version

- `#define FSL_PORT_DRIVER_VERSION (MAKE_VERSION(2, 4, 1))`
PORT driver version.

Interrupt

- `static void PORT_SetPinInterruptConfig (PORT_Type *base, uint32_t pin, port_interrupt_t config)`
Configures the port pin interrupt/DMA request.
- `static uint32_t PORT_GetPinsInterruptFlags (PORT_Type *base)`
Reads the whole port status flag.
- `static void PORT_ClearPinsInterruptFlags (PORT_Type *base, uint32_t mask)`
Clears the multiple pin interrupt status flag.

29.2 Macro Definition Documentation

29.2.1 `#define FSL_PORT_DRIVER_VERSION (MAKE_VERSION(2, 4, 1))`

29.3 Typedef Documentation

29.3.1 `typedef enum _port_interrupt port_interrupt_t`

29.4 Enumeration Type Documentation

29.4.1 `enum _port_interrupt`

Enumerator

`kPORT_InterruptOrDMADisabled` Interrupt/DMA request is disabled.

`kPORT_DMARisingEdge` DMA request on rising edge.

`kPORT_DMAPFallingEdge` DMA request on falling edge.

`kPORT_DMAEitherEdge` DMA request on either edge.

`kPORT_FlagRisingEdge` Flag sets on rising edge.

`kPORT_FlagFallingEdge` Flag sets on falling edge.

`kPORT_FlagEitherEdge` Flag sets on either edge.

`kPORT_InterruptLogicZero` Interrupt when logic zero.

`kPORT_InterruptRisingEdge` Interrupt on rising edge.

`kPORT_InterruptFallingEdge` Interrupt on falling edge.

`kPORT_InterruptEitherEdge` Interrupt on either edge.

`kPORT_InterruptLogicOne` Interrupt when logic one.

`kPORT_ActiveHighTriggerOutputEnable` Enable active high-trigger output.

`kPORT_ActiveLowTriggerOutputEnable` Enable active low-trigger output.

29.5 Function Documentation

29.5.1 static void PORT_SetPinInterruptConfig (**PORT_Type** * *base*, **uint32_t** *pin*, **port_interrupt_t** *config*) [inline], [static]

Parameters

<i>base</i>	PORT peripheral base pointer.
<i>pin</i>	PORT pin number.
<i>config</i>	<p>PORT pin interrupt configuration.</p> <ul style="list-style-type: none"> • kPORT_InterruptOrDMADisabled: Interrupt/DMA request disabled. • kPORT_DMARisingEdge : DMA request on rising edge(if the DMA requests exit). • kPORT_DMAPFallingEdge: DMA request on falling edge(if the DMA requests exit). • kPORT_DMAEitherEdge : DMA request on either edge(if the DMA requests exit). • kPORT_FlagRisingEdge : Flag sets on rising edge(if the Flag states exit). • kPORT_FlagFallingEdge : Flag sets on falling edge(if the Flag states exit). • kPORT_FlagEitherEdge : Flag sets on either edge(if the Flag states exit). • kPORT_InterruptLogicZero : Interrupt when logic zero. • kPORT_InterruptRisingEdge : Interrupt on rising edge. • kPORT_InterruptFallingEdge: Interrupt on falling edge. • kPORT_InterruptEitherEdge : Interrupt on either edge. • kPORT_InterruptLogicOne : Interrupt when logic one. • kPORT_ActiveHighTriggerOutputEnable : Enable active high-trigger output (if the trigger states exit). • kPORT_ActiveLowTriggerOutputEnable : Enable active low-trigger output (if the trigger states exit).

29.5.2 static **uint32_t** PORT_GetPinsInterruptFlags (**PORT_Type** * *base*) [inline], [static]

If a pin is configured to generate the DMA request, the corresponding flag is cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted, the flag is set again immediately.

Parameters

<i>base</i>	PORT peripheral base pointer.
-------------	-------------------------------

Returns

Current port interrupt status flags, for example, 0x00010001 means the pin 0 and 16 have the interrupt.

29.5.3 static void PORT_ClearPinsInterruptFlags (PORT_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	PORT peripheral base pointer.
<i>mask</i>	PORT pin number macro.

Chapter 30

QSPI: Quad Serial Peripheral Interface

30.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Quad Serial Peripheral Interface (QSPI) module of MCUXpresso SDK devices.

QSPI driver includes functional APIs and EDMA transactional APIs.

Functional APIs are feature/property target low level APIs. Functional APIs can be used for QSPI initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the QSPI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. QSPI functional operation groups provide the functional API set.

Transactional APIs are transaction target high level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. All transactional APIs use the `qspi_handle_t` as the first parameter. Initialize the handle by calling the [QSPI_TransferTxCreateHandleEDMA\(\)](#) or [QSPI_TransferRxCreateHandleEDMA\(\)](#) API.

Modules

- Quad Serial Peripheral Interface Driver

30.2 Quad Serial Peripheral Interface Driver

30.2.1 Overview

Data Structures

- struct [QspiDQSConfig](#)
DQS configure features. [More...](#)
- struct [QspiFlashTiming](#)
Flash timing configuration. [More...](#)
- struct [QspiConfig](#)
QSPI configuration structure. [More...](#)
- struct [_qspi_flash_config](#)
External flash configuration items. [More...](#)
- struct [_qspi_transfer](#)
Transfer structure for QSPI. [More...](#)
- struct [_ip_command_config](#)
16-bit access reg for IPCR register [More...](#)

Macros

- #define [QSPI_LUT_SEQ](#)(cmd0, pad0, op0, cmd1, pad1, op1)
Macro functions for LUT table.
- #define [QSPI_CMD](#) (0x1U)
Macro for QSPI LUT command.
- #define [QSPI_PAD_1](#) (0x0U)
Macro for QSPI PAD.

Typedefs

- typedef enum [_qspi_read_area](#) [qspi_read_area_t](#)
QSPI read data area, from IP FIFO or AHB buffer.
- typedef enum [_qspi_command_seq](#) [qspi_command_seq_t](#)
QSPI command sequence type.
- typedef enum [_qspi_fifo](#) [qspi_fifo_t](#)
QSPI buffer type.
- typedef enum [_qspi_endianness](#) [qspi_endianness_t](#)
QSPI transfer endianess.
- typedef enum [_qspi_dqs_phrase_shift](#) [qspi_dqs_phrase_shift_t](#)
Phrase shift number for DQS mode.
- typedef enum [_qspi_dqs_read_sample_clock](#) [qspi_dqs_read_sample_clock_t](#)
Qspi read sampling option.
- typedef struct [QspiDQSConfig](#) [qspi_dqs_config_t](#)
DQS configure features.
- typedef struct [QspiFlashTiming](#) [qspi_flash_timing_t](#)
Flash timing configuration.
- typedef struct [QspiConfig](#) [qspi_config_t](#)

- *QSPI configuration structure.*
 • `typedef struct _qspi_flash_config qspi_flash_config_t`
External flash configuration items.
 • `typedef struct _qspi_transfer qspi_transfer_t`
Transfer structure for QSPI.
 • `typedef struct _ip_command_config ip_command_config_t`
16-bit access reg for IPCR register

Enumerations

- `enum {`
`kStatus_QSPI_Idle = MAKE_STATUS(kStatusGroup_QSPI, 0),`
`kStatus_QSPI_Busy = MAKE_STATUS(kStatusGroup_QSPI, 1),`
`kStatus_QSPI_Error = MAKE_STATUS(kStatusGroup_QSPI, 2) }`
Status structure of QSPI.
- `enum _qspi_read_area {`
`kQSPI_ReadAHB = 0x0U,`
`kQSPI_ReadIP }`
QSPI read data area, from IP FIFO or AHB buffer.
- `enum _qspi_command_seq {`
`kQSPI_IPSeq = QuadSPI_SPTRCLR_IPPTRC_MASK,`
`kQSPI_BufferSeq = QuadSPI_SPTRCLR_BFPTRC_MASK }`
QSPI command sequence type.
- `enum _qspi_fifo {`
`kQSPI_TxFifo = QuadSPI_MCR_CLR_TXF_MASK,`
`kQSPI_RxFifo = QuadSPI_MCR_CLR_RXF_MASK,`
`kQSPI_AllFifo = QuadSPI_MCR_CLR_TXF_MASK | QuadSPI_MCR_CLR_RXF_MASK }`
QSPI buffer type.
- `enum _qspi_endianess {`
`kQSPI_64BigEndian = 0x0U,`
`kQSPI_32LittleEndian,`
`kQSPI_32BigEndian,`
`kQSPI_64LittleEndian }`
QSPI transfer endianess.
- `enum _qspi_error_flags {`

```

kQSPI_DataLearningFail = (int)QuadSPI_FR_DLPFF_MASK,
kQSPI_TxBufferFill = QuadSPI_FR_TBFF_MASK,
kQSPI_TxBufferUnderrun = QuadSPI_FR_TBUF_MASK,
kQSPI_IllegalInstruction = QuadSPI_FR_ILLINE_MASK,
kQSPI_RxBufferOverflow = QuadSPI_FR_RBOF_MASK,
kQSPI_RxBufferDrain = QuadSPI_FR_RBDF_MASK,
kQSPI_AHBSquenceError = QuadSPI_FR_ABSEF_MASK,
kQSPI_AHBIllegalTransaction = QuadSPI_FR_AITEF_MASK,
kQSPI_AHBIlegalBurstSize = QuadSPI_FR_AIBSEF_MASK,
kQSPI_AHBBufferOverflow = QuadSPI_FR_ABOF_MASK,
kQSPI_IPCommandTriggerDuringAHBAccess = QuadSPI_FR_IPAEF_MASK,
kQSPI_IPCommandTriggerDuringIPAccess = QuadSPI_FR_IPIEF_MASK,
kQSPI_IPCommandTriggerDuringAHBGrant = QuadSPI_FR_IPGEF_MASK,
kQSPI_IPCommandTransactionFinished = QuadSPI_FR_TFF_MASK,
kQSPI_FlagAll = (int)0x8C83F8D1U }

```

QSPI error flags.

- enum `_qspi_flags` {


```

kQSPI_DataLearningSamplePoint = (int)QuadSPI_SR_DLPSMP_MASK,
kQSPI_TxBufferFull = QuadSPI_SR_TXFULL_MASK,
kQSPI_TxDMA = QuadSPI_SR_TXDMA_MASK,
kQSPI_TxWatermark = QuadSPI_SR_TXWA_MASK,
kQSPI_TxBufferEnoughData = QuadSPI_SR_TXEDA_MASK,
kQSPI_RxDMA = QuadSPI_SR_RXDMA_MASK,
kQSPI_RxBufferFull = QuadSPI_SR_RXFULL_MASK,
kQSPI_RxWatermark = QuadSPI_SR_RXWE_MASK,
kQSPI_AHB3BufferFull = QuadSPI_SR_AHB3FUL_MASK,
kQSPI_AHB2BufferFull = QuadSPI_SR_AHB2FUL_MASK,
kQSPI_AHB1BufferFull = QuadSPI_SR_AHB1FUL_MASK,
kQSPI_AHB0BufferFull = QuadSPI_SR_AHB0FUL_MASK,
kQSPI_AHB3BufferNotEmpty = QuadSPI_SR_AHB3NE_MASK,
kQSPI_AHB2BufferNotEmpty = QuadSPI_SR_AHB2NE_MASK,
kQSPI_AHB1BufferNotEmpty = QuadSPI_SR_AHB1NE_MASK,
kQSPI_AHB0BufferNotEmpty = QuadSPI_SR_AHB0NE_MASK,
kQSPI_AHBTransactionPending = QuadSPI_SR_AHBTRN_MASK,
kQSPI_AHBCCommandPriorityGranted = QuadSPI_SR_AHBGNT_MASK,
kQSPI_AHBAccess = QuadSPI_SR_AHB_ACC_MASK,
kQSPI_IPAccess = QuadSPI_SR_IP_ACC_MASK,
kQSPI_Busy = QuadSPI_SR_BUSY_MASK,
kQSPI_StateAll = (int)0xEF897FE7U }

```

QSPI state bit.

- enum `_qspi_interrupt_enable` {

- ```

kQSPI_DataLearningFailInterruptEnable,
kQSPI_TxBufferFillInterruptEnable = QuadSPI_RSER_TBFIE_MASK,
kQSPI_TxBufferUnderrunInterruptEnable = QuadSPI_RSER_TBUIE_MASK,
kQSPI_IllegalInstructionInterruptEnable,
kQSPI_RxBufferOverflowInterruptEnable = QuadSPI_RSER_RBOIE_MASK,
kQSPI_RxBufferDrainInterruptEnable = QuadSPI_RSER_RBDIE_MASK,
kQSPI_AHBSequenceErrorInterruptEnable = QuadSPI_RSER_ABSEIE_MASK,
kQSPI_AHBIlegalTransactionInterruptEnable,
kQSPI_AHBIlegalBurstSizeInterruptEnable,
kQSPI_AHBBufferOverflowInterruptEnable = QuadSPI_RSER_ABOIE_MASK,
kQSPI_IPCommandTriggerDuringAHBAccessInterruptEnable,
kQSPI_IPCommandTriggerDuringIPAccessInterruptEnable,
kQSPI_IPCommandTriggerDuringAHBGrantInterruptEnable,
kQSPI_IPCommandTransactionFinishedInterruptEnable,
kQSPI_AllInterruptEnable = (int)0x8C83F8D1U }

QSPI interrupt enable.
• enum _qspi_dma_enable {
 kQSPI_TxBufferFillDMAEnable = QuadSPI_RSER_TBFDE_MASK,
 kQSPI_RxBufferDrainDMAEnable = QuadSPI_RSER_RBDDE_MASK,
 kQSPI_AllDMAEnable = QuadSPI_RSER_TBFDE_MASK | QuadSPI_RSER_RBDDE_MASK
}
QSPI DMA request flag.
• enum _qspi_dqs_phrase_shift {
 kQSPI_DQSNoPhraseShift = 0x0U,
 kQSPI_DQSPhraseShift45Degree,
 kQSPI_DQSPhraseShift90Degree,
 kQSPI_DQSPhraseShift135Degree }

Phrase shift number for DQS mode.
• enum _qspi_dqs_read_sample_clock {
 kQSPI_ReadSampleClkInternalLoopback = 0x0U,
 kQSPI_ReadSampleClkLoopbackFromDqsPad = 0x1U,
 kQSPI_ReadSampleClkExternalInputFromDqsPad = 0x2U }

Qspi read sampling option.

```

## Driver version

- #define **FSL\_QSPI\_DRIVER\_VERSION** (MAKE\_VERSION(2, 2, 3))  
*QSPI driver version 2.2.3.*

## Initialization and deinitialization

- uint32\_t **QSPIGetInstance** (QuadSPI\_Type \*base)  
*Get the instance number for QSPI.*
- void **QSPIInit** (QuadSPI\_Type \*base, **qspi\_config\_t** \*config, uint32\_t srcClock\_Hz)  
*Initializes the QSPI module and internal state.*

- void [QSPI\\_GetDefaultQspiConfig](#) (qspi\_config\_t \*config)  
*Gets default settings for QSPI.*
- void [QSPI\\_Deinit](#) (QuadSPI\_Type \*base)  
*Deinitializes the QSPI module.*
- void [QSPI\\_SetFlashConfig](#) (QuadSPI\_Type \*base, qspi\_flash\_config\_t \*config)  
*Configures the serial flash parameter.*
- void [QSPI\\_SetDqsConfig](#) (QuadSPI\_Type \*base, qspi\_dqs\_config\_t \*config)  
*Configures the serial flash DQS parameter.*
- void [QSPI\\_SoftwareReset](#) (QuadSPI\_Type \*base)  
*Software reset for the QSPI logic.*
- static void [QSPI\\_Enable](#) (QuadSPI\_Type \*base, bool enable)  
*Enables or disables the QSPI module.*

## Status

- static uint32\_t [QSPI\\_GetStatusFlags](#) (QuadSPI\_Type \*base)  
*Gets the state value of QSPI.*
- static uint32\_t [QSPI\\_GetErrorStatusFlags](#) (QuadSPI\_Type \*base)  
*Gets QSPI error status flags.*
- static void [QSPI\\_ClearErrorFlag](#) (QuadSPI\_Type \*base, uint32\_t mask)  
*Clears the QSPI error flags.*

## Interrupts

- static void [QSPI\\_EnableInterrupts](#) (QuadSPI\_Type \*base, uint32\_t mask)  
*Enables the QSPI interrupts.*
- static void [QSPI\\_DisableInterrupts](#) (QuadSPI\_Type \*base, uint32\_t mask)  
*Disables the QSPI interrupts.*

## DMA Control

- static void [QSPI\\_EnableDMA](#) (QuadSPI\_Type \*base, uint32\_t mask, bool enable)  
*Enables the QSPI DMA source.*
- static uint32\_t [QSPI\\_GetTxDataRegisterAddress](#) (QuadSPI\_Type \*base)  
*Gets the Tx data register address.*
- uint32\_t [QSPI\\_GetRxDataRegisterAddress](#) (QuadSPI\_Type \*base)  
*Gets the Rx data register address used for DMA operation.*

## Bus Operations

- static void [QSPI\\_SetIPCommandAddress](#) (QuadSPI\_Type \*base, uint32\_t addr)  
*Sets the IP command address.*
- static void [QSPI\\_SetIPCommandSize](#) (QuadSPI\_Type \*base, uint32\_t size)  
*Sets the IP command size.*
- void [QSPI\\_ExecuteIPCommand](#) (QuadSPI\_Type \*base, uint32\_t index)  
*Executes IP commands located in LUT table.*

- void **QSPI\_ExecuteAHBCommand** (QuadSPI\_Type \*base, uint32\_t index)  
*Executes AHB commands located in LUT table.*
- void **QSPI\_UpdateLUT** (QuadSPI\_Type \*base, uint32\_t index, uint32\_t \*cmd)  
*Updates the LUT table.*
- static void **QSPI\_ClearFifo** (QuadSPI\_Type \*base, uint32\_t mask)  
*Clears the QSPI FIFO logic.*
- static void **QSPI\_ClearCommandSequence** (QuadSPI\_Type \*base, **qspi\_command\_seq\_t** seq)  
*@ brief Clears the command sequence for the IP/buffer command.*
- static void **QSPI\_EnableDDRMode** (QuadSPI\_Type \*base, bool enable)  
*Enable or disable DDR mode.*
- void **QSPI\_SetReadDataArea** (QuadSPI\_Type \*base, **qspi\_read\_area\_t** area)  
*@ brief Set the RX buffer readout area.*
- void **QSPI\_WriteBlocking** (QuadSPI\_Type \*base, uint32\_t \*buffer, size\_t size)  
*Sends a buffer of data bytes using a blocking method.*
- static void **QSPI\_WriteData** (QuadSPI\_Type \*base, uint32\_t data)  
*Writes data into FIFO.*
- void **QSPI\_ReadBlocking** (QuadSPI\_Type \*base, uint32\_t \*buffer, size\_t size)  
*Receives a buffer of data bytes using a blocking method.*
- uint32\_t **QSPI\_ReadData** (QuadSPI\_Type \*base)  
*Receives data from data FIFO.*

## Transactional

- static void **QSPI\_TransferSendBlocking** (QuadSPI\_Type \*base, **qspi\_transfer\_t** \*xfer)  
*Writes data to the QSPI transmit buffer.*
- static void **QSPI\_TransferReceiveBlocking** (QuadSPI\_Type \*base, **qspi\_transfer\_t** \*xfer)  
*Reads data from the QSPI receive buffer in polling way.*

### 30.2.2 Data Structure Documentation

#### 30.2.2.1 struct QspiDQSConfig

##### Data Fields

- uint32\_t **portADelayTapNum**  
*Delay chain tap number selection for QSPI port A DQS.*
- **qspi\_dqs\_phrase\_shift\_t** **shift**  
*Phase shift for internal DQS generation.*
- **qspi\_dqs\_read\_sample\_clock\_t** **rxSampleClock**  
*Read sample clock for Dqs.*
- bool **enableDQSclkInverse**  
*Enable inverse clock for internal DQS generation.*

## Field Documentation

(1) `qspi_dqs_read_sample_clock_t QspiDQSConfig::rxSampleClock`

### 30.2.2.2 struct QspiFlashTiming

#### Data Fields

- `uint32_t dataHoldTime`  
*Serial flash data in hold time.*
- `uint32_t CSHoldTime`  
*Serial flash CS hold time in terms of serial flash clock cycles.*
- `uint32_t CSSetupTime`  
*Serial flash CS setup time in terms of serial flash clock cycles.*

### 30.2.2.3 struct QspiConfig

#### Data Fields

- `uint32_t clockSource`  
*Clock source for QSPI module.*
- `uint32_t baudRate`  
*Serial flash clock baud rate.*
- `uint8_t txWatermark`  
*QSPI transmit watermark value.*
- `uint8_t rxWatermark`  
*QSPI receive watermark value.*
- `uint32_t AHBbufferSize [FSL_FEATURE_QSPI_AHB_BUFFER_COUNT]`  
*AHB buffer size.*
- `uint8_t AHBbufferMaster [FSL_FEATURE_QSPI_AHB_BUFFER_COUNT]`  
*AHB buffer master.*
- `bool enableAHBbuffer3AllMaster`  
*Is AHB buffer3 for all master.*
- `qspi_read_area_t area`  
*Which area Rx data readout.*
- `bool enableQspi`  
*Enable QSPI after initialization.*

**Field Documentation**

- (1) `uint8_t QspiConfig::rxWatermark`
- (2) `uint32_t QspiConfig::AHBbufferSize[FSL_FEATURE_QSPI_AHB_BUFFER_COUNT]`
- (3) `uint8_t QspiConfig::AHBbufferMaster[FSL_FEATURE_QSPI_AHB_BUFFER_COUNT]`
- (4) `bool QspiConfig::enableAHBbuffer3AllMaster`

**30.2.2.4 struct \_qspi\_flash\_config****Data Fields**

- `uint32_t flashA1Size`  
*Flash A1 size.*
- `uint32_t flashA2Size`  
*Flash A2 size.*
- `uint32_t lookuptable` [FSL\_FEATURE\_QSPI\_LUT\_DEPTH]  
*Flash command in LUT.*
- `uint32_t dataHoldTime`  
*Data line hold time.*
- `uint32_t CSHoldTime`  
*CS line hold time.*
- `uint32_t CSSetupTime`  
*CS line setup time.*
- `uint32_t columnSpace`  
*Column space size.*
- `uint32_t dataLearnValue`  
*Data Learn value if enable data learn.*
- `qspi_endianness_t endian`  
*Flash data endianness.*
- `bool enableWordAddress`  
*If enable word address.*

**Field Documentation**

- (1) `uint32_t _qspi_flash_config::dataHoldTime`
- (2) `qspi_endianness_t _qspi_flash_config::endian`
- (3) `bool _qspi_flash_config::enableWordAddress`

**30.2.2.5 struct \_qspi\_transfer****Data Fields**

- `uint32_t * data`  
*Pointer to data to transmit.*
- `size_t dataSize`  
*Bytes to be transmit.*

### 30.2.2.6 struct \_ip\_command\_config

## 30.2.3 Macro Definition Documentation

### 30.2.3.1 #define FSL\_QSPI\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 3))

## 30.2.4 Typedef Documentation

### 30.2.4.1 typedef enum \_qspi\_read\_area qspi\_read\_area\_t

### 30.2.4.2 typedef enum \_qspi\_dqs\_phrase\_shift qspi\_dqs\_phrase\_shift\_t

### 30.2.4.3 typedef enum \_qspi\_dqs\_read\_sample\_clock qspi\_dqs\_read\_sample\_clock\_t

### 30.2.4.4 typedef struct QspiFlashTiming qspi\_flash\_timing\_t

## 30.2.5 Enumeration Type Documentation

### 30.2.5.1 anonymous enum

Enumerator

*kStatus\_QSPI\_Idle* QSPI is in idle state.

*kStatus\_QSPI\_Busy* QSPI is busy.

*kStatus\_QSPI\_Error* Error occurred during QSPI transfer.

### 30.2.5.2 enum \_qspi\_read\_area

Enumerator

*kQSPI\_ReadAHB* QSPI read from AHB buffer.

*kQSPI\_ReadIP* QSPI read from IP FIFO.

### 30.2.5.3 enum \_qspi\_command\_seq

Enumerator

*kQSPI\_IPSeq* IP command sequence.

*kQSPI\_BufferSeq* Buffer command sequence.

### 30.2.5.4 enum \_qspi\_fifo

Enumerator

- kQSPI\_TxFifo* QSPI Tx FIFO.
- kQSPI\_RxFifo* QSPI Rx FIFO.
- kQSPI\_AllFifo* QSPI all FIFO, including Tx and Rx.

### 30.2.5.5 enum \_qspi\_endianness

Enumerator

- kQSPI\_64BigEndian* 64 bits big endian
- kQSPI\_32LittleEndian* 32 bit little endian
- kQSPI\_32BigEndian* 32 bit big endian
- kQSPI\_64LittleEndian* 64 bit little endian

### 30.2.5.6 enum \_qspi\_error\_flags

Enumerator

- kQSPI\_DataLearningFail* Data learning pattern failure flag.
- kQSPI\_TxBufferFill* Tx buffer fill flag.
- kQSPI\_TxBufferUnderrun* Tx buffer underrun flag.
- kQSPI\_IllegalInstruction* Illegal instruction error flag.
- kQSPI\_RxBufferOverflow* Rx buffer overflow flag.
- kQSPI\_RxBufferDrain* Rx buffer drain flag.
- kQSPI\_AHBSequenceError* AHB sequence error flag.
- kQSPI\_AHBIllegalTransaction* AHB illegal transaction error flag.
- kQSPI\_AHBIllegalBurstSize* AHB illegal burst error flag.
- kQSPI\_AHBBufferOverflow* AHB buffer overflow flag.
- kQSPI\_IPCommandTriggerDuringAHBAccess* IP command trigger during AHB access error.
- kQSPI\_IPCommandTriggerDuringIPAccess* IP command trigger cannot be executed.
- kQSPI\_IPCommandTriggerDuringAHBGrant* IP command trigger during AHB grant error.
- kQSPI\_IPCommandTransactionFinished* IP command transaction finished flag.
- kQSPI\_FlagAll* All error flag.

### 30.2.5.7 enum \_qspi\_flags

Enumerator

- kQSPI\_DataLearningSamplePoint* Data learning sample point.
- kQSPI\_TxBufferFull* Tx buffer full flag.

*kQSPI\_TxDMA* Tx DMA is requested or running.  
*kQSPI\_TxWatermark* Tx buffer watermark available.  
*kQSPI\_TxBufferEnoughData* Tx buffer enough data available.  
*kQSPI\_RxDMA* Rx DMA is requesting or running.  
*kQSPI\_RxBufferFull* Rx buffer full.  
*kQSPI\_RxWatermark* Rx buffer watermark exceeded.  
*kQSPI\_AHB3BufferFull* AHB buffer 3 full.  
*kQSPI\_AHB2BufferFull* AHB buffer 2 full.  
*kQSPI\_AHB1BufferFull* AHB buffer 1 full.  
*kQSPI\_AHB0BufferFull* AHB buffer 0 full.  
*kQSPI\_AHB3BufferNotEmpty* AHB buffer 3 not empty.  
*kQSPI\_AHB2BufferNotEmpty* AHB buffer 2 not empty.  
*kQSPI\_AHB1BufferNotEmpty* AHB buffer 1 not empty.  
*kQSPI\_AHB0BufferNotEmpty* AHB buffer 0 not empty.  
*kQSPI\_AHBTransactionPending* AHB access transaction pending.  
*kQSPI\_AHBCmdPriorityGranted* AHB command priority granted.  
*kQSPI\_AHBAccess* AHB access.  
*kQSPI\_IPAccess* IP access.  
*kQSPI\_Busy* Module busy.  
*kQSPI\_StateAll* All flags.

### 30.2.5.8 enum \_qspi\_interrupt\_enable

Enumerator

*kQSPI\_DataLearningFailInterruptEnable* Data learning pattern failure interrupt enable.  
*kQSPI\_TxBufferFillInterruptEnable* Tx buffer fill interrupt enable.  
*kQSPI\_TxBufferUnderrunInterruptEnable* Tx buffer underrun interrupt enable.  
*kQSPI\_IllegalInstructionInterruptEnable* Illegal instruction error interrupt enable.  
*kQSPI\_RxBufferOverflowInterruptEnable* Rx buffer overflow interrupt enable.  
*kQSPI\_RxBufferDrainInterruptEnable* Rx buffer drain interrupt enable.  
*kQSPI\_AHBSequenceErrorInterruptEnable* AHB sequence error interrupt enable.  
*kQSPI\_AHBIIllegalTransactionInterruptEnable* AHB illegal transaction error interrupt enable.  
*kQSPI\_AHBIIllegalBurstSizeInterruptEnable* AHB illegal burst error interrupt enable.  
*kQSPI\_AHBBufferOverflowInterruptEnable* AHB buffer overflow interrupt enable.  
*kQSPI\_IPCommandTriggerDuringAHBAccessInterruptEnable* IP command trigger during AHB access error.  
*kQSPI\_IPCommandTriggerDuringIPAccessInterruptEnable* IP command trigger cannot be executed.  
*kQSPI\_IPCommandTriggerDuringAHBGrantInterruptEnable* IP command trigger during AHB grant error.  
*kQSPI\_IPCommandTransactionFinishedInterruptEnable* IP command transaction finished interrupt enable.  
*kQSPI\_AllInterruptEnable* All error interrupt enable.

### 30.2.5.9 enum \_qspi\_dma\_enable

Enumerator

*kQSPI\_TxBufferFillDMAEnable* Tx buffer fill DMA.

*kQSPI\_RxBufferDrainDMAEnable* Rx buffer drain DMA.

*kQSPI\_AllDDMAEnable* All DMA source.

### 30.2.5.10 enum \_qspi\_dqs\_phrase\_shift

Enumerator

*kQSPI\_DQSNoPhraseShift* No phase shift.

*kQSPI\_DQSPhraseShift45Degree* Select 45 degree phase shift.

*kQSPI\_DQSPhraseShift90Degree* Select 90 degree phase shift.

*kQSPI\_DQSPhraseShift135Degree* Select 135 degree phase shift.

### 30.2.5.11 enum \_qspi\_dqs\_read\_sample\_clock

Enumerator

*kQSPI\_ReadSampleClkInternalLoopback* Read sample clock adopts internal loopback mode.

*kQSPI\_ReadSampleClkLoopbackFromDqsPad* Dummy Read strobe generated by QSPI Controller and loopback from DQS pad.

*kQSPI\_ReadSampleClkExternalInputFromDqsPad* Flash provided Read strobe and input from D-QS pad.

## 30.2.6 Function Documentation

### 30.2.6.1 uint32\_t QSPI\_GetInstance ( QuadSPI\_Type \* *base* )

Parameters

|             |                    |
|-------------|--------------------|
| <i>base</i> | QSPI base pointer. |
|-------------|--------------------|

### 30.2.6.2 void QSPI\_Init ( QuadSPI\_Type \* *base*, qspi\_config\_t \* *config*, uint32\_t *srcClock\_Hz* )

This function enables the clock for QSPI and also configures the QSPI with the input configure parameters. Users should call this function before any QSPI operations.

Parameters

|                    |                                    |
|--------------------|------------------------------------|
| <i>base</i>        | Pointer to QuadSPI Type.           |
| <i>config</i>      | QSPI configure structure.          |
| <i>srcClock_Hz</i> | QSPI source clock frequency in Hz. |

### 30.2.6.3 void QSPI\_GetDefaultQspiConfig ( *qspi\_config\_t* \* *config* )

Parameters

|               |                               |
|---------------|-------------------------------|
| <i>config</i> | QSPI configuration structure. |
|---------------|-------------------------------|

### 30.2.6.4 void QSPI\_Deinit ( *QuadSPI\_Type* \* *base* )

Clears the QSPI state and QSPI module registers.

Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | Pointer to QuadSPI Type. |
|-------------|--------------------------|

### 30.2.6.5 void QSPI\_SetFlashConfig ( *QuadSPI\_Type* \* *base*, *qspi\_flash\_config\_t* \* *config* )

This function configures the serial flash relevant parameters, such as the size, command, and so on. The flash configuration value cannot have a default value. The user needs to configure it according to the QSPI features.

Parameters

|               |                                 |
|---------------|---------------------------------|
| <i>base</i>   | Pointer to QuadSPI Type.        |
| <i>config</i> | Flash configuration parameters. |

### 30.2.6.6 void QSPI\_SetDqsConfig ( *QuadSPI\_Type* \* *base*, *qspi\_dqs\_config\_t* \* *config* )

This function configures the serial flash DQS relevant parameters, such as the delay chain tap number, . DQS shift phase, whether need to inverse and the rxc sample clock selection.

Parameters

|               |                               |
|---------------|-------------------------------|
| <i>base</i>   | Pointer to QuadSPI Type.      |
| <i>config</i> | Dqs configuration parameters. |

### 30.2.6.7 void QSPI\_SoftwareReset ( QuadSPI\_Type \* *base* )

This function sets the software reset flags for both AHB and buffer domain and resets both AHB buffer and also IP FIFOs.

Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | Pointer to QuadSPI Type. |
|-------------|--------------------------|

### 30.2.6.8 static void QSPI\_Enable ( QuadSPI\_Type \* *base*, bool *enable* ) [inline], [static]

Parameters

|               |                                              |
|---------------|----------------------------------------------|
| <i>base</i>   | Pointer to QuadSPI Type.                     |
| <i>enable</i> | True means enable QSPI, false means disable. |

### 30.2.6.9 static uint32\_t QSPI\_GetStatusFlags ( QuadSPI\_Type \* *base* ) [inline], [static]

Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | Pointer to QuadSPI Type. |
|-------------|--------------------------|

Returns

status flag, use status flag to AND [\\_qspi\\_flags](#) could get the related status.

### 30.2.6.10 static uint32\_t QSPI\_GetErrorStatusFlags ( QuadSPI\_Type \* *base* ) [inline], [static]

Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | Pointer to QuadSPI Type. |
|-------------|--------------------------|

Returns

status flag, use status flag to AND `_qspi_error_flags` could get the related status.

### 30.2.6.11 static void QSPI\_ClearErrorFlag ( QuadSPI\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

|             |                                                                                           |
|-------------|-------------------------------------------------------------------------------------------|
| <i>base</i> | Pointer to QuadSPI Type.                                                                  |
| <i>mask</i> | Which kind of QSPI flags to be cleared, a combination of <code>_qspi_error_flags</code> . |

### 30.2.6.12 static void QSPI\_EnableInterrupts ( QuadSPI\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | Pointer to QuadSPI Type. |
| <i>mask</i> | QSPI interrupt source.   |

### 30.2.6.13 static void QSPI\_DisableInterrupts ( QuadSPI\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | Pointer to QuadSPI Type. |
| <i>mask</i> | QSPI interrupt source.   |

### 30.2.6.14 static void QSPI\_EnableDMA ( QuadSPI\_Type \* *base*, uint32\_t *mask*, bool *enable* ) [inline], [static]

Parameters

|               |                                             |
|---------------|---------------------------------------------|
| <i>base</i>   | Pointer to QuadSPI Type.                    |
| <i>mask</i>   | QSPI DMA source.                            |
| <i>enable</i> | True means enable DMA, false means disable. |

### 30.2.6.15 static uint32\_t QSPI\_GetTxDataRegisterAddress ( QuadSPI\_Type \* *base* ) [inline], [static]

It is used for DMA operation.

Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | Pointer to QuadSPI Type. |
|-------------|--------------------------|

Returns

QSPI Tx data register address.

### 30.2.6.16 uint32\_t QSPI\_GetRxDataRegisterAddress ( QuadSPI\_Type \* *base* )

This function returns the Rx data register address or Rx buffer address according to the Rx read area settings.

Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | Pointer to QuadSPI Type. |
|-------------|--------------------------|

Returns

QSPI Rx data register address.

### 30.2.6.17 static void QSPI\_SetIPCommandAddress ( QuadSPI\_Type \* *base*, uint32\_t *addr* ) [inline], [static]

Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | Pointer to QuadSPI Type. |
| <i>addr</i> | IP command address.      |

**30.2.6.18 static void QSPI\_SetIPCommandSize ( QuadSPI\_Type \* *base*, uint32\_t *size* )  
[inline], [static]**

Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | Pointer to QuadSPI Type. |
| <i>size</i> | IP command size.         |

**30.2.6.19 void QSPI\_ExecuteIPCommand ( QuadSPI\_Type \* *base*, uint32\_t *index* )**

Parameters

|              |                                              |
|--------------|----------------------------------------------|
| <i>base</i>  | Pointer to QuadSPI Type.                     |
| <i>index</i> | IP command located in which LUT table index. |

**30.2.6.20 void QSPI\_ExecuteAHBCommand ( QuadSPI\_Type \* *base*, uint32\_t *index* )**

Parameters

|              |                                               |
|--------------|-----------------------------------------------|
| <i>base</i>  | Pointer to QuadSPI Type.                      |
| <i>index</i> | AHB command located in which LUT table index. |

**30.2.6.21 void QSPI\_UpdateLUT ( QuadSPI\_Type \* *base*, uint32\_t *index*, uint32\_t \* *cmd* )**

Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | Pointer to QuadSPI Type. |
|-------------|--------------------------|

|              |                                                                            |
|--------------|----------------------------------------------------------------------------|
| <i>index</i> | Which LUT index needs to be located. It should be an integer divided by 4. |
| <i>cmd</i>   | Command sequence array.                                                    |

**30.2.6.22 static void QSPI\_ClearFifo ( QuadSPI\_Type \* *base*, uint32\_t *mask* ) [inline], [static]**

Parameters

|             |                                        |
|-------------|----------------------------------------|
| <i>base</i> | Pointer to QuadSPI Type.               |
| <i>mask</i> | Which kind of QSPI FIFO to be cleared. |

**30.2.6.23 static void QSPI\_ClearCommandSequence ( QuadSPI\_Type \* *base*, qspi\_command\_seq\_t *seq* ) [inline], [static]**

This function can reset the command sequence.

Parameters

|             |                                                                           |
|-------------|---------------------------------------------------------------------------|
| <i>base</i> | QSPI base address.                                                        |
| <i>seq</i>  | Which command sequence need to reset, IP command, buffer command or both. |

**30.2.6.24 static void QSPI\_EnableDDRMode ( QuadSPI\_Type \* *base*, bool *enable* ) [inline], [static]**

Parameters

|               |                                                           |
|---------------|-----------------------------------------------------------|
| <i>base</i>   | QSPI base pointer                                         |
| <i>enable</i> | True means enable DDR mode, false means disable DDR mode. |

**30.2.6.25 void QSPI\_SetReadDataArea ( QuadSPI\_Type \* *base*, qspi\_read\_area\_t *area* )**

This function can set the RX buffer readout, from AHB bus or IP Bus.

Parameters

|             |                                                               |
|-------------|---------------------------------------------------------------|
| <i>base</i> | QSPI base address.                                            |
| <i>area</i> | QSPI Rx buffer readout area. AHB bus buffer or IP bus buffer. |

**30.2.6.26 void QSPI\_WriteBlocking ( QuadSPI\_Type \* *base*, uint32\_t \* *buffer*, size\_t *size* )**

Note

This function blocks via polling until all bytes have been sent.

Parameters

|               |                                  |
|---------------|----------------------------------|
| <i>base</i>   | QSPI base pointer                |
| <i>buffer</i> | The data bytes to send           |
| <i>size</i>   | The number of data bytes to send |

**30.2.6.27 static void QSPI\_WriteData ( QuadSPI\_Type \* *base*, uint32\_t *data* ) [inline], [static]**

Parameters

|             |                        |
|-------------|------------------------|
| <i>base</i> | QSPI base pointer      |
| <i>data</i> | The data bytes to send |

**30.2.6.28 void QSPI\_ReadBlocking ( QuadSPI\_Type \* *base*, uint32\_t \* *buffer*, size\_t *size* )**

Note

This function blocks via polling until all bytes have been sent. Users shall notice that this receive size shall not bigger than 64 bytes. As this interface is used to read flash status registers. For flash contents read, please use AHB bus read, this is much more efficiency.

Parameters

|               |                                     |
|---------------|-------------------------------------|
| <i>base</i>   | QSPI base pointer                   |
| <i>buffer</i> | The data bytes to send              |
| <i>size</i>   | The number of data bytes to receive |

**30.2.6.29 uint32\_t QSPI\_ReadData ( QuadSPI\_Type \* *base* )**

Parameters

|             |                   |
|-------------|-------------------|
| <i>base</i> | QSPI base pointer |
|-------------|-------------------|

Returns

The data in the FIFO.

**30.2.6.30 static void QSPI\_TransferSendBlocking ( QuadSPI\_Type \* *base*, qspi\_transfer\_t \* *xfer* ) [inline], [static]**

This function writes a continuous data to the QSPI transmit FIFO. This function is a block function and can return only when finished. This function uses polling methods.

Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | Pointer to QuadSPI Type. |
| <i>xfer</i> | QSPI transfer structure. |

**30.2.6.31 static void QSPI\_TransferReceiveBlocking ( QuadSPI\_Type \* *base*, qspi\_transfer\_t \* *xfer* ) [inline], [static]**

This function reads continuous data from the QSPI receive buffer/FIFO. This function is a blocking function and can return only when finished. This function uses polling methods. Users shall notice that this receive size shall not bigger than 64 bytes. As this interface is used to read flash status registers. For flash contents read, please use AHB bus read, this is much more efficiency.

Parameters

|             |                          |
|-------------|--------------------------|
| <i>base</i> | Pointer to QuadSPI Type. |
| <i>xfer</i> | QSPI transfer structure. |

# Chapter 31

## SAI: Serial Audio Interface

### 31.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Serial Audio Interface (SAI) module of MCUXpresso SDK devices.

SAI driver includes functional APIs and transactional APIs.

Functional APIs target low-level APIs. Functional APIs can be used for SAI initialization, configuration and operation, and for optimization and customization purposes. Using the functional API requires the knowledge of the SAI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. SAI functional operation groups provide the functional API set.

Transactional APIs target high-level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. All transactional APIs use the `sai_handle_t` as the first parameter. Initialize the handle by calling the [SAI\\_TransferTxCreateHandle\(\)](#) or [SAI\\_TransferRxCreateHandle\(\)](#) API.

Transactional APIs support asynchronous transfer. This means that the functions [SAI\\_TransferSendNonBlocking\(\)](#) and [SAI\\_TransferReceiveNonBlocking\(\)](#) set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the `kStatus_SAI_TxIdle` and `kStatus_SAI_RxIdle` status.

### 31.2 Typical configurations

#### Bit width configuration

SAI driver support 8/16/24/32bits stereo/mono raw audio data transfer. SAI EDMA driver support 8/16/32bits stereo/mono raw audio data transfer, since the EDMA doesn't support 24bit data width, so application should pre-convert the 24bit data to 32bit. SAI DMA driver support 8/16/32bits stereo/mono raw audio data transfer, since the EDMA doesn't support 24bit data width, so application should pre-convert the 24bit data to 32bit. SAI SDMA driver support 8/16/24/32bits stereo/mono raw audio data transfer.

#### Frame configuration

SAI driver support I2S, DSP, Left justified, Right justified, TDM mode. Application can call the api directly: `SAI_GetClassicI2SConfig` `SAI_GetLeftJustifiedConfig` `SAI_GetRightJustifiedConfig` `SAI_GetTDMConfig` `SAI_GetDSPConfig`

### 31.3 Typical use case

#### 31.3.1 SAI Send/receive using an interrupt method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/sai

#### 31.3.2 SAI Send/receive using a DMA method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/sai

### Modules

- [SAI Driver](#)
- [SAI EDMA Driver](#)

## 31.4 SAI Driver

### 31.4.1 Overview

#### Data Structures

- struct `_sai_config`  
`SAI user configuration structure.` [More...](#)
- struct `_sai_transfer_format`  
`sai transfer format` [More...](#)
- struct `_sai_fifo`  
`sai fifo configurations` [More...](#)
- struct `_sai_bit_clock`  
`sai bit clock configurations` [More...](#)
- struct `_sai_frame_sync`  
`sai frame sync configurations` [More...](#)
- struct `_sai_serial_data`  
`sai serial data configurations` [More...](#)
- struct `_sai_transceiver`  
`sai transceiver configurations` [More...](#)
- struct `_sai_transfer`  
`SAI transfer structure.` [More...](#)
- struct `_sai_handle`  
`SAI handle structure.` [More...](#)

#### Macros

- #define `SAI_XFER_QUEUE_SIZE` (4U)  
`SAI transfer queue size, user can refine it according to use case.`
- #define `FSL_SAI_HAS_FIFO_EXTEND_FEATURE` 1  
`sai fifo feature`

#### Typedefs

- typedef enum `_sai_protocol` `sai_protocol_t`  
`Define the SAI bus type.`
- typedef enum `_sai_master_slave` `sai_master_slave_t`  
`Master or slave mode.`
- typedef enum `_sai_mono_stereo` `sai_mono_stereo_t`  
`Mono or stereo audio format.`
- typedef enum `_sai_data_order` `sai_data_order_t`  
`SAI data order, MSB or LSB.`
- typedef enum `_sai_clock_polarity` `sai_clock_polarity_t`  
`SAI clock polarity, active high or low.`
- typedef enum `_sai_sync_mode` `sai_sync_mode_t`  
`Synchronous or asynchronous mode.`
- typedef enum `_sai_bclk_source` `sai_bclk_source_t`  
`Bit clock source.`

- `typedef enum _sai_reset_type sai_reset_type_t`  
*The reset type.*
- `typedef enum _sai_fifo_packing sai_fifo_packing_t`  
*The SAI packing mode The mode includes 8 bit and 16 bit packing.*
- `typedef struct _sai_config sai_config_t`  
*SAI user configuration structure.*
- `typedef enum _sai_sample_rate sai_sample_rate_t`  
*Audio sample rate.*
- `typedef enum _sai_word_width sai_word_width_t`  
*Audio word width.*
- `typedef enum _sai_data_pin_state sai_data_pin_state_t`  
*sai data pin state definition*
- `typedef enum _sai_fifo_combine sai_fifo_combine_t`  
*sai fifo combine mode definition*
- `typedef enum _sai_transceiver_type sai_transceiver_type_t`  
*sai transceiver type*
- `typedef enum _sai_frame_sync_len sai_frame_sync_len_t`  
*sai frame sync len*
- `typedef struct _sai_transfer_format sai_transfer_format_t`  
*sai transfer format*
- `typedef struct _sai_fifo sai_fifo_t`  
*sai fifo configurations*
- `typedef struct _sai_bit_clock sai_bit_clock_t`  
*sai bit clock configurations*
- `typedef struct _sai_frame_sync sai_frame_sync_t`  
*sai frame sync configurations*
- `typedef struct _sai_serial_data sai_serial_data_t`  
*sai serial data configurations*
- `typedef struct _sai_transceiver sai_transceiver_t`  
*sai transceiver configurations*
- `typedef struct _sai_transfer sai_transfer_t`  
*SAI transfer structure.*
- `typedef void(* sai_transfer_callback_t )(I2S_Type *base, sai_handle_t *handle, status_t status, void *userData)`  
*SAI transfer callback prototype.*

## Enumerations

- `enum {`
- `kStatus_SAI_TxBusy = MAKE_STATUS(kStatusGroup_SAI, 0),`
- `kStatus_SAI_RxBusy = MAKE_STATUS(kStatusGroup_SAI, 1),`
- `kStatus_SAI_TxError = MAKE_STATUS(kStatusGroup_SAI, 2),`
- `kStatus_SAI_RxError = MAKE_STATUS(kStatusGroup_SAI, 3),`
- `kStatus_SAI_QueueFull = MAKE_STATUS(kStatusGroup_SAI, 4),`
- `kStatus_SAI_TxIdle = MAKE_STATUS(kStatusGroup_SAI, 5),`
- `kStatus_SAI_RxIdle = MAKE_STATUS(kStatusGroup_SAI, 6) }`
- `_sai_status_t, SAI return status.`
- `enum {`

```
kSAI_Channel0Mask = 1 << 0U,
kSAI_Channel1Mask = 1 << 1U,
kSAI_Channel2Mask = 1 << 2U,
kSAI_Channel3Mask = 1 << 3U,
kSAI_Channel4Mask = 1 << 4U,
kSAI_Channel5Mask = 1 << 5U,
kSAI_Channel6Mask = 1 << 6U,
kSAI_Channel7Mask = 1 << 7U }
```

*\_sai\_channel\_mask,.sai channel mask value, actual channel numbers is depend soc specific*

- enum `_sai_protocol` {
   
kSAI\_BusLeftJustified = 0x0U,
   
kSAI\_BusRightJustified,
   
kSAI\_BusI2S,
   
kSAI\_BusPCMA,
   
kSAI\_BusPCMB }

*Define the SAI bus type.*

- enum `_sai_master_slave` {
   
kSAI\_Master = 0x0U,
   
kSAI\_Slave = 0x1U,
   
kSAI\_Bclk\_Master\_FrameSync\_Slave = 0x2U,
   
kSAI\_Bclk\_Slave\_FrameSync\_Master = 0x3U }

*Master or slave mode.*

- enum `_sai_mono_stereo` {
   
kSAI\_Stereo = 0x0U,
   
kSAI\_MonoRight,
   
kSAI\_MonoLeft }

*Mono or stereo audio format.*

- enum `_sai_data_order` {
   
kSAI\_DataLSB = 0x0U,
   
kSAI\_DataMSB }

*SAI data order, MSB or LSB.*

- enum `_sai_clock_polarity` {
   
kSAI\_PolarityActiveHigh = 0x0U,
   
kSAI\_PolarityActiveLow = 0x1U,
   
kSAI\_SampleOnFallingEdge = 0x0U,
   
kSAI\_SampleOnRisingEdge = 0x1U }

*SAI clock polarity, active high or low.*

- enum `_sai_sync_mode` {
   
kSAI\_ModeAsync = 0x0U,
   
kSAI\_ModeSync }

*Synchronous or asynchronous mode.*

- enum `_sai_bclk_source` {

```
kSAI_BclkSourceBusclk = 0x0U,
kSAI_BclkSourceMclkOption1 = 0x1U,
kSAI_BclkSourceMclkOption2 = 0x2U,
kSAI_BclkSourceMclkOption3 = 0x3U,
kSAI_BclkSourceMclkDiv = 0x1U,
kSAI_BclkSourceOtherSai0 = 0x2U,
kSAI_BclkSourceOtherSai1 = 0x3U }
```

*Bit clock source.*

- enum {
   
kSAI\_WordStartInterruptEnable,
 kSAI\_SyncErrorInterruptEnable = I2S\_TCSR\_SEIE\_MASK,
 kSAI\_FIFOWarningInterruptEnable = I2S\_TCSR\_FWIE\_MASK,
 kSAI\_FIFOErrorInterruptEnable = I2S\_TCSR\_FEIE\_MASK,
 kSAI\_FIFORequestInterruptEnable = I2S\_TCSR\_FRIE\_MASK }
   
*\_sai\_interrupt\_enable\_t, The SAI interrupt enable flag*
- enum {
   
kSAI\_FIFOWarningDMAEnable = I2S\_TCSR\_FWDE\_MASK,
 kSAI\_FIFORequestDMAEnable = I2S\_TCSR\_FRDE\_MASK }
   
*\_sai\_dma\_enable\_t, The DMA request sources*
- enum {
   
kSAI\_WordStartFlag = I2S\_TCSR\_WSF\_MASK,
 kSAI\_SyncErrorFlag = I2S\_TCSR\_SEF\_MASK,
 kSAI\_FIFOErrorFlag = I2S\_TCSR\_FEF\_MASK,
 kSAI\_FIFORequestFlag = I2S\_TCSR\_FRF\_MASK,
 kSAI\_FIFOWarningFlag = I2S\_TCSR\_FWF\_MASK }
   
*\_sai\_flags, The SAI status flag*
- enum *\_sai\_reset\_type* {
   
kSAI\_ResetTypeSoftware = I2S\_TCSR\_SR\_MASK,
 kSAI\_ResetTypeFIFO = I2S\_TCSR\_FR\_MASK,
 kSAI\_ResetAll = I2S\_TCSR\_SR\_MASK | I2S\_TCSR\_FR\_MASK }
   
*The reset type.*
- enum *\_sai\_fifo\_packing* {
   
kSAI\_FifoPackingDisabled = 0x0U,
 kSAI\_FifoPacking8bit = 0x2U,
 kSAI\_FifoPacking16bit = 0x3U }
   
*The SAI packing mode The mode includes 8 bit and 16 bit packing.*
- enum *\_sai\_sample\_rate* {

```

kSAI_SampleRate8KHz = 8000U,
kSAI_SampleRate11025Hz = 11025U,
kSAI_SampleRate12KHz = 12000U,
kSAI_SampleRate16KHz = 16000U,
kSAI_SampleRate22050Hz = 22050U,
kSAI_SampleRate24KHz = 24000U,
kSAI_SampleRate32KHz = 32000U,
kSAI_SampleRate44100Hz = 44100U,
kSAI_SampleRate48KHz = 48000U,
kSAI_SampleRate96KHz = 96000U,
kSAI_SampleRate192KHz = 192000U,
kSAI_SampleRate384KHz = 384000U }

 Audio sample rate.
• enum _sai_word_width {
 kSAI_WordWidth8bits = 8U,
 kSAI_WordWidth16bits = 16U,
 kSAI_WordWidth24bits = 24U,
 kSAI_WordWidth32bits = 32U }

 Audio word width.
• enum _sai_data_pin_state {
 kSAI_DataPinStateTriState,
 kSAI_DataPinStateOutputZero = 1U }

 sai data pin state definition
• enum _sai_fifo_combine {
 kSAI_FifoCombineDisabled = 0U,
 kSAI_FifoCombineModeEnabledOnRead,
 kSAI_FifoCombineModeEnabledOnWrite,
 kSAI_FifoCombineModeEnabledReadWrite }

 sai fifo combine mode definition
• enum _sai_transceiver_type {
 kSAI_Transmitter = 0U,
 kSAI_Receiver = 1U }

 sai transceiver type
• enum _sai_frame_sync_len {
 kSAI_FrameSyncLenOneBitClk = 0U,
 kSAI_FrameSyncLenPerWordWidth = 1U }

 sai frame sync len

```

## Driver version

- #define FSL\_SAI\_DRIVER\_VERSION (MAKE\_VERSION(2, 4, 2))  
*Version 2.4.2.*

## Initialization and deinitialization

- void **SAI\_Init** (I2S\_Type \*base)  
*Initializes the SAI peripheral.*
- void **SAI\_Deinit** (I2S\_Type \*base)  
*De-initializes the SAI peripheral.*
- void **SAI\_TxReset** (I2S\_Type \*base)  
*Resets the SAI Tx.*
- void **SAI\_RxReset** (I2S\_Type \*base)  
*Resets the SAI Rx.*
- void **SAI\_TxEnable** (I2S\_Type \*base, bool enable)  
*Enables/disables the SAI Tx.*
- void **SAI\_RxEnable** (I2S\_Type \*base, bool enable)  
*Enables/disables the SAI Rx.*
- static void **SAI\_TxSetBitClockDirection** (I2S\_Type \*base, **sai\_master\_slave\_t** masterSlave)  
*Set Rx bit clock direction.*
- static void **SAI\_RxSetBitClockDirection** (I2S\_Type \*base, **sai\_master\_slave\_t** masterSlave)  
*Set Rx bit clock direction.*
- static void **SAI\_RxSetFrameSyncDirection** (I2S\_Type \*base, **sai\_master\_slave\_t** masterSlave)  
*Set Rx frame sync direction.*
- static void **SAI\_TxSetFrameSyncDirection** (I2S\_Type \*base, **sai\_master\_slave\_t** masterSlave)  
*Set Tx frame sync direction.*
- void **SAI\_TxSetBitClockRate** (I2S\_Type \*base, uint32\_t sourceClockHz, uint32\_t sampleRate, uint32\_t bitWidth, uint32\_t channelNumbers)  
*Transmitter bit clock rate configurations.*
- void **SAI\_RxSetBitClockRate** (I2S\_Type \*base, uint32\_t sourceClockHz, uint32\_t sampleRate, uint32\_t bitWidth, uint32\_t channelNumbers)  
*Receiver bit clock rate configurations.*
- void **SAI\_TxSetBitclockConfig** (I2S\_Type \*base, **sai\_master\_slave\_t** masterSlave, **sai\_bit\_clock\_t** \*config)  
*Transmitter Bit clock configurations.*
- void **SAI\_RxSetBitclockConfig** (I2S\_Type \*base, **sai\_master\_slave\_t** masterSlave, **sai\_bit\_clock\_t** \*config)  
*Receiver Bit clock configurations.*
- void **SAI\_TxSetFifoConfig** (I2S\_Type \*base, **sai\_fifo\_t** \*config)  
*SAI transmitter fifo configurations.*
- void **SAI\_RxSetFifoConfig** (I2S\_Type \*base, **sai\_fifo\_t** \*config)  
*SAI receiver fifo configurations.*
- void **SAI\_TxSetFrameSyncConfig** (I2S\_Type \*base, **sai\_master\_slave\_t** masterSlave, **sai\_frame\_sync\_t** \*config)  
*SAI transmitter Frame sync configurations.*
- void **SAI\_RxSetFrameSyncConfig** (I2S\_Type \*base, **sai\_master\_slave\_t** masterSlave, **sai\_frame\_sync\_t** \*config)  
*SAI receiver Frame sync configurations.*
- void **SAI\_TxSetSerialDataConfig** (I2S\_Type \*base, **sai\_serial\_data\_t** \*config)  
*SAI transmitter Serial data configurations.*
- void **SAI\_RxSetSerialDataConfig** (I2S\_Type \*base, **sai\_serial\_data\_t** \*config)  
*SAI receiver Serial data configurations.*
- void **SAI\_TxSetConfig** (I2S\_Type \*base, **sai\_transceiver\_t** \*config)  
*SAI transmitter configurations.*

- void **SAI\_RxSetConfig** (I2S\_Type \*base, **sai\_transceiver\_t** \*config)  
*SAI receiver configurations.*
- void **SAI\_GetClassicI2SConfig** (**sai\_transceiver\_t** \*config, **sai\_word\_width\_t** bitWidth, **sai\_mono\_stereo\_t** mode, uint32\_t saiChannelMask)  
*Get classic I2S mode configurations.*
- void **SAI\_GetLeftJustifiedConfig** (**sai\_transceiver\_t** \*config, **sai\_word\_width\_t** bitWidth, **sai\_mono\_stereo\_t** mode, uint32\_t saiChannelMask)  
*Get left justified mode configurations.*
- void **SAI\_GetRightJustifiedConfig** (**sai\_transceiver\_t** \*config, **sai\_word\_width\_t** bitWidth, **sai\_mono\_stereo\_t** mode, uint32\_t saiChannelMask)  
*Get right justified mode configurations.*
- void **SAI\_GetTDMConfig** (**sai\_transceiver\_t** \*config, **sai\_frame\_sync\_len\_t** frameSyncWidth, **sai\_word\_width\_t** bitWidth, uint32\_t dataWordNum, uint32\_t saiChannelMask)  
*Get TDM mode configurations.*
- void **SAI\_GetDSPConfig** (**sai\_transceiver\_t** \*config, **sai\_frame\_sync\_len\_t** frameSyncWidth, **sai\_word\_width\_t** bitWidth, **sai\_mono\_stereo\_t** mode, uint32\_t saiChannelMask)  
*Get DSP mode configurations.*

## Status

- static uint32\_t **SAI\_TxGetStatusFlag** (I2S\_Type \*base)  
*Gets the SAI Tx status flag state.*
- static void **SAI\_TxClearStatusFlags** (I2S\_Type \*base, uint32\_t mask)  
*Clears the SAI Tx status flag state.*
- static uint32\_t **SAI\_RxGetStatusFlag** (I2S\_Type \*base)  
*Gets the SAI Rx status flag state.*
- static void **SAI\_RxClearStatusFlags** (I2S\_Type \*base, uint32\_t mask)  
*Clears the SAI Rx status flag state.*
- void **SAI\_TxSoftwareReset** (I2S\_Type \*base, **sai\_reset\_type\_t** resetType)  
*Do software reset or FIFO reset .*
- void **SAI\_RxSoftwareReset** (I2S\_Type \*base, **sai\_reset\_type\_t** resetType)  
*Do software reset or FIFO reset .*
- void **SAI\_TxSetChannelFIFOMask** (I2S\_Type \*base, uint8\_t mask)  
*Set the Tx channel FIFO enable mask.*
- void **SAI\_RxSetChannelFIFOMask** (I2S\_Type \*base, uint8\_t mask)  
*Set the Rx channel FIFO enable mask.*
- void **SAI\_TxSetDataOrder** (I2S\_Type \*base, **sai\_data\_order\_t** order)  
*Set the Tx data order.*
- void **SAI\_RxSetDataOrder** (I2S\_Type \*base, **sai\_data\_order\_t** order)  
*Set the Rx data order.*
- void **SAI\_TxSetBitClockPolarity** (I2S\_Type \*base, **sai\_clock\_polarity\_t** polarity)  
*Set the Tx data order.*
- void **SAI\_RxSetBitClockPolarity** (I2S\_Type \*base, **sai\_clock\_polarity\_t** polarity)  
*Set the Rx data order.*
- void **SAI\_TxSetFrameSyncPolarity** (I2S\_Type \*base, **sai\_clock\_polarity\_t** polarity)  
*Set the Tx data order.*
- void **SAI\_RxSetFrameSyncPolarity** (I2S\_Type \*base, **sai\_clock\_polarity\_t** polarity)  
*Set the Rx data order.*
- void **SAI\_TxSetFIFO Packing** (I2S\_Type \*base, **sai\_fifo\_packing\_t** pack)

*Set Tx FIFO packing feature.*

- void [SAI\\_RxSetFIFOPacking](#) (I2S\_Type \*base, [sai\\_fifo\\_packing\\_t](#) pack)  
*Set Rx FIFO packing feature.*
- static void [SAI\\_TxSetFIFOErrorContinue](#) (I2S\_Type \*base, bool isEnabled)  
*Set Tx FIFO error continue.*
- static void [SAI\\_RxSetFIFOErrorContinue](#) (I2S\_Type \*base, bool isEnabled)  
*Set Rx FIFO error continue.*

## Interrupts

- static void [SAI\\_TxEnableInterrupts](#) (I2S\_Type \*base, uint32\_t mask)  
*Enables the SAI Tx interrupt requests.*
- static void [SAI\\_RxEnableInterrupts](#) (I2S\_Type \*base, uint32\_t mask)  
*Enables the SAI Rx interrupt requests.*
- static void [SAI\\_TxDisableInterrupts](#) (I2S\_Type \*base, uint32\_t mask)  
*Disables the SAI Tx interrupt requests.*
- static void [SAI\\_RxDisableInterrupts](#) (I2S\_Type \*base, uint32\_t mask)  
*Disables the SAI Rx interrupt requests.*

## DMA Control

- static void [SAI\\_TxEnableDMA](#) (I2S\_Type \*base, uint32\_t mask, bool enable)  
*Enables/disables the SAI Tx DMA requests.*
- static void [SAI\\_RxEnableDMA](#) (I2S\_Type \*base, uint32\_t mask, bool enable)  
*Enables/disables the SAI Rx DMA requests.*
- static uintptr\_t [SAI\\_TxGetDataRegisterAddress](#) (I2S\_Type \*base, uint32\_t channel)  
*Gets the SAI Tx data register address.*
- static uintptr\_t [SAI\\_RxGetDataRegisterAddress](#) (I2S\_Type \*base, uint32\_t channel)  
*Gets the SAI Rx data register address.*

## Bus Operations

- void [SAI\\_WriteBlocking](#) (I2S\_Type \*base, uint32\_t channel, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)  
*Sends data using a blocking method.*
- void [SAI\\_WriteMultiChannelBlocking](#) (I2S\_Type \*base, uint32\_t channel, uint32\_t channelMask, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)  
*Sends data to multi channel using a blocking method.*
- static void [SAI\\_WriteData](#) (I2S\_Type \*base, uint32\_t channel, uint32\_t data)  
*Writes data into SAI FIFO.*
- void [SAI\\_ReadBlocking](#) (I2S\_Type \*base, uint32\_t channel, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)  
*Receives data using a blocking method.*
- void [SAI\\_ReadMultiChannelBlocking](#) (I2S\_Type \*base, uint32\_t channel, uint32\_t channelMask, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)  
*Receives multi channel data using a blocking method.*
- static uint32\_t [SAI\\_ReadData](#) (I2S\_Type \*base, uint32\_t channel)

*Reads data from the SAI FIFO.*

## Transactional

- void [SAI\\_TransferTxCreateHandle](#) (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_callback\_t callback, void \*userData)
   
*Initializes the SAI Tx handle.*
- void [SAI\\_TransferRxCreateHandle](#) (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_callback\_t callback, void \*userData)
   
*Initializes the SAI Rx handle.*
- void [SAI\\_TransferTxSetConfig](#) (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transceiver\_t \*config)
   
*SAI transmitter transfer configurations.*
- void [SAI\\_TransferRxSetConfig](#) (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transceiver\_t \*config)
   
*SAI receiver transfer configurations.*
- status\_t [SAI\\_TransferSendNonBlocking](#) (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_t \*xfer)
   
*Performs an interrupt non-blocking send transfer on SAI.*
- status\_t [SAI\\_TransferReceiveNonBlocking](#) (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_t \*xfer)
   
*Performs an interrupt non-blocking receive transfer on SAI.*
- status\_t [SAI\\_TransferGetSendCount](#) (I2S\_Type \*base, sai\_handle\_t \*handle, size\_t \*count)
   
*Gets a set byte count.*
- status\_t [SAI\\_TransferGetReceiveCount](#) (I2S\_Type \*base, sai\_handle\_t \*handle, size\_t \*count)
   
*Gets a received byte count.*
- void [SAI\\_TransferAbortSend](#) (I2S\_Type \*base, sai\_handle\_t \*handle)
   
*Aborts the current send.*
- void [SAI\\_TransferAbortReceive](#) (I2S\_Type \*base, sai\_handle\_t \*handle)
   
*Aborts the current IRQ receive.*
- void [SAI\\_TransferTerminateSend](#) (I2S\_Type \*base, sai\_handle\_t \*handle)
   
*Terminate all SAI send.*
- void [SAI\\_TransferTerminateReceive](#) (I2S\_Type \*base, sai\_handle\_t \*handle)
   
*Terminate all SAI receive.*
- void [SAI\\_TransferTxHandleIRQ](#) (I2S\_Type \*base, sai\_handle\_t \*handle)
   
*Tx interrupt handler.*
- void [SAI\\_TransferRxHandleIRQ](#) (I2S\_Type \*base, sai\_handle\_t \*handle)
   
*Tx interrupt handler.*

## 31.4.2 Data Structure Documentation

### 31.4.2.1 struct \_sai\_config

#### Data Fields

- sai\_protocol\_t protocol
   
*Audio bus protocol in SAI.*
- sai\_sync\_mode\_t syncMode
   
*SAI sync mode, control Tx/Rx clock sync.*

- `sai_bclk_source_t bclkSource`  
*Bit Clock source.*
- `sai_master_slave_t masterSlave`  
*Master or slave.*

### 31.4.2.2 struct \_sai\_transfer\_format

#### Data Fields

- `uint32_t sampleRate_Hz`  
*Sample rate of audio data.*
- `uint32_t bitWidth`  
*Data length of audio data, usually 8/16/24/32 bits.*
- `sai_mono_stereo_t stereo`  
*Mono or stereo.*
- `uint8_t watermark`  
*Watermark value.*
- `uint8_t channel`  
*Transfer start channel.*
- `uint8_t channelMask`  
*enabled channel mask value, reference \_sai\_channel\_mask*
- `uint8_t endChannel`  
*end channel number*
- `uint8_t channelNums`  
*Total enabled channel numbers.*
- `sai_protocol_t protocol`  
*Which audio protocol used.*
- `bool isFrameSyncCompact`  
*True means Frame sync length is configurable according to bitWidth, false means frame sync length is 64 times of bit clock.*

#### Field Documentation

##### (1) `bool _sai_transfer_format::isFrameSyncCompact`

### 31.4.2.3 struct \_sai\_fifo

#### Data Fields

- `bool fifoContinueOneError`  
*fifo continues when error occur*
- `sai_fifo_combine_t fifoCombine`  
*fifo combine mode*
- `sai_fifo_packing_t fifoPacking`  
*fifo packing mode*
- `uint8_t fifoWatermark`  
*fifo watermark*

### 31.4.2.4 struct \_sai\_bit\_clock

#### Data Fields

- bool `bclkSrcSwap`  
*bit clock source swap*
- bool `bclkInputDelay`  
*bit clock actually used by the transmitter is delayed by the pad output delay, this has effect of decreasing the data input setup time, but increasing the data output valid time .*
- `sai_clock_polarity_t bclkPolarity`  
*bit clock polarity*
- `sai_bclk_source_t bclkSource`  
*bit Clock source*

#### Field Documentation

(1) `bool _sai_bit_clock::bclkInputDelay`

### 31.4.2.5 struct \_sai\_frame\_sync

#### Data Fields

- `uint8_t frameSyncWidth`  
*frame sync width in number of bit clocks*
- bool `frameSyncEarly`  
*TRUE is frame sync assert one bit before the first bit of frame FALSE is frame sync assert with the first bit of the frame.*
- bool `frameSyncGenerateOnDemand`  
*internal frame sync is generated when FIFO waring flag is clear*
- `sai_clock_polarity_t frameSyncPolarity`  
*frame sync polarity*

### 31.4.2.6 struct \_sai\_serial\_data

#### Data Fields

- `sai_data_pin_state_t dataMode`  
*sai data pin state when slots masked or channel disabled*
- `sai_data_order_t dataOrder`  
*configure whether the LSB or MSB is transmitted first*
- `uint8_t dataWord0Length`  
*configure the number of bits in the first word in each frame*
- `uint8_t dataWordNLength`  
*configure the number of bits in the each word in each frame, except the first word*
- `uint8_t dataWordLength`  
*used to record the data length for dma transfer*
- `uint8_t dataFirstBitShifted`  
*Configure the bit index for the first bit transmitted for each word in the frame.*
- `uint8_t dataWordNum`  
*configure the number of words in each frame*

- `uint32_t dataMaskedWord`  
*configure whether the transmit word is masked*

### 31.4.2.7 struct \_sai\_transceiver

#### Data Fields

- `sai_serial_data_t serialData`  
*serial data configurations*
- `sai_frame_sync_t frameSync`  
*ws configurations*
- `sai_bit_clock_t bitClock`  
*bit clock configurations*
- `sai_fifo_t fifo`  
*fifo configurations*
- `sai_master_slave_t masterSlave`  
*transceiver is master or slave*
- `sai_sync_mode_t syncMode`  
*transceiver sync mode*
- `uint8_t startChannel`  
*Transfer start channel.*
- `uint8_t channelMask`  
*enabled channel mask value, reference \_sai\_channel\_mask*
- `uint8_t endChannel`  
*end channel number*
- `uint8_t channelNums`  
*Total enabled channel numbers.*

### 31.4.2.8 struct \_sai\_transfer

#### Data Fields

- `uint8_t * data`  
*Data start address to transfer.*
- `size_t dataSize`  
*Transfer size.*

#### Field Documentation

- (1) `uint8_t* _sai_transfer::data`
- (2) `size_t _sai_transfer::dataSize`

### 31.4.2.9 struct \_sai\_handle

#### Data Fields

- `I2S_Type * base`  
*base address*

- `uint32_t state`  
*Transfer status.*
- `sai_transfer_callback_t callback`  
*Callback function called at transfer event.*
- `void *userData`  
*Callback parameter passed to callback function.*
- `uint8_t bitWidth`  
*Bit width for transfer, 8/16/24/32 bits.*
- `uint8_t channel`  
*Transfer start channel.*
- `uint8_t channelMask`  
*enabled channel mask value, refernece \_sai\_channel\_mask*
- `uint8_t endChannel`  
*end channel number*
- `uint8_t channelNums`  
*Total enabled channel numbers.*
- `sai_transfer_t saiQueue [SAI_XFER_QUEUE_SIZE]`  
*Transfer queue storing queued transfer.*
- `size_t transferSize [SAI_XFER_QUEUE_SIZE]`  
*Data bytes need to transfer.*
- `volatile uint8_t queueUser`  
*Index for user to queue transfer.*
- `volatile uint8_t queueDriver`  
*Index for driver to get the transfer data and size.*
- `uint8_t watermark`  
*Watermark value.*

### 31.4.3 Macro Definition Documentation

#### 31.4.3.1 #define SAI\_XFER\_QUEUE\_SIZE (4U)

### 31.4.4 Enumeration Type Documentation

#### 31.4.4.1 anonymous enum

Enumerator

- `kStatus_SAI_TxBusy` SAI Tx is busy.
- `kStatus_SAI_RxBusy` SAI Rx is busy.
- `kStatus_SAI_TxError` SAI Tx FIFO error.
- `kStatus_SAI_RxError` SAI Rx FIFO error.
- `kStatus_SAI_QueueFull` SAI transfer queue is full.
- `kStatus_SAI_TxIdle` SAI Tx is idle.
- `kStatus_SAI_RxIdle` SAI Rx is idle.

### 31.4.4.2 anonymous enum

Enumerator

|                          |                      |
|--------------------------|----------------------|
| <i>kSAI_Channel0Mask</i> | channel 0 mask value |
| <i>kSAI_Channel1Mask</i> | channel 1 mask value |
| <i>kSAI_Channel2Mask</i> | channel 2 mask value |
| <i>kSAI_Channel3Mask</i> | channel 3 mask value |
| <i>kSAI_Channel4Mask</i> | channel 4 mask value |
| <i>kSAI_Channel5Mask</i> | channel 5 mask value |
| <i>kSAI_Channel6Mask</i> | channel 6 mask value |
| <i>kSAI_Channel7Mask</i> | channel 7 mask value |

### 31.4.4.3 enum \_sai\_protocol

Enumerator

|                               |                              |
|-------------------------------|------------------------------|
| <i>kSAI_BusLeftJustified</i>  | Uses left justified format.  |
| <i>kSAI_BusRightJustified</i> | Uses right justified format. |
| <i>kSAI_BusI2S</i>            | Uses I2S format.             |
| <i>kSAI_BusPCMA</i>           | Uses I2S PCM A format.       |
| <i>kSAI_BusPCMB</i>           | Uses I2S PCM B format.       |

### 31.4.4.4 enum \_sai\_master\_slave

Enumerator

|                                         |                                               |
|-----------------------------------------|-----------------------------------------------|
| <i>kSAI_Master</i>                      | Master mode include bclk and frame sync.      |
| <i>kSAI_Slave</i>                       | Slave mode include bclk and frame sync.       |
| <i>kSAI_Bclk_Master_FrameSync_Slave</i> | bclk in master mode, frame sync in slave mode |
| <i>kSAI_Bclk_Slave_FrameSync_Master</i> | bclk in slave mode, frame sync in master mode |

### 31.4.4.5 enum \_sai\_mono\_stereo

Enumerator

|                       |                                |
|-----------------------|--------------------------------|
| <i>kSAI_Stereo</i>    | Stereo sound.                  |
| <i>kSAI_MonoRight</i> | Only Right channel have sound. |
| <i>kSAI_MonoLeft</i>  | Only left channel have sound.  |

### 31.4.4.6 enum \_sai\_data\_order

Enumerator

*kSAI\_DataLSB* LSB bit transferred first.

*kSAI\_DataMSB* MSB bit transferred first.

### 31.4.4.7 enum \_sai\_clock\_polarity

Enumerator

*kSAI\_PolarityActiveHigh* Drive outputs on rising edge.

*kSAI\_PolarityActiveLow* Drive outputs on falling edge.

*kSAI\_SampleOnFallingEdge* Sample inputs on falling edge.

*kSAI\_SampleOnRisingEdge* Sample inputs on rising edge.

### 31.4.4.8 enum \_sai\_sync\_mode

Enumerator

*kSAI\_ModeAsync* Asynchronous mode.

*kSAI\_ModeSync* Synchronous mode (with receiver or transmit)

### 31.4.4.9 enum \_sai\_bclk\_source

Enumerator

*kSAI\_BclkSourceBusclk* Bit clock using bus clock.

*kSAI\_BclkSourceMclkOption1* Bit clock MCLK option 1.

*kSAI\_BclkSourceMclkOption2* Bit clock MCLK option2.

*kSAI\_BclkSourceMclkOption3* Bit clock MCLK option3.

*kSAI\_BclkSourceMclkDiv* Bit clock using master clock divider.

*kSAI\_BclkSourceOtherSai0* Bit clock from other SAI device.

*kSAI\_BclkSourceOtherSai1* Bit clock from other SAI device.

### 31.4.4.10 anonymous enum

Enumerator

*kSAI\_WordStartInterruptEnable* Word start flag, means the first word in a frame detected.

*kSAI\_SyncErrorInterruptEnable* Sync error flag, means the sync error is detected.

*kSAI\_FIFOWarningInterruptEnable* FIFO warning flag, means the FIFO is empty.

*kSAI\_FIFOErrorInterruptEnable* FIFO error flag.

*kSAI\_FIFORequestInterruptEnable* FIFO request, means reached watermark.

#### 31.4.4.11 anonymous enum

Enumerator

*kSAI\_FIFOWarningDMAEnable* FIFO warning caused by the DMA request.

*kSAI\_FIFORequestDMAEnable* FIFO request caused by the DMA request.

#### 31.4.4.12 anonymous enum

Enumerator

*kSAI\_WordStartFlag* Word start flag, means the first word in a frame detected.

*kSAI\_SyncErrorFlag* Sync error flag, means the sync error is detected.

*kSAI\_FIFOErrorFlag* FIFO error flag.

*kSAI\_FIFORequestFlag* FIFO request flag.

*kSAI\_FIFOWarningFlag* FIFO warning flag.

#### 31.4.4.13 enum \_sai\_reset\_type

Enumerator

*kSAI\_ResetTypeSoftware* Software reset, reset the logic state.

*kSAI\_ResetTypeFIFO* FIFO reset, reset the FIFO read and write pointer.

*kSAI\_ResetAll* All reset.

#### 31.4.4.14 enum \_sai\_fifo\_packing

Enumerator

*kSAI\_FifoPackingDisabled* Packing disabled.

*kSAI\_FifoPacking8bit* 8 bit packing enabled

*kSAI\_FifoPacking16bit* 16bit packing enabled

#### 31.4.4.15 enum \_sai\_sample\_rate

Enumerator

*kSAI\_SampleRate8KHz* Sample rate 8000 Hz.

*kSAI\_SampleRate11025Hz* Sample rate 11025 Hz.

*kSAI\_SampleRate12KHz* Sample rate 12000 Hz.

*kSAI\_SampleRate16KHz* Sample rate 16000 Hz.

*kSAI\_SampleRate22050Hz* Sample rate 22050 Hz.

*kSAI\_SampleRate24KHz* Sample rate 24000 Hz.

*kSAI\_SampleRate32KHz* Sample rate 32000 Hz.

***kSAI\_SampleRate44100Hz*** Sample rate 44100 Hz.  
***kSAI\_SampleRate48KHz*** Sample rate 48000 Hz.  
***kSAI\_SampleRate96KHz*** Sample rate 96000 Hz.  
***kSAI\_SampleRate192KHz*** Sample rate 192000 Hz.  
***kSAI\_SampleRate384KHz*** Sample rate 384000 Hz.

#### 31.4.4.16 enum \_sai\_word\_width

Enumerator

***kSAI\_WordWidth8bits*** Audio data width 8 bits.  
***kSAI\_WordWidth16bits*** Audio data width 16 bits.  
***kSAI\_WordWidth24bits*** Audio data width 24 bits.  
***kSAI\_WordWidth32bits*** Audio data width 32 bits.

#### 31.4.4.17 enum \_sai\_data\_pin\_state

Enumerator

***kSAI\_DataPinStateTriState*** transmit data pins are tri-stated when slots are masked or channels are disabled  
***kSAI\_DataPinStateOutputZero*** transmit data pins are never tri-stated and will output zero when slots are masked or channel disabled

#### 31.4.4.18 enum \_sai\_fifo\_combine

Enumerator

***kSAI\_FifoCombineDisabled*** sai fifo combine mode disabled  
***kSAI\_FifoCombineModeEnabledOnRead*** sai fifo combine mode enabled on FIFO reads  
***kSAI\_FifoCombineModeEnabledOnWrite*** sai fifo combine mode enabled on FIFO write  
***kSAI\_FifoCombineModeEnabledOnReadWrite*** sai fifo combined mode enabled on FIFO read/writes

#### 31.4.4.19 enum \_sai\_transceiver\_type

Enumerator

***kSAI\_Transmitter*** sai transmitter  
***kSAI\_Receiver*** sai receiver

### 31.4.4.20 enum \_sai\_frame\_sync\_len

Enumerator

*kSAI\_FrameSyncLenOneBitClk* 1 bit clock frame sync len for DSP mode

*kSAI\_FrameSyncLenPerWordWidth* Frame sync length decided by word width.

## 31.4.5 Function Documentation

### 31.4.5.1 void SAI\_Init ( I2S\_Type \* *base* )

This API gates the SAI clock. The SAI module can't operate unless SAI\_Init is called to enable the clock.

Parameters

|             |                   |
|-------------|-------------------|
| <i>base</i> | SAI base pointer. |
|-------------|-------------------|

### 31.4.5.2 void SAI\_Deinit ( I2S\_Type \* *base* )

This API gates the SAI clock. The SAI module can't operate unless SAI\_TxInit or SAI\_RxInit is called to enable the clock.

Parameters

|             |                   |
|-------------|-------------------|
| <i>base</i> | SAI base pointer. |
|-------------|-------------------|

### 31.4.5.3 void SAI\_TxReset ( I2S\_Type \* *base* )

This function enables the software reset and FIFO reset of SAI Tx. After reset, clear the reset bit.

Parameters

|             |                  |
|-------------|------------------|
| <i>base</i> | SAI base pointer |
|-------------|------------------|

### 31.4.5.4 void SAI\_RxReset ( I2S\_Type \* *base* )

This function enables the software reset and FIFO reset of SAI Rx. After reset, clear the reset bit.

Parameters

|             |                  |
|-------------|------------------|
| <i>base</i> | SAI base pointer |
|-------------|------------------|

### 31.4.5.5 void SAI\_TxEnable ( I2S\_Type \* *base*, bool *enable* )

Parameters

|               |                                                |
|---------------|------------------------------------------------|
| <i>base</i>   | SAI base pointer.                              |
| <i>enable</i> | True means enable SAI Tx, false means disable. |

### 31.4.5.6 void SAI\_RxEnable ( I2S\_Type \* *base*, bool *enable* )

Parameters

|               |                                                |
|---------------|------------------------------------------------|
| <i>base</i>   | SAI base pointer.                              |
| <i>enable</i> | True means enable SAI Rx, false means disable. |

### 31.4.5.7 static void SAI\_TxSetBitClockDirection ( I2S\_Type \* *base*, sai\_master\_slave\_t *masterSlave* ) [inline], [static]

Select bit clock direction, master or slave.

Parameters

|                    |                               |
|--------------------|-------------------------------|
| <i>base</i>        | SAI base pointer.             |
| <i>masterSlave</i> | reference sai_master_slave_t. |

### 31.4.5.8 static void SAI\_RxSetBitClockDirection ( I2S\_Type \* *base*, sai\_master\_slave\_t *masterSlave* ) [inline], [static]

Select bit clock direction, master or slave.

Parameters

|                    |                               |
|--------------------|-------------------------------|
| <i>base</i>        | SAI base pointer.             |
| <i>masterSlave</i> | reference sai_master_slave_t. |

### 31.4.5.9 static void SAI\_RxSetFrameSyncDirection ( I2S\_Type \* *base*, sai\_master\_slave\_t *masterSlave* ) [inline], [static]

Select frame sync direction, master or slave.

Parameters

|                    |                               |
|--------------------|-------------------------------|
| <i>base</i>        | SAI base pointer.             |
| <i>masterSlave</i> | reference sai_master_slave_t. |

### 31.4.5.10 static void SAI\_TxSetFrameSyncDirection ( I2S\_Type \* *base*, sai\_master\_slave\_t *masterSlave* ) [inline], [static]

Select frame sync direction, master or slave.

Parameters

|                    |                               |
|--------------------|-------------------------------|
| <i>base</i>        | SAI base pointer.             |
| <i>masterSlave</i> | reference sai_master_slave_t. |

### 31.4.5.11 void SAI\_TxSetBitClockRate ( I2S\_Type \* *base*, uint32\_t *sourceClockHz*, uint32\_t *sampleRate*, uint32\_t *bitWidth*, uint32\_t *channelNumbers* )

Parameters

|                        |                             |
|------------------------|-----------------------------|
| <i>base</i>            | SAI base pointer.           |
| <i>sourceClockHz</i>   | Bit clock source frequency. |
| <i>sampleRate</i>      | Audio data sample rate.     |
| <i>bitWidth</i>        | Audio data bitWidth.        |
| <i>channel-Numbers</i> | Audio channel numbers.      |

### 31.4.5.12 void SAI\_RxSetBitClockRate ( I2S\_Type \* *base*, uint32\_t *sourceClockHz*, uint32\_t *sampleRate*, uint32\_t *bitWidth*, uint32\_t *channelNumbers* )

Parameters

|                        |                             |
|------------------------|-----------------------------|
| <i>base</i>            | SAI base pointer.           |
| <i>sourceClockHz</i>   | Bit clock source frequency. |
| <i>sampleRate</i>      | Audio data sample rate.     |
| <i>bitWidth</i>        | Audio data bitWidth.        |
| <i>channel-Numbers</i> | Audio channel numbers.      |

**31.4.5.13 void SAI\_TxSetBitclockConfig ( I2S\_Type \* *base*, sai\_master\_slave\_t *masterSlave*, sai\_bit\_clock\_t \* *config* )**

Parameters

|                    |                                                            |
|--------------------|------------------------------------------------------------|
| <i>base</i>        | SAI base pointer.                                          |
| <i>masterSlave</i> | master or slave.                                           |
| <i>config</i>      | bit clock other configurations, can be NULL in slave mode. |

**31.4.5.14 void SAI\_RxSetBitclockConfig ( I2S\_Type \* *base*, sai\_master\_slave\_t *masterSlave*, sai\_bit\_clock\_t \* *config* )**

Parameters

|                    |                                                            |
|--------------------|------------------------------------------------------------|
| <i>base</i>        | SAI base pointer.                                          |
| <i>masterSlave</i> | master or slave.                                           |
| <i>config</i>      | bit clock other configurations, can be NULL in slave mode. |

**31.4.5.15 void SAI\_TxSetFifoConfig ( I2S\_Type \* *base*, sai\_fifo\_t \* *config* )**

Parameters

|             |                   |
|-------------|-------------------|
| <i>base</i> | SAI base pointer. |
|-------------|-------------------|

|               |                      |
|---------------|----------------------|
| <i>config</i> | fifo configurations. |
|---------------|----------------------|

**31.4.5.16 void SAI\_RxSetFifoConfig ( I2S\_Type \* *base*, sai\_fifo\_t \* *config* )**

Parameters

|               |                      |
|---------------|----------------------|
| <i>base</i>   | SAI base pointer.    |
| <i>config</i> | fifo configurations. |

**31.4.5.17 void SAI\_TxSetFrameSyncConfig ( I2S\_Type \* *base*, sai\_master\_slave\_t *masterSlave*, sai\_frame\_sync\_t \* *config* )**

Parameters

|                    |                                                       |
|--------------------|-------------------------------------------------------|
| <i>base</i>        | SAI base pointer.                                     |
| <i>masterSlave</i> | master or slave.                                      |
| <i>config</i>      | frame sync configurations, can be NULL in slave mode. |

**31.4.5.18 void SAI\_RxSetFrameSyncConfig ( I2S\_Type \* *base*, sai\_master\_slave\_t *masterSlave*, sai\_frame\_sync\_t \* *config* )**

Parameters

|                    |                                                       |
|--------------------|-------------------------------------------------------|
| <i>base</i>        | SAI base pointer.                                     |
| <i>masterSlave</i> | master or slave.                                      |
| <i>config</i>      | frame sync configurations, can be NULL in slave mode. |

**31.4.5.19 void SAI\_TxSetSerialDataConfig ( I2S\_Type \* *base*, sai\_serial\_data\_t \* *config* )**

Parameters

|               |                             |
|---------------|-----------------------------|
| <i>base</i>   | SAI base pointer.           |
| <i>config</i> | serial data configurations. |

**31.4.5.20 void SAI\_RxSetSerialDataConfig ( I2S\_Type \* *base*, sai\_serial\_data\_t \* *config* )**

Parameters

|               |                             |
|---------------|-----------------------------|
| <i>base</i>   | SAI base pointer.           |
| <i>config</i> | serial data configurations. |

### 31.4.5.21 void SAI\_TxSetConfig ( I2S\_Type \* *base*, sai\_transceiver\_t \* *config* )

Parameters

|               |                             |
|---------------|-----------------------------|
| <i>base</i>   | SAI base pointer.           |
| <i>config</i> | transmitter configurations. |

### 31.4.5.22 void SAI\_RxSetConfig ( I2S\_Type \* *base*, sai\_transceiver\_t \* *config* )

Parameters

|               |                          |
|---------------|--------------------------|
| <i>base</i>   | SAI base pointer.        |
| <i>config</i> | receiver configurations. |

### 31.4.5.23 void SAI\_GetClassicI2SConfig ( sai\_transceiver\_t \* *config*, sai\_word\_width\_t *bitWidth*, sai\_mono\_stereo\_t *mode*, uint32\_t *saiChannelMask* )

Parameters

|                             |                                         |
|-----------------------------|-----------------------------------------|
| <i>config</i>               | transceiver configurations.             |
| <i>bitWidth</i>             | audio data bitWidth.                    |
| <i>mode</i>                 | audio data channel.                     |
| <i>saiChannel-<br/>Mask</i> | mask value of the channel to be enable. |

### 31.4.5.24 void SAI\_GetLeftJustifiedConfig ( sai\_transceiver\_t \* *config*, sai\_word\_width\_t *bitWidth*, sai\_mono\_stereo\_t *mode*, uint32\_t *saiChannelMask* )

Parameters

|                        |                                         |
|------------------------|-----------------------------------------|
| <i>config</i>          | transceiver configurations.             |
| <i>bitWidth</i>        | audio data bitWidth.                    |
| <i>mode</i>            | audio data channel.                     |
| <i>saiChannel-Mask</i> | mask value of the channel to be enable. |

**31.4.5.25 void SAI\_GetRightJustifiedConfig ( *sai\_transceiver\_t \* config*,  
*sai\_word\_width\_t bitWidth*, *sai\_mono\_stereo\_t mode*, *uint32\_t saiChannelMask* )**

Parameters

|                        |                                         |
|------------------------|-----------------------------------------|
| <i>config</i>          | transceiver configurations.             |
| <i>bitWidth</i>        | audio data bitWidth.                    |
| <i>mode</i>            | audio data channel.                     |
| <i>saiChannel-Mask</i> | mask value of the channel to be enable. |

**31.4.5.26 void SAI\_GetTDMConfig ( *sai\_transceiver\_t \* config*, *sai\_frame\_sync\_len\_t frameSyncWidth*, *sai\_word\_width\_t bitWidth*, *uint32\_t dataWordNum*, *uint32\_t saiChannelMask* )**

Parameters

|                        |                                         |
|------------------------|-----------------------------------------|
| <i>config</i>          | transceiver configurations.             |
| <i>frameSync-Width</i> | length of frame sync.                   |
| <i>bitWidth</i>        | audio data word width.                  |
| <i>dataWordNum</i>     | word number in one frame.               |
| <i>saiChannel-Mask</i> | mask value of the channel to be enable. |

**31.4.5.27 void SAI\_GetDSPConfig ( sai\_transceiver\_t \* *config*, sai\_frame\_sync\_len\_t *frameSyncWidth*, sai\_word\_width\_t *bitWidth*, sai\_mono\_stereo\_t *mode*, uint32\_t *saiChannelMask* )**

Note

DSP mode is also called PCM mode which support MODE A and MODE B, DSP/PCM MODE A configuration flow. RX is similiar but uses SAI\_RxSetConfig instead of SAI\_TxSetConfig:

```
* SAI_GetDSPConfig(config, kSAI_FrameSyncLenOneBitClk, bitWidth,
 kSAI_Stereo, channelMask)
* config->frameSync.frameSyncEarly = true;
* SAI_TxSetConfig(base, config)
*
```

DSP/PCM MODE B configuration flow for TX. RX is similiar but uses SAI\_RxSetConfig instead of SAI\_TxSetConfig:

```
* SAI_GetDSPConfig(config, kSAI_FrameSyncLenOneBitClk, bitWidth,
 kSAI_Stereo, channelMask)
* SAI_TxSetConfig(base, config)
*
```

Parameters

|                       |                                      |
|-----------------------|--------------------------------------|
| <i>config</i>         | transceiver configurations.          |
| <i>frameSyncWidth</i> | length of frame sync.                |
| <i>bitWidth</i>       | audio data bitWidth.                 |
| <i>mode</i>           | audio data channel.                  |
| <i>saiChannelMask</i> | mask value of the channel to enable. |

**31.4.5.28 static uint32\_t SAI\_TxGetStatusFlag ( I2S\_Type \* *base* ) [inline], [static]**

Parameters

|             |                  |
|-------------|------------------|
| <i>base</i> | SAI base pointer |
|-------------|------------------|

Returns

SAI Tx status flag value. Use the Status Mask to get the status value needed.

**31.4.5.29 static void SAI\_TxClearStatusFlags ( I2S\_Type \* *base*, uint32\_t *mask* ) [inline], [static]**

Parameters

|             |                                                                                                                                                                                                                   |
|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SAI base pointer                                                                                                                                                                                                  |
| <i>mask</i> | <p>State mask. It can be a combination of the following source if defined:</p> <ul style="list-style-type: none"> <li>• kSAI_WordStartFlag</li> <li>• kSAI_SyncErrorFlag</li> <li>• kSAI_FIFOErrorFlag</li> </ul> |

### 31.4.5.30 static uint32\_t SAI\_RxGetStatusFlag ( I2S\_Type \* *base* ) [inline], [static]

Parameters

|             |                  |
|-------------|------------------|
| <i>base</i> | SAI base pointer |
|-------------|------------------|

Returns

SAI Rx status flag value. Use the Status Mask to get the status value needed.

### 31.4.5.31 static void SAI\_RxClearStatusFlags ( I2S\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

|             |                                                                                                                                                                                                                    |
|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SAI base pointer                                                                                                                                                                                                   |
| <i>mask</i> | <p>State mask. It can be a combination of the following sources if defined.</p> <ul style="list-style-type: none"> <li>• kSAI_WordStartFlag</li> <li>• kSAI_SyncErrorFlag</li> <li>• kSAI_FIFOErrorFlag</li> </ul> |

### 31.4.5.32 void SAI\_TxSoftwareReset ( I2S\_Type \* *base*, sai\_reset\_type\_t *resetType* )

FIFO reset means clear all the data in the FIFO, and make the FIFO pointer both to 0. Software reset means clear the Tx internal logic, including the bit clock, frame count etc. But software reset will not clear any configuration registers like TCR1~TCR5. This function will also clear all the error flags such as FIFO error, sync error etc.

Parameters

|                  |                                          |
|------------------|------------------------------------------|
| <i>base</i>      | SAI base pointer                         |
| <i>resetType</i> | Reset type, FIFO reset or software reset |

### 31.4.5.33 void SAI\_RxSoftwareReset ( I2S\_Type \* *base*, sai\_reset\_type\_t *resetType* )

FIFO reset means clear all the data in the FIFO, and make the FIFO pointer both to 0. Software reset means clear the Rx internal logic, including the bit clock, frame count etc. But software reset will not clear any configuration registers like RCR1~RCR5. This function will also clear all the error flags such as FIFO error, sync error etc.

Parameters

|                  |                                          |
|------------------|------------------------------------------|
| <i>base</i>      | SAI base pointer                         |
| <i>resetType</i> | Reset type, FIFO reset or software reset |

### 31.4.5.34 void SAI\_TxSetChannelFIFOMask ( I2S\_Type \* *base*, uint8\_t *mask* )

Parameters

|             |                                                                                                                                  |
|-------------|----------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SAI base pointer                                                                                                                 |
| <i>mask</i> | Channel enable mask, 0 means all channel FIFO disabled, 1 means channel 0 enabled, 3 means both channel 0 and channel 1 enabled. |

### 31.4.5.35 void SAI\_RxSetChannelFIFOMask ( I2S\_Type \* *base*, uint8\_t *mask* )

Parameters

|             |                                                                                                                                  |
|-------------|----------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SAI base pointer                                                                                                                 |
| <i>mask</i> | Channel enable mask, 0 means all channel FIFO disabled, 1 means channel 0 enabled, 3 means both channel 0 and channel 1 enabled. |

### 31.4.5.36 void SAI\_TxSetDataOrder ( I2S\_Type \* *base*, sai\_data\_order\_t *order* )

Parameters

|              |                       |
|--------------|-----------------------|
| <i>base</i>  | SAI base pointer      |
| <i>order</i> | Data order MSB or LSB |

### 31.4.5.37 void SAI\_RxSetDataOrder ( I2S\_Type \* *base*, sai\_data\_order\_t *order* )

Parameters

|              |                       |
|--------------|-----------------------|
| <i>base</i>  | SAI base pointer      |
| <i>order</i> | Data order MSB or LSB |

### 31.4.5.38 void SAI\_TxSetBitClockPolarity ( I2S\_Type \* *base*, sai\_clock\_polarity\_t *polarity* )

Parameters

|                 |                  |
|-----------------|------------------|
| <i>base</i>     | SAI base pointer |
| <i>polarity</i> |                  |

### 31.4.5.39 void SAI\_RxSetBitClockPolarity ( I2S\_Type \* *base*, sai\_clock\_polarity\_t *polarity* )

Parameters

|                 |                  |
|-----------------|------------------|
| <i>base</i>     | SAI base pointer |
| <i>polarity</i> |                  |

### 31.4.5.40 void SAI\_TxSetFrameSyncPolarity ( I2S\_Type \* *base*, sai\_clock\_polarity\_t *polarity* )

Parameters

|                 |                  |
|-----------------|------------------|
| <i>base</i>     | SAI base pointer |
| <i>polarity</i> |                  |

### 31.4.5.41 void SAI\_RxSetFrameSyncPolarity ( I2S\_Type \* *base*, sai\_clock\_polarity\_t *polarity* )

Parameters

|                 |                  |
|-----------------|------------------|
| <i>base</i>     | SAI base pointer |
| <i>polarity</i> |                  |

### 31.4.5.42 void SAI\_TxSetFIFOPacking ( I2S\_Type \* *base*, sai\_fifo\_packing\_t *pack* )

Parameters

|             |                                                      |
|-------------|------------------------------------------------------|
| <i>base</i> | SAI base pointer.                                    |
| <i>pack</i> | FIFO pack type. It is element of sai_fifo_packing_t. |

### 31.4.5.43 void SAI\_RxSetFIFOPacking ( I2S\_Type \* *base*, sai\_fifo\_packing\_t *pack* )

Parameters

|             |                                                      |
|-------------|------------------------------------------------------|
| <i>base</i> | SAI base pointer.                                    |
| <i>pack</i> | FIFO pack type. It is element of sai_fifo_packing_t. |

### 31.4.5.44 static void SAI\_TxSetFIFOErrorContinue ( I2S\_Type \* *base*, bool *isEnabled* ) [inline], [static]

FIFO error continue mode means SAI will keep running while FIFO error occurred. If this feature not enabled, SAI will hang and users need to clear FEF flag in TCSR register.

Parameters

|                  |                                                                         |
|------------------|-------------------------------------------------------------------------|
| <i>base</i>      | SAI base pointer.                                                       |
| <i>isEnabled</i> | Is FIFO error continue enabled, true means enable, false means disable. |

**31.4.5.45 static void SAI\_RxSetFIFOErrorContinue ( I2S\_Type \* *base*, bool *isEnabled* )  
[inline], [static]**

FIFO error continue mode means SAI will keep running while FIFO error occurred. If this feature not enabled, SAI will hang and users need to clear FEF flag in RCSR register.

Parameters

|                  |                                                                         |
|------------------|-------------------------------------------------------------------------|
| <i>base</i>      | SAI base pointer.                                                       |
| <i>isEnabled</i> | Is FIFO error continue enabled, true means enable, false means disable. |

#### 31.4.5.46 static void SAI\_TxEnableInterrupts ( I2S\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

|             |                                                                                                                                                                                                                                                                                                                                                           |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SAI base pointer                                                                                                                                                                                                                                                                                                                                          |
| <i>mask</i> | <p>interrupt source The parameter can be a combination of the following sources if defined.</p> <ul style="list-style-type: none"> <li>• kSAI_WordStartInterruptEnable</li> <li>• kSAI_SyncErrorInterruptEnable</li> <li>• kSAI_FIFOWarningInterruptEnable</li> <li>• kSAI_FIFORequestInterruptEnable</li> <li>• kSAI_FIFOErrorInterruptEnable</li> </ul> |

#### 31.4.5.47 static void SAI\_RxEnableInterrupts ( I2S\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

|             |                                                                                                                                                                                                                                                                                                                                                           |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SAI base pointer                                                                                                                                                                                                                                                                                                                                          |
| <i>mask</i> | <p>interrupt source The parameter can be a combination of the following sources if defined.</p> <ul style="list-style-type: none"> <li>• kSAI_WordStartInterruptEnable</li> <li>• kSAI_SyncErrorInterruptEnable</li> <li>• kSAI_FIFOWarningInterruptEnable</li> <li>• kSAI_FIFORequestInterruptEnable</li> <li>• kSAI_FIFOErrorInterruptEnable</li> </ul> |

#### 31.4.5.48 static void SAI\_TxDisableInterrupts ( I2S\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

|             |                                                                                                                                                                                                                                                                                                                                                           |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SAI base pointer                                                                                                                                                                                                                                                                                                                                          |
| <i>mask</i> | <p>interrupt source The parameter can be a combination of the following sources if defined.</p> <ul style="list-style-type: none"> <li>• kSAI_WordStartInterruptEnable</li> <li>• kSAI_SyncErrorInterruptEnable</li> <li>• kSAI_FIFOWarningInterruptEnable</li> <li>• kSAI_FIFORequestInterruptEnable</li> <li>• kSAI_FIFOErrorInterruptEnable</li> </ul> |

#### 31.4.5.49 static void SAI\_RxDisableInterrupts ( I2S\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

|             |                                                                                                                                                                                                                                                                                                                                                           |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SAI base pointer                                                                                                                                                                                                                                                                                                                                          |
| <i>mask</i> | <p>interrupt source The parameter can be a combination of the following sources if defined.</p> <ul style="list-style-type: none"> <li>• kSAI_WordStartInterruptEnable</li> <li>• kSAI_SyncErrorInterruptEnable</li> <li>• kSAI_FIFOWarningInterruptEnable</li> <li>• kSAI_FIFORequestInterruptEnable</li> <li>• kSAI_FIFOErrorInterruptEnable</li> </ul> |

#### 31.4.5.50 static void SAI\_TxEnableDMA ( I2S\_Type \* *base*, uint32\_t *mask*, bool *enable* ) [inline], [static]

Parameters

|             |                                                                                                                                                                                                            |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SAI base pointer                                                                                                                                                                                           |
| <i>mask</i> | <p>DMA source The parameter can be combination of the following sources if defined.</p> <ul style="list-style-type: none"> <li>• kSAI_FIFOWarningDMAEnable</li> <li>• kSAI_FIFORequestDMAEnable</li> </ul> |

|               |                                                 |
|---------------|-------------------------------------------------|
| <i>enable</i> | True means enable DMA, false means disable DMA. |
|---------------|-------------------------------------------------|

**31.4.5.51 static void SAI\_RxEnableDMA ( I2S\_Type \* *base*, uint32\_t *mask*, bool *enable* ) [inline], [static]**

Parameters

|               |                                                                                                                                                                                                       |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | SAI base pointer                                                                                                                                                                                      |
| <i>mask</i>   | DMA source The parameter can be a combination of the following sources if defined. <ul style="list-style-type: none"> <li>• kSAI_FIFOWarningDMAEnable</li> <li>• kSAI_FIFORequestDMAEnable</li> </ul> |
| <i>enable</i> | True means enable DMA, false means disable DMA.                                                                                                                                                       |

**31.4.5.52 static uintptr\_t SAI\_TxGetDataRegisterAddress ( I2S\_Type \* *base*, uint32\_t *channel* ) [inline], [static]**

This API is used to provide a transfer address for the SAI DMA transfer configuration.

Parameters

|                |                          |
|----------------|--------------------------|
| <i>base</i>    | SAI base pointer.        |
| <i>channel</i> | Which data channel used. |

Returns

data register address.

**31.4.5.53 static uintptr\_t SAI\_RxGetDataRegisterAddress ( I2S\_Type \* *base*, uint32\_t *channel* ) [inline], [static]**

This API is used to provide a transfer address for the SAI DMA transfer configuration.

Parameters

|                |                          |
|----------------|--------------------------|
| <i>base</i>    | SAI base pointer.        |
| <i>channel</i> | Which data channel used. |

Returns

data register address.

**31.4.5.54 void SAI\_WriteBlocking ( I2S\_Type \* *base*, uint32\_t *channel*, uint32\_t *bitWidth*, uint8\_t \* *buffer*, uint32\_t *size* )**

Note

This function blocks by polling until data is ready to be sent.

Parameters

|                 |                                                          |
|-----------------|----------------------------------------------------------|
| <i>base</i>     | SAI base pointer.                                        |
| <i>channel</i>  | Data channel used.                                       |
| <i>bitWidth</i> | How many bits in an audio word; usually 8/16/24/32 bits. |
| <i>buffer</i>   | Pointer to the data to be written.                       |
| <i>size</i>     | Bytes to be written.                                     |

**31.4.5.55 void SAI\_WriteMultiChannelBlocking ( I2S\_Type \* *base*, uint32\_t *channel*, uint32\_t *channelMask*, uint32\_t *bitWidth*, uint8\_t \* *buffer*, uint32\_t *size* )**

Note

This function blocks by polling until data is ready to be sent.

Parameters

|                    |                                                          |
|--------------------|----------------------------------------------------------|
| <i>base</i>        | SAI base pointer.                                        |
| <i>channel</i>     | Data channel used.                                       |
| <i>channelMask</i> | channel mask.                                            |
| <i>bitWidth</i>    | How many bits in an audio word; usually 8/16/24/32 bits. |
| <i>buffer</i>      | Pointer to the data to be written.                       |
| <i>size</i>        | Bytes to be written.                                     |

**31.4.5.56 static void SAI\_WriteData ( I2S\_Type \* *base*, uint32\_t *channel*, uint32\_t *data* )  
[inline], [static]**

Parameters

|                |                           |
|----------------|---------------------------|
| <i>base</i>    | SAI base pointer.         |
| <i>channel</i> | Data channel used.        |
| <i>data</i>    | Data needs to be written. |

### 31.4.5.57 void SAI\_ReadBlocking ( I2S\_Type \* *base*, uint32\_t *channel*, uint32\_t *bitWidth*, uint8\_t \* *buffer*, uint32\_t *size* )

Note

This function blocks by polling until data is ready to be sent.

Parameters

|                 |                                                          |
|-----------------|----------------------------------------------------------|
| <i>base</i>     | SAI base pointer.                                        |
| <i>channel</i>  | Data channel used.                                       |
| <i>bitWidth</i> | How many bits in an audio word; usually 8/16/24/32 bits. |
| <i>buffer</i>   | Pointer to the data to be read.                          |
| <i>size</i>     | Bytes to be read.                                        |

### 31.4.5.58 void SAI\_ReadMultiChannelBlocking ( I2S\_Type \* *base*, uint32\_t *channel*, uint32\_t *channelMask*, uint32\_t *bitWidth*, uint8\_t \* *buffer*, uint32\_t *size* )

Note

This function blocks by polling until data is ready to be sent.

Parameters

|                    |                                                          |
|--------------------|----------------------------------------------------------|
| <i>base</i>        | SAI base pointer.                                        |
| <i>channel</i>     | Data channel used.                                       |
| <i>channelMask</i> | channel mask.                                            |
| <i>bitWidth</i>    | How many bits in an audio word; usually 8/16/24/32 bits. |
| <i>buffer</i>      | Pointer to the data to be read.                          |
| <i>size</i>        | Bytes to be read.                                        |

```
31.4.5.59 static uint32_t SAI_ReadData (I2S_Type * base, uint32_t channel)
[inline], [static]
```

Parameters

|                |                    |
|----------------|--------------------|
| <i>base</i>    | SAI base pointer.  |
| <i>channel</i> | Data channel used. |

Returns

Data in SAI FIFO.

#### **31.4.5.60 void SAI\_TransferTxCreateHandle ( I2S\_Type \* *base*, sai\_handle\_t \* *handle*, sai\_transfer\_callback\_t *callback*, void \* *userData* )**

This function initializes the Tx handle for the SAI Tx transactional APIs. Call this function once to get the handle initialized.

Parameters

|                 |                                                |
|-----------------|------------------------------------------------|
| <i>base</i>     | SAI base pointer                               |
| <i>handle</i>   | SAI handle pointer.                            |
| <i>callback</i> | Pointer to the user callback function.         |
| <i>userData</i> | User parameter passed to the callback function |

#### **31.4.5.61 void SAI\_TransferRxCreateHandle ( I2S\_Type \* *base*, sai\_handle\_t \* *handle*, sai\_transfer\_callback\_t *callback*, void \* *userData* )**

This function initializes the Rx handle for the SAI Rx transactional APIs. Call this function once to get the handle initialized.

Parameters

|                 |                                                 |
|-----------------|-------------------------------------------------|
| <i>base</i>     | SAI base pointer.                               |
| <i>handle</i>   | SAI handle pointer.                             |
| <i>callback</i> | Pointer to the user callback function.          |
| <i>userData</i> | User parameter passed to the callback function. |

#### **31.4.5.62 void SAI\_TransferTxSetConfig ( I2S\_Type \* *base*, sai\_handle\_t \* *handle*, sai\_transceiver\_t \* *config* )**

This function initializes the Tx, include bit clock, frame sync, master clock, serial data and fifo configurations.

Parameters

|               |                             |
|---------------|-----------------------------|
| <i>base</i>   | SAI base pointer.           |
| <i>handle</i> | SAI handle pointer.         |
| <i>config</i> | transmitter configurations. |

### 31.4.5.63 void SAI\_TransferRxSetConfig ( I2S\_Type \* *base*, sai\_handle\_t \* *handle*, sai\_transceiver\_t \* *config* )

This function initializes the Rx, include bit clock, frame sync, master clock, serial data and fifo configurations.

Parameters

|               |                          |
|---------------|--------------------------|
| <i>base</i>   | SAI base pointer.        |
| <i>handle</i> | SAI handle pointer.      |
| <i>config</i> | receiver configurations. |

### 31.4.5.64 status\_t SAI\_TransferSendNonBlocking ( I2S\_Type \* *base*, sai\_handle\_t \* *handle*, sai\_transfer\_t \* *xfer* )

Note

This API returns immediately after the transfer initiates. Call the SAI\_TxGetTransferStatusIRQ to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus\_SAI\_Busy, the transfer is finished.

Parameters

|               |                                                                        |
|---------------|------------------------------------------------------------------------|
| <i>base</i>   | SAI base pointer.                                                      |
| <i>handle</i> | Pointer to the sai_handle_t structure which stores the transfer state. |
| <i>xfer</i>   | Pointer to the sai_transfer_t structure.                               |

Return values

|                        |                                        |
|------------------------|----------------------------------------|
| <i>kStatus_Success</i> | Successfully started the data receive. |
|------------------------|----------------------------------------|

|                                |                                      |
|--------------------------------|--------------------------------------|
| <i>kStatus_SAI_TxBusy</i>      | Previous receive still not finished. |
| <i>kStatus_InvalidArgument</i> | The input parameter is invalid.      |

### 31.4.5.65 status\_t SAI\_TransferReceiveNonBlocking ( I2S\_Type \* *base*, sai\_handle\_t \* *handle*, sai\_transfer\_t \* *xfer* )

Note

This API returns immediately after the transfer initiates. Call the SAI\_RxGetTransferStatusIRQ to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus\_SAI\_Busy, the transfer is finished.

Parameters

|               |                                                                        |
|---------------|------------------------------------------------------------------------|
| <i>base</i>   | SAI base pointer                                                       |
| <i>handle</i> | Pointer to the sai_handle_t structure which stores the transfer state. |
| <i>xfer</i>   | Pointer to the sai_transfer_t structure.                               |

Return values

|                                |                                        |
|--------------------------------|----------------------------------------|
| <i>kStatus_Success</i>         | Successfully started the data receive. |
| <i>kStatus_SAI_RxBusy</i>      | Previous receive still not finished.   |
| <i>kStatus_InvalidArgument</i> | The input parameter is invalid.        |

### 31.4.5.66 status\_t SAI\_TransferGetSendCount ( I2S\_Type \* *base*, sai\_handle\_t \* *handle*, size\_t \* *count* )

Parameters

|               |                                                                        |
|---------------|------------------------------------------------------------------------|
| <i>base</i>   | SAI base pointer.                                                      |
| <i>handle</i> | Pointer to the sai_handle_t structure which stores the transfer state. |
| <i>count</i>  | Bytes count sent.                                                      |

Return values

|                                      |                                                                |
|--------------------------------------|----------------------------------------------------------------|
| <i>kStatus_Success</i>               | Succeed get the transfer count.                                |
| <i>kStatus_NoTransferIn-Progress</i> | There is not a non-blocking transaction currently in progress. |

31.4.5.67 `status_t SAI_TransferGetReceiveCount ( I2S_Type * base, sai_handle_t * handle, size_t * count )`

Parameters

|               |                                                                        |
|---------------|------------------------------------------------------------------------|
| <i>base</i>   | SAI base pointer.                                                      |
| <i>handle</i> | Pointer to the sai_handle_t structure which stores the transfer state. |
| <i>count</i>  | Bytes count received.                                                  |

Return values

|                                      |                                                                |
|--------------------------------------|----------------------------------------------------------------|
| <i>kStatus_Success</i>               | Succeed get the transfer count.                                |
| <i>kStatus_NoTransferIn-Progress</i> | There is not a non-blocking transaction currently in progress. |

### 31.4.5.68 void SAI\_TransferAbortSend ( I2S\_Type \* *base*, sai\_handle\_t \* *handle* )

Note

This API can be called any time when an interrupt non-blocking transfer initiates to abort the transfer early.

Parameters

|               |                                                                        |
|---------------|------------------------------------------------------------------------|
| <i>base</i>   | SAI base pointer.                                                      |
| <i>handle</i> | Pointer to the sai_handle_t structure which stores the transfer state. |

### 31.4.5.69 void SAI\_TransferAbortReceive ( I2S\_Type \* *base*, sai\_handle\_t \* *handle* )

Note

This API can be called when an interrupt non-blocking transfer initiates to abort the transfer early.

Parameters

|               |                                                                        |
|---------------|------------------------------------------------------------------------|
| <i>base</i>   | SAI base pointer                                                       |
| <i>handle</i> | Pointer to the sai_handle_t structure which stores the transfer state. |

### 31.4.5.70 void SAI\_TransferTerminateSend ( I2S\_Type \* *base*, sai\_handle\_t \* *handle* )

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI\_TransferAbortSend.

Parameters

|               |                          |
|---------------|--------------------------|
| <i>base</i>   | SAI base pointer.        |
| <i>handle</i> | SAI eDMA handle pointer. |

### 31.4.5.71 void SAI\_TransferTerminateReceive ( I2S\_Type \* *base*, sai\_handle\_t \* *handle* )

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI\_TransferAbortReceive.

Parameters

|               |                          |
|---------------|--------------------------|
| <i>base</i>   | SAI base pointer.        |
| <i>handle</i> | SAI eDMA handle pointer. |

### 31.4.5.72 void SAI\_TransferTxHandleIRQ ( I2S\_Type \* *base*, sai\_handle\_t \* *handle* )

Parameters

|               |                                        |
|---------------|----------------------------------------|
| <i>base</i>   | SAI base pointer.                      |
| <i>handle</i> | Pointer to the sai_handle_t structure. |

### 31.4.5.73 void SAI\_TransferRxHandleIRQ ( I2S\_Type \* *base*, sai\_handle\_t \* *handle* )

Parameters

|               |                                        |
|---------------|----------------------------------------|
| <i>base</i>   | SAI base pointer.                      |
| <i>handle</i> | Pointer to the sai_handle_t structure. |

# Chapter 32

## SEMA42: Hardware Semaphores Driver

### 32.1 Overview

The MCUXpresso SDK provides a driver for the SEMA42 module of MCUXpresso SDK devices.

The SEMA42 driver is used for multicore platforms. Before using the SEMA42, call the [SEMA42\\_Init\(\)](#) function to initialize the module. Note that this function only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either the [SEMA42\\_ResetGate\(\)](#) or [SEMA42\\_ResetAllGates\(\)](#) functions. The function [SEMA42\\_Deinit\(\)](#) deinitializes the SEMA42.

The SEMA42 provides two functions to lock the SEMA42 gate. The function [SEMA42\\_TryLock\(\)](#) tries to lock the gate. If the gate has been locked by another processor, this function returns an error immediately. The function [SEMA42\\_Lock\(\)](#) is a blocking method, which waits until the gate is free and locks it.

The [SEMA42\\_Unlock\(\)](#) unlocks the SEMA42 gate. The gate can only be unlocked by the processor which locked it. If the gate is not locked by the current processor, this function takes no effect. The function [SEMA42\\_GetGateStatus\(\)](#) returns a status whether the gate is unlocked and which processor locks the gate.

The SEMA42 gate can be reset to unlock forcefully. The function [SEMA42\\_ResetGate\(\)](#) resets a specific gate. The function [SEMA42\\_ResetAllGates\(\)](#) resets all gates.

### 32.2 Typical use case

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/sema42

### Macros

- #define [SEMA42\\_GATE\\_NUM\\_RESET\\_ALL](#) (64U)  
*The number to reset all SEMA42 gates.*
- #define [SEMA42\\_GATEn](#)(base, n) (((volatile uint8\_t \*)(&((base)->GATE3)))[(n) ^ 3U])  
*SEMA42 gate n register address.*

### Typedefs

- typedef enum [\\_sema42\\_gate\\_status](#) [sema42\\_gate\\_status\\_t](#)  
*SEMA42 gate lock status.*

### Enumerations

- enum {  
    [kStatus\\_SEMA42\\_Busy](#) = MAKE\_STATUS(kStatusGroup\_SEMA42, 0),  
    [kStatus\\_SEMA42\\_Reseting](#) = MAKE\_STATUS(kStatusGroup\_SEMA42, 1) }

- SEMA42 status return codes.*
- enum `_sema42_gate_status` {
   
    `kSEMA42_Unlocked` = 0U,  
     `kSEMA42_LockedByProc0` = 1U,  
     `kSEMA42_LockedByProc1` = 2U,  
     `kSEMA42_LockedByProc2` = 3U,  
     `kSEMA42_LockedByProc3` = 4U,  
     `kSEMA42_LockedByProc4` = 5U,  
     `kSEMA42_LockedByProc5` = 6U,  
     `kSEMA42_LockedByProc6` = 7U,  
     `kSEMA42_LockedByProc7` = 8U,  
     `kSEMA42_LockedByProc8` = 9U,  
     `kSEMA42_LockedByProc9` = 10U,  
     `kSEMA42_LockedByProc10` = 11U,  
     `kSEMA42_LockedByProc11` = 12U,  
     `kSEMA42_LockedByProc12` = 13U,  
     `kSEMA42_LockedByProc13` = 14U,  
     `kSEMA42_LockedByProc14` = 15U }
- SEMA42 gate lock status.*

## Functions

- void `SEMA42_Init` (SEMA42\_Type \*base)  
*Initializes the SEMA42 module.*
- void `SEMA42_Deinit` (SEMA42\_Type \*base)  
*De-initializes the SEMA42 module.*
- `status_t SEMA42_TryLock` (SEMA42\_Type \*base, uint8\_t gateNum, uint8\_t procNum)  
*Tries to lock the SEMA42 gate.*
- void `SEMA42_Lock` (SEMA42\_Type \*base, uint8\_t gateNum, uint8\_t procNum)  
*Locks the SEMA42 gate.*
- static void `SEMA42_Unlock` (SEMA42\_Type \*base, uint8\_t gateNum)  
*Unlocks the SEMA42 gate.*
- static `sema42_gate_status_t SEMA42_GetGateStatus` (SEMA42\_Type \*base, uint8\_t gateNum)  
*Gets the status of the SEMA42 gate.*
- `status_t SEMA42_ResetGate` (SEMA42\_Type \*base, uint8\_t gateNum)  
*Resets the SEMA42 gate to an unlocked status.*
- static `status_t SEMA42_ResetAllGates` (SEMA42\_Type \*base)  
*Resets all SEMA42 gates to an unlocked status.*

## Driver version

- #define `FSL_SEMA42_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 4)`)  
*SEMA42 driver version.*

## 32.3 Macro Definition Documentation

**32.3.1 #define SEMA42\_GATE\_NUM\_RESET\_ALL (64U)**

**32.3.2 #define SEMA42\_GATEEn( *base*, *n* ) (((volatile uint8\_t \*)(&(*base*)->GATE3))[(*n*) ^ 3U])**

The SEMA42 gates are sorted in the order 3, 2, 1, 0, 7, 6, 5, 4, ... not in the order 0, 1, 2, 3, 4, 5, 6, 7, ... The macro SEMA42\_GATEEn gets the SEMA42 gate based on the gate index.

The input gate index is XOR'ed with 3U:  $0 \wedge 3 = 3$   $1 \wedge 3 = 2$   $2 \wedge 3 = 1$   $3 \wedge 3 = 0$   $4 \wedge 3 = 7$   $5 \wedge 3 = 6$   $6 \wedge 3 = 5$   $7 \wedge 3 = 4$  ...

## 32.4 Enumeration Type Documentation

**32.4.1 anonymous enum**

Enumerator

*kStatus\_SEMA42\_Busy* SEMA42 gate has been locked by other processor.

*kStatus\_SEMA42\_Reseting* SEMA42 gate reseting is ongoing.

**32.4.2 enum \_sema42\_gate\_status**

Enumerator

*kSEMA42\_Unlocked* The gate is unlocked.

*kSEMA42\_LockedByProc0* The gate is locked by processor 0.

*kSEMA42\_LockedByProc1* The gate is locked by processor 1.

*kSEMA42\_LockedByProc2* The gate is locked by processor 2.

*kSEMA42\_LockedByProc3* The gate is locked by processor 3.

*kSEMA42\_LockedByProc4* The gate is locked by processor 4.

*kSEMA42\_LockedByProc5* The gate is locked by processor 5.

*kSEMA42\_LockedByProc6* The gate is locked by processor 6.

*kSEMA42\_LockedByProc7* The gate is locked by processor 7.

*kSEMA42\_LockedByProc8* The gate is locked by processor 8.

*kSEMA42\_LockedByProc9* The gate is locked by processor 9.

*kSEMA42\_LockedByProc10* The gate is locked by processor 10.

*kSEMA42\_LockedByProc11* The gate is locked by processor 11.

*kSEMA42\_LockedByProc12* The gate is locked by processor 12.

*kSEMA42\_LockedByProc13* The gate is locked by processor 13.

*kSEMA42\_LockedByProc14* The gate is locked by processor 14.

## 32.5 Function Documentation

### 32.5.1 void SEMA42\_Init ( SEMA42\_Type \* *base* )

This function initializes the SEMA42 module. It only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either SEMA42\_ResetGate or SEMA42\_ResetAllGates function.

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SEMA42 peripheral base address. |
|-------------|---------------------------------|

### 32.5.2 void SEMA42\_Deinit ( SEMA42\_Type \* *base* )

This function de-initializes the SEMA42 module. It only disables the clock.

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SEMA42 peripheral base address. |
|-------------|---------------------------------|

### 32.5.3 status\_t SEMA42\_TryLock ( SEMA42\_Type \* *base*, uint8\_t *gateNum*, uint8\_t *procNum* )

This function tries to lock the specific SEMA42 gate. If the gate has been locked by another processor, this function returns an error code.

Parameters

|                |                                 |
|----------------|---------------------------------|
| <i>base</i>    | SEMA42 peripheral base address. |
| <i>gateNum</i> | Gate number to lock.            |
| <i>procNum</i> | Current processor number.       |

Return values

|                            |                                                   |
|----------------------------|---------------------------------------------------|
| <i>kStatus_Success</i>     | Lock the sema42 gate successfully.                |
| <i>kStatus_SEMA42_Busy</i> | Sema42 gate has been locked by another processor. |

### 32.5.4 void SEMA42\_Lock ( SEMA42\_Type \* *base*, uint8\_t *gateNum*, uint8\_t *procNum* )

This function locks the specific SEMA42 gate. If the gate has been locked by other processors, this function waits until it is unlocked and then lock it.

Parameters

|                |                                 |
|----------------|---------------------------------|
| <i>base</i>    | SEMA42 peripheral base address. |
| <i>gateNum</i> | Gate number to lock.            |
| <i>procNum</i> | Current processor number.       |

### 32.5.5 static void SEMA42\_Unlock ( SEMA42\_Type \* *base*, uint8\_t *gateNum* ) [inline], [static]

This function unlocks the specific SEMA42 gate. It only writes unlock value to the SEMA42 gate register. However, it does not check whether the SEMA42 gate is locked by the current processor or not. As a result, if the SEMA42 gate is not locked by the current processor, this function has no effect.

Parameters

|                |                                 |
|----------------|---------------------------------|
| <i>base</i>    | SEMA42 peripheral base address. |
| <i>gateNum</i> | Gate number to unlock.          |

### 32.5.6 static sema42\_gate\_status\_t SEMA42\_GetGateStatus ( SEMA42\_Type \* *base*, uint8\_t *gateNum* ) [inline], [static]

This function checks the lock status of a specific SEMA42 gate.

Parameters

|                |                                 |
|----------------|---------------------------------|
| <i>base</i>    | SEMA42 peripheral base address. |
| <i>gateNum</i> | Gate number.                    |

Returns

status Current status.

### 32.5.7 status\_t SEMA42\_ResetGate ( SEMA42\_Type \* *base*, uint8\_t *gateNum* )

This function resets a SEMA42 gate to an unlocked status.

Parameters

|                |                                 |
|----------------|---------------------------------|
| <i>base</i>    | SEMA42 peripheral base address. |
| <i>gateNum</i> | Gate number.                    |

Return values

|                                |                                      |
|--------------------------------|--------------------------------------|
| <i>kStatus_Success</i>         | SEMA42 gate is reset successfully.   |
| <i>kStatus_SEMA42_Reseting</i> | Some other reset process is ongoing. |

### 32.5.8 static status\_t SEMA42\_ResetAllGates ( SEMA42\_Type \* *base* ) [inline], [static]

This function resets all SEMA42 gate to an unlocked status.

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SEMA42 peripheral base address. |
|-------------|---------------------------------|

Return values

|                                |                                      |
|--------------------------------|--------------------------------------|
| <i>kStatus_Success</i>         | SEMA42 is reset successfully.        |
| <i>kStatus_SEMA42_Reseting</i> | Some other reset process is ongoing. |

# Chapter 33

## TPM: Timer PWM Module

### 33.1 Overview

The MCUXpresso SDK provides a driver for the Timer PWM Module (TPM) of MCUXpresso SDK devices.

The TPM driver supports the generation of PWM signals, input capture, and output compare modes. On some SoCs, the driver supports the generation of combined PWM signals, dual-edge capture, and quadrature decoder modes. The driver also supports configuring each of the TPM fault inputs. The fault input is available only on some SoCs.

### 33.2 Introduction of TPM

#### 33.2.1 Initialization and deinitialization

The function [TPM\\_Init\(\)](#) initializes the TPM with a specified configurations. The function [TPM\\_GetDefaultConfig\(\)](#) gets the default configurations. On some SoCs, the initialization function issues a software reset to reset the TPM internal logic. The initialization function configures the TPM's behavior when it receives a trigger input and its operation in doze and debug modes.

The function [TPM\\_Deinit\(\)](#) disables the TPM counter and turns off the module clock.

#### 33.2.2 PWM Operations

The function [TPM\\_SetupPwm\(\)](#) sets up TPM channels for the PWM output. The function can set up the PWM signal properties for multiple channels. Each channel has its own `tpm_chnl_pwm_signal_param_t` structure that is used to specify the output signals duty cycle and level-mode. However, the same PWM period and PWM mode is applied to all channels requesting a PWM output. The signal duty cycle is provided as a percentage of the PWM period. Its value should be between 0 and 100 where 0=inactive signal (0% duty cycle) and 100=always active signal (100% duty cycle). When generating a combined PWM signal, the channel number passed refers to a channel pair number, for example 0 refers to channel 0 and 1, 1 refers to channels 2 and 3.

The function [TPM\\_UpdatePwmDutycycle\(\)](#) updates the PWM signal duty cycle of a particular TPM channel.

The function [TPM\\_UpdateChnlEdgeLevelSelect\(\)](#) updates the level select bits of a particular TPM channel. This can be used to disable the PWM output when making changes to the PWM signal.

### 33.2.3 Input capture operations

The function [TPM\\_SetupInputCapture\(\)](#) sets up a TPM channel for input capture. The user can specify the capture edge.

The function [TPM\\_SetupDualEdgeCapture\(\)](#) can be used to measure the pulse width of a signal. This is available only for certain SoCs. A channel pair is used during the capture with the input signal coming through a channel that can be configured. The user can specify the capture edge for each channel and any filter value to be used when processing the input signal.

### 33.2.4 Output compare operations

The function [TPM\\_SetupOutputCompare\(\)](#) sets up a TPM channel for output comparison. The user can specify the channel output on a successful comparison and a comparison value.

### 33.2.5 Quad decode

The function [TPM\\_SetupQuadDecode\(\)](#) sets up TPM channels 0 and 1 for quad decode, which is available only for certain SoCs. The user can specify the quad decode mode, polarity, and filter properties for each input signal.

### 33.2.6 Fault operation

The function [TPM\\_SetupFault\(\)](#) sets up the properties for each fault, which is available only for certain SoCs. The user can specify the fault polarity and whether to use a filter on a fault input. The overall fault filter value and fault control mode are set up during initialization.

### 33.2.7 Status

Provides functions to get and clear the TPM status.

### 33.2.8 Interrupt

Provides functions to enable/disable TPM interrupts and get current enabled interrupts.

### 33.3 Typical use case

#### 33.3.1 PWM output

Output the PWM signal on 2 TPM channels with different duty cycles. Periodically update the PWM signal duty cycle. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/tpm

## Data Structures

- struct `_tpm_chnl_pwm_signal_param`  
*Options to configure a TPM channel's PWM signal. [More...](#)*
- struct `_tpm_dual_edge_capture_param`  
*TPM dual edge capture parameters. [More...](#)*
- struct `_tpm_phase_param`  
*TPM quadrature decode phase parameters. [More...](#)*
- struct `_tpm_config`  
*TPM config structure. [More...](#)*

## Macros

- #define `TPM_MAX_COUNTER_VALUE(x)` ((1U != (uint8\_t)FSL\_FEATURE\_TPM\_HAS\_32BIT\_COUNTERn(x)) ? 0xFFFFU : 0xFFFFFFFFU)  
*Help macro to get the max counter value.*

## Typedefs

- typedef enum `_tpm_chnl tpm_chnl_t`  
*List of TPM channels.*
- typedef enum `_tpm_pwm_mode tpm_pwm_mode_t`  
*TPM PWM operation modes.*
- typedef enum `_tpm_pwm_level_select tpm_pwm_level_select_t`  
*TPM PWM output pulse mode: high-true, low-true or no output.*
- typedef enum `_tpm_pwm_pause_level_select tpm_pwm_pause_level_select_t`  
*TPM PWM output when first enabled or paused: set or clear.*
- typedef enum `_tpm_chnl_control_bit_mask tpm_chnl_control_bit_mask_t`  
*List of TPM channel modes and level control bit mask.*
- typedef struct `_tpm_chnl_pwm_signal_param tpm_chnl_pwm_signal_param_t`  
*Options to configure a TPM channel's PWM signal.*
- typedef enum `_tpm_trigger_select tpm_trigger_select_t`  
*Trigger sources available.*
- typedef enum `_tpm_trigger_source tpm_trigger_source_t`  
*Trigger source options available.*
- typedef enum `_tpm_ext_trigger_polarity tpm_ext_trigger_polarity_t`  
*External trigger source polarity.*

- `typedef enum _tpm_output_compare_mode tpm_output_compare_mode_t`  
*TPM output compare modes.*
- `typedef enum _tpm_input_capture_edge tpm_input_capture_edge_t`  
*TPM input capture edge.*
- `typedef struct _tpm_dual_edge_capture_param tpm_dual_edge_capture_param_t`  
*TPM dual edge capture parameters.*
- `typedef enum _tpm_quad_decode_mode tpm_quad_decode_mode_t`  
*TPM quadrature decode modes.*
- `typedef enum _tpm_phase_polarity tpm_phase_polarity_t`  
*TPM quadrature phase polarities.*
- `typedef struct _tpm_phase_param tpm_phase_params_t`  
*TPM quadrature decode phase parameters.*
- `typedef enum _tpm_clock_source tpm_clock_source_t`  
*TPM clock source selection.*
- `typedef enum _tpm_clock_prescale tpm_clock_prescale_t`  
*TPM prescale value selection for the clock source.*
- `typedef struct _tpm_config tpm_config_t`  
*TPM config structure.*
- `typedef enum _tpm_interrupt_enable tpm_interrupt_enable_t`  
*List of TPM interrupts.*
- `typedef enum _tpm_status_flags tpm_status_flags_t`  
*List of TPM flags.*

## Enumerations

- `enum _tpm_chnl {`  
 `kTPM_Chnl_0 = 0U,`  
 `kTPM_Chnl_1,`  
 `kTPM_Chnl_2,`  
 `kTPM_Chnl_3,`  
 `kTPM_Chnl_4,`  
 `kTPM_Chnl_5,`  
 `kTPM_Chnl_6,`  
 `kTPM_Chnl_7 }`  
*List of TPM channels.*
- `enum _tpm_pwm_mode {`  
 `kTPM_EdgeAlignedPwm = 0U,`  
 `kTPM_CenterAlignedPwm,`  
 `kTPM_CombinedPwm }`  
*TPM PWM operation modes.*
- `enum _tpm_pwm_level_select {`  
 `kTPM_HighTrue = 0U,`  
 `kTPM_LowTrue }`  
*TPM PWM output pulse mode: high-true, low-true or no output.*
- `enum _tpm_pwm_pause_level_select {`  
 `kTPM_ClearOnPause = 0U,`

- ```

kTPM_SetOnPause }

TPM PWM output when first enabled or paused: set or clear.
• enum _tpm_chnl_control_bit_mask {
    kTPM_ChnlELSnAMask = TPM_CnSC_ELSA_MASK,
    kTPM_ChnlELSnBMask = TPM_CnSC_ELSB_MASK,
    kTPM_ChnlMSAMask = TPM_CnSC_MSA_MASK,
    kTPM_ChnlMSBMask = TPM_CnSC_MSB_MASK }

List of TPM channel modes and level control bit mask.
• enum _tpm_trigger_select
    Trigger sources available.
• enum _tpm_trigger_source {
    kTPM_TriggerSource_External = 0U,
    kTPM_TriggerSource_Internal }

Trigger source options available.
• enum _tpm_ext_trigger_polarity {
    kTPM_ExtTrigger_Active_High = 0U,
    kTPM_ExtTrigger_Active_Low }

External trigger source polarity.
• enum _tpm_output_compare_mode {
    kTPM_NoOutputSignal = (1U << TPM_CnSC_MSA_SHIFT),
    kTPM_ToggleOnMatch = ((1U << TPM_CnSC_MSA_SHIFT) | (1U << TPM_CnSC_ELSA_SHIFT)),
    kTPM_ClearOnMatch = ((1U << TPM_CnSC_MSA_SHIFT) | (2U << TPM_CnSC_ELSA_SHIFT)),
    kTPM_SetOnMatch = ((1U << TPM_CnSC_MSA_SHIFT) | (3U << TPM_CnSC_ELSA_SHIFT)),
    kTPM_HighPulseOutput = ((3U << TPM_CnSC_MSA_SHIFT) | (1U << TPM_CnSC_ELSA_SHIFT)),
    kTPM_LowPulseOutput = ((3U << TPM_CnSC_MSA_SHIFT) | (2U << TPM_CnSC_ELSA_SHIFT)) }

TPM output compare modes.
• enum _tpm_input_capture_edge {
    kTPM_RisingEdge = (1U << TPM_CnSC_ELSA_SHIFT),
    kTPM_FallingEdge = (2U << TPM_CnSC_ELSA_SHIFT),
    kTPM_RiseAndFallEdge = (3U << TPM_CnSC_ELSA_SHIFT) }

TPM input capture edge.
• enum _tpm_quad_decode_mode {
    kTPM_QuadPhaseEncode = 0U,
    kTPM_QuadCountAndDir }

TPM quadrature decode modes.
• enum _tpm_phase_polarity {
    kTPM_QuadPhaseNormal = 0U,
    kTPM_QuadPhaseInvert }

TPM quadrature phase polarities.
• enum _tpm_clock_source {
    kTPM_SystemClock = 1U,
    kTPM_ExternalClock,

```

```

kTPM_ExternalInputTriggerClock }

    TPM clock source selection.
• enum _tpm_clock_prescale {
    kTPM_Prescale_Divide_1 = 0U,
    kTPM_Prescale_Divide_2,
    kTPM_Prescale_Divide_4,
    kTPM_Prescale_Divide_8,
    kTPM_Prescale_Divide_16,
    kTPM_Prescale_Divide_32,
    kTPM_Prescale_Divide_64,
    kTPM_Prescale_Divide_128 }

    TPM prescale value selection for the clock source.
• enum _tpm_interrupt_enable {
    kTPM_Chnl0InterruptEnable = (1U << 0),
    kTPM_Chnl1InterruptEnable = (1U << 1),
    kTPM_Chnl2InterruptEnable = (1U << 2),
    kTPM_Chnl3InterruptEnable = (1U << 3),
    kTPM_Chnl4InterruptEnable = (1U << 4),
    kTPM_Chnl5InterruptEnable = (1U << 5),
    kTPM_Chnl6InterruptEnable = (1U << 6),
    kTPM_Chnl7InterruptEnable = (1U << 7),
    kTPM_TimeOverflowInterruptEnable = (1U << 8) }

    List of TPM interrupts.
• enum _tpm_status_flags {
    kTPM_Chnl0Flag = (1U << 0),
    kTPM_Chnl1Flag = (1U << 1),
    kTPM_Chnl2Flag = (1U << 2),
    kTPM_Chnl3Flag = (1U << 3),
    kTPM_Chnl4Flag = (1U << 4),
    kTPM_Chnl5Flag = (1U << 5),
    kTPM_Chnl6Flag = (1U << 6),
    kTPM_Chnl7Flag = (1U << 7),
    kTPM_TimeOverflowFlag = (1U << 8) }

    List of TPM flags.

```

Functions

- static void **TPM_Reset** (TPM_Type *base)
Performs a software reset on the TPM module.

Driver version

- #define **FSL TPM_DRIVER_VERSION** (**MAKE_VERSION(2, 2, 3)**)
TPM driver version 2.2.3.

Initialization and deinitialization

- void **TPM_Init** (TPM_Type *base, const **tpm_config_t** *config)
Ungates the TPM clock and configures the peripheral for basic operation.
- void **TPM_Deinit** (TPM_Type *base)
Stops the counter and gates the TPM clock.
- void **TPM_GetDefaultConfig** (**tpm_config_t** *config)
Fill in the TPM config struct with the default settings.
- **tpm_clock_prescale_t TPM_CalculateCounterClkDiv** (TPM_Type *base, uint32_t counterPeriod_Hz, uint32_t srcClock_Hz)
Calculates the counter clock prescaler.

Channel mode operations

- **status_t TPM_SetupPwm** (TPM_Type *base, const **tpm_chnl_pwm_signal_param_t** *chnlParams, uint8_t numOfChnls, **tpm_pwm_mode_t** mode, uint32_t pwmFreq_Hz, uint32_t srcClock_Hz)
Configures the PWM signal parameters.
- **status_t TPM_UpdatePwmDutyCycle** (TPM_Type *base, **tpm_chnl_t** chnlNumber, **tpm_pwm_mode_t** currentPwmMode, uint8_t dutyCyclePercent)
Update the duty cycle of an active PWM signal.
- void **TPM_UpdateChnlEdgeLevelSelect** (TPM_Type *base, **tpm_chnl_t** chnlNumber, uint8_t level)
Update the edge level selection for a channel.
- static uint8_t **TPM_GetChannelContorlBits** (TPM_Type *base, **tpm_chnl_t** chnlNumber)
Get the channel control bits value (mode, edge and level bit files).
- static void **TPM_DisableChannel** (TPM_Type *base, **tpm_chnl_t** chnlNumber)
Dsiable the channel.
- static void **TPM_EnableChannel** (TPM_Type *base, **tpm_chnl_t** chnlNumber, uint8_t control)
Enable the channel according to mode and level configs.
- void **TPM_SetupInputCapture** (TPM_Type *base, **tpm_chnl_t** chnlNumber, **tpm_input_capture_edge_t** captureMode)
Enables capturing an input signal on the channel using the function parameters.
- void **TPM_SetupOutputCompare** (TPM_Type *base, **tpm_chnl_t** chnlNumber, **tpm_output_compare_mode_t** compareMode, uint32_t compareValue)
Configures the TPM to generate timed pulses.
- void **TPM_SetupDualEdgeCapture** (TPM_Type *base, **tpm_chnl_t** chnlPairNumber, const **tpm_dual_edge_capture_param_t** *edgeParam, uint32_t filterValue)
Configures the dual edge capture mode of the TPM.
- void **TPM_SetupQuadDecode** (TPM_Type *base, const **tpm_phase_params_t** *phaseAParams, const **tpm_phase_params_t** *phaseBParams, **tpm_quad_decode_mode_t** quadMode)
Configures the parameters and activates the quadrature decode mode.
- static void **TPM_SetChannelPolarity** (TPM_Type *base, **tpm_chnl_t** chnlNumber, bool enable)
Set the input and output polarity of each of the channels.
- static void **TPM_EnableChannelExtTrigger** (TPM_Type *base, **tpm_chnl_t** chnlNumber, bool enable)
Enable external trigger input to be used by channel.

Interrupt Interface

- void **TPM_EnableInterrupts** (TPM_Type *base, uint32_t mask)
Enables the selected TPM interrupts.

- void **TPM_DisableInterrupts** (TPM_Type *base, uint32_t mask)
Disables the selected TPM interrupts.
- uint32_t **TPM_GetEnabledInterrupts** (TPM_Type *base)
Gets the enabled TPM interrupts.

Status Interface

- static uint32_t **TPM_GetChannelValue** (TPM_Type *base, tpm_chnl_t chnlNumber)
Gets the TPM channel value.
- static uint32_t **TPM_GetStatusFlags** (TPM_Type *base)
Gets the TPM status flags.
- static void **TPM_ClearStatusFlags** (TPM_Type *base, uint32_t mask)
Clears the TPM status flags.

Read and write the timer period

- static void **TPM_SetTimerPeriod** (TPM_Type *base, uint32_t ticks)
Sets the timer period in units of ticks.
- static uint32_t **TPM_GetCurrentTimerCount** (TPM_Type *base)
Reads the current timer counting value.

Timer Start and Stop

- static void **TPM_StartTimer** (TPM_Type *base, tpm_clock_source_t clockSource)
Starts the TPM counter.
- static void **TPM_StopTimer** (TPM_Type *base)
Stops the TPM counter.

33.4 Data Structure Documentation

33.4.1 struct _tpm_chnl_pwm_signal_param

Data Fields

- **tpm_chnl_t chnlNumber**
TPM channel to configure.
- **tpm_pwm_pause_level_select_t pauseLevel**
PWM output level when counter first enabled or paused.
- **tpm_pwm_level_select_t level**
PWM output active level select.
- **uint8_t dutyCyclePercent**
PWM pulse width, value should be between 0 to 100 0=inactive signal(0% duty cycle)...
- **uint8_t firstEdgeDelayPercent**
Used only in combined PWM mode to generate asymmetrical PWM.
- **bool enableComplementary**
Used only in combined PWM mode.
- **tpm_pwm_pause_level_select_t secPauseLevel**
Used only in combined PWM mode.
- **uint8_t deadTimeValue [2]**
The dead time value for channel n and n+1 in combined complementary PWM mode.

Field Documentation**(1) tpm_chnl_t _tpm_chnl_pwm_signal_param::chnlNumber**

In combined mode (available in some SoC's), this represents the channel pair number

(2) uint8_t _tpm_chnl_pwm_signal_param::dutyCyclePercent

100=always active signal (100% duty cycle)

(3) uint8_t _tpm_chnl_pwm_signal_param::firstEdgeDelayPercent

Specifies the delay to the first edge in a PWM period. If unsure, leave as 0. Should be specified as percentage of the PWM period, (dutyCyclePercent + firstEdgeDelayPercent) value should be not greater than 100.

(4) bool _tpm_chnl_pwm_signal_param::enableComplementary

true: The combined channels output complementary signals; false: The combined channels output same signals;

(5) tpm_pwm_pause_level_select_t _tpm_chnl_pwm_signal_param::secPauseLevel

Define the second channel output level when counter first enabled or paused

(6) uint8_t _tpm_chnl_pwm_signal_param::deadTimeValue[2]

Deadtime insertion is disabled when this value is zero, otherwise deadtime insertion for channel n/n+1 is configured as (deadTimeValue * 4) clock cycles. deadTimeValue's available range is 0 ~ 15.

33.4.2 struct _tpm_dual_edge_capture_param**Note**

This mode is available only on some SoC's.

Data Fields

- bool [enableSwap](#)
true: Use channel n+1 input, channel n input is ignored; false: Use channel n input, channel n+1 input is ignored
- [tpm_input_capture_edge_t currChanEdgeMode](#)
Input capture edge select for channel n.
- [tpm_input_capture_edge_t nextChanEdgeMode](#)
Input capture edge select for channel n+1.

33.4.3 struct _tpm_phase_param

Data Fields

- `uint32_t phaseFilterVal`
Filter value, filter is disabled when the value is zero.
- `tpm_phase_polarity_t phasePolarity`
Phase polarity.

33.4.4 struct _tpm_config

This structure holds the configuration settings for the TPM peripheral. To initialize this structure to reasonable defaults, call the `TPM_GetDefaultConfig()` function and pass a pointer to your config structure instance.

The config struct can be made const so it resides in flash

Data Fields

- `tpm_clock_prescale_t prescale`
Select TPM clock prescale value.
- `bool useGlobalTimeBase`
true: The TPM channels use an external global time base (the local counter still use for generate overflow interrupt and DMA request); false: All TPM channels use the local counter as their timebase
- `bool syncGlobalTimeBase`
true: The TPM counter is synchronized to the global time base; false: disabled
- `tpm_trigger_select_t triggerSelect`
Input trigger to use for controlling the counter operation.
- `tpm_trigger_source_t triggerSource`
Decides if we use external or internal trigger.
- `tpm_ext_trigger_polarity_t extTriggerPolarity`
when using external trigger source, need selects the polarity of it.
- `bool enableDoze`
true: TPM counter is paused in doze mode; false: TPM counter continues in doze mode
- `bool enableDebugMode`
true: TPM counter continues in debug mode; false: TPM counter is paused in debug mode
- `bool enableReloadOnTrigger`
true: TPM counter is reloaded on trigger; false: TPM counter not reloaded
- `bool enableStopOnOverflow`
true: TPM counter stops after overflow; false: TPM counter continues running after overflow
- `bool enableStartOnTrigger`
true: TPM counter only starts when a trigger is detected; false: TPM counter starts immediately
- `bool enablePauseOnTrigger`
true: TPM counter will pause while trigger remains asserted; false: TPM counter continues running
- `uint8_t chnlPolarity`
Defines the input/output polarity of the channels in POL register.

Field Documentation

- (1) `tpm_trigger_source_t _tpm_config::triggerSource`
- (2) `tpm_ext_trigger_polarity_t _tpm_config::extTriggerPolarity`

33.5 Macro Definition Documentation

33.5.1 #define FSL TPM DRIVER VERSION (MAKE_VERSION(2, 2, 3))

33.6 Typedef Documentation

33.6.1 `typedef enum _tpm_chnl tpm_chnl_t`

Note

Actual number of available channels is SoC dependent

33.6.2 `typedef enum _tpm_pwm_level_select tpm_pwm_level_select_t`

Note

When the TPM has PWM pause level select feature, the PWM output cannot be turned off by selecting the output level. In this case, the channel must be closed to close the PWM output.

33.6.3 `typedef enum _tpm_trigger_select tpm_trigger_select_t`

This is used for both internal & external trigger sources (external trigger sources available in certain SoC's)

Note

The actual trigger sources available is SoC-specific.

33.6.4 `typedef enum _tpm_trigger_source tpm_trigger_source_t`

Note

This selection is available only on some SoC's. For SoC's without this selection, the only trigger source available is internal trigger.

33.6.5 `typedef enum _tpm_ext_trigger_polarity tpm_ext_trigger_polarity_t`

Note

Selects the polarity of the external trigger source.

33.6.6 `typedef struct _tpm_dual_edge_capture_param tpm_dual_edge_capture_param_t`

Note

This mode is available only on some SoC's.

33.6.7 `typedef enum _tpm_quad_decode_mode tpm_quad_decode_mode_t`

Note

This mode is available only on some SoC's.

33.6.8 `typedef struct _tpm_config tpm_config_t`

This structure holds the configuration settings for the TPM peripheral. To initialize this structure to reasonable defaults, call the [TPM_GetDefaultConfig\(\)](#) function and pass a pointer to your config structure instance.

The config struct can be made const so it resides in flash

33.7 Enumeration Type Documentation**33.7.1 `enum _tpm_chnl`**

Note

Actual number of available channels is SoC dependent

Enumerator

- kTPM_Chnl_0* TPM channel number 0.
- kTPM_Chnl_1* TPM channel number 1.
- kTPM_Chnl_2* TPM channel number 2.
- kTPM_Chnl_3* TPM channel number 3.
- kTPM_Chnl_4* TPM channel number 4.
- kTPM_Chnl_5* TPM channel number 5.

kTPM_Chnl_6 TPM channel number 6.

kTPM_Chnl_7 TPM channel number 7.

33.7.2 enum _tpm_pwm_mode

Enumerator

kTPM_EdgeAlignedPwm Edge aligned PWM.

kTPM_CenterAlignedPwm Center aligned PWM.

kTPM_CombinedPwm Combined PWM (Edge-aligned, center-aligned, or asymmetrical PWMs can be obtained in combined mode using different software configurations)

33.7.3 enum _tpm_pwm_level_select

Note

When the TPM has PWM pause level select feature, the PWM output cannot be turned off by selecting the output level. In this case, the channel must be closed to close the PWM output.

Enumerator

kTPM_HighTrue High true pulses.

kTPM_LowTrue Low true pulses.

33.7.4 enum _tpm_pwm_pause_level_select

Enumerator

kTPM_ClearOnPause Clear Output when counter first enabled or paused.

kTPM_SetOnPause Set Output when counter first enabled or paused.

33.7.5 enum _tpm_chnl_control_bit_mask

Enumerator

kTPM_ChnlELSnAMask Channel ELSA bit mask.

kTPM_ChnlELSnBMask Channel ELSB bit mask.

kTPM_ChnlMSAMask Channel MSA bit mask.

kTPM_ChnlMSBMask Channel MSB bit mask.

33.7.6 enum _tpm_trigger_select

This is used for both internal & external trigger sources (external trigger sources available in certain SoC's)

Note

The actual trigger sources available is SoC-specific.

33.7.7 enum _tpm_trigger_source

Note

This selection is available only on some SoC's. For SoC's without this selection, the only trigger source available is internal trigger.

Enumerator

kTPM_TriggerSource_External Use external trigger input.

kTPM_TriggerSource_Internal Use internal trigger (channel pin input capture)

33.7.8 enum _tpm_ext_trigger_polarity

Note

Selects the polarity of the external trigger source.

Enumerator

kTPM_ExtTrigger_Active_High External trigger input is active high.

kTPM_ExtTrigger_Active_Low External trigger input is active low.

33.7.9 enum _tpm_output_compare_mode

Enumerator

kTPM_NoOutputSignal No channel output when counter reaches CnV.

kTPM_ToggleOnMatch Toggle output.

kTPM_ClearOnMatch Clear output.

kTPM_SetOnMatch Set output.

kTPM_HighPulseOutput Pulse output high.

kTPM_LowPulseOutput Pulse output low.

33.7.10 enum _tpm_input_capture_edge

Enumerator

kTPM_RisingEdge Capture on rising edge only.

kTPM_FallingEdge Capture on falling edge only.

kTPM_RiseAndFallEdge Capture on rising or falling edge.

33.7.11 enum _tpm_quad_decode_mode

Note

This mode is available only on some SoC's.

Enumerator

kTPM_QuadPhaseEncode Phase A and Phase B encoding mode.

kTPM_QuadCountAndDir Count and direction encoding mode.

33.7.12 enum _tpm_phase_polarity

Enumerator

kTPM_QuadPhaseNormal Phase input signal is not inverted.

kTPM_QuadPhaseInvert Phase input signal is inverted.

33.7.13 enum _tpm_clock_source

Enumerator

kTPM_SystemClock System clock.

kTPM_ExternalClock External TPM_EXTCLK pin clock.

kTPM_ExternalInputTriggerClock Selected external input trigger clock.

33.7.14 enum _tpm_clock_prescale

Enumerator

kTPM_Prescale_Divide_1 Divide by 1.

kTPM_Prescale_Divide_2 Divide by 2.

kTPM_Prescale_Divide_4 Divide by 4.

kTPM_Prescale_Divide_8 Divide by 8.
kTPM_Prescale_Divide_16 Divide by 16.
kTPM_Prescale_Divide_32 Divide by 32.
kTPM_Prescale_Divide_64 Divide by 64.
kTPM_Prescale_Divide_128 Divide by 128.

33.7.15 enum _tpm_interrupt_enable

Enumerator

kTPM_Chnl0InterruptEnable Channel 0 interrupt.
kTPM_Chnl1InterruptEnable Channel 1 interrupt.
kTPM_Chnl2InterruptEnable Channel 2 interrupt.
kTPM_Chnl3InterruptEnable Channel 3 interrupt.
kTPM_Chnl4InterruptEnable Channel 4 interrupt.
kTPM_Chnl5InterruptEnable Channel 5 interrupt.
kTPM_Chnl6InterruptEnable Channel 6 interrupt.
kTPM_Chnl7InterruptEnable Channel 7 interrupt.
kTPM_TimeOverflowInterruptEnable Time overflow interrupt.

33.7.16 enum _tpm_status_flags

Enumerator

kTPM_Chnl0Flag Channel 0 flag.
kTPM_Chnl1Flag Channel 1 flag.
kTPM_Chnl2Flag Channel 2 flag.
kTPM_Chnl3Flag Channel 3 flag.
kTPM_Chnl4Flag Channel 4 flag.
kTPM_Chnl5Flag Channel 5 flag.
kTPM_Chnl6Flag Channel 6 flag.
kTPM_Chnl7Flag Channel 7 flag.
kTPM_TimeOverflowFlag Time overflow flag.

33.8 Function Documentation

33.8.1 void TPM_Init (*TPM_Type* * *base*, *const tpm_config_t* * *config*)

Note

This API should be called at the beginning of the application using the TPM driver.

Parameters

<i>base</i>	TPM peripheral base address
<i>config</i>	Pointer to user's TPM config structure.

33.8.2 void TPM_Deinit (TPM_Type * *base*)

Parameters

<i>base</i>	TPM peripheral base address
-------------	-----------------------------

33.8.3 void TPM_GetDefaultConfig (tpm_config_t * *config*)

The default values are:

```
*     config->prescale = kTPM_Prescale_Divide_1;
*     config->useGlobalTimeBase = false;
*     config->syncGlobalTimeBase = true;
*     config->dozeEnable = false;
*     config->dbgMode = false;
*     config->enableReloadOnTrigger = false;
*     config->enableStopOnOverflow = false;
*     config->enableStartOnTrigger = false;
*#if FSL_FEATURE TPM HAS_PAUSE_COUNTER_ON_TRIGGER
*     config->enablePauseOnTrigger = false;
#endif
*     config->triggerSelect = kTPM_Trigger_Select_0;
*#if FSL_FEATURE TPM HAS_EXTERNAL_TRIGGER_SELECTION
*     config->triggerSource = kTPM_TriggerSource_External;
*     config->extTriggerPolarity = kTPM_ExtTrigger_Active_High;
#endif
*#if defined(FSL_FEATURE TPM HAS_POL) && FSL_FEATURE TPM HAS_POL
*     config->chnlPolarity = 0U;
#endif
*
```

Parameters

<i>config</i>	Pointer to user's TPM config structure.
---------------	-----------------------------------------

33.8.4 tpm_clock_prescale_t TPM_CalculateCounterClkDiv (TPM_Type * *base*, uint32_t *counterPeriod_Hz*, uint32_t *srcClock_Hz*)

This function calculates the values for SC[PS].

Parameters

<i>base</i>	TPM peripheral base address
<i>counterPeriod-Hz</i>	The desired frequency in Hz which corresponds to the time when the counter reaches the mod value
<i>srcClock_Hz</i>	TPM counter clock in Hz

return Calculated clock prescaler value.

33.8.5 status_t TPM_SetupPwm (**TPM_Type** * *base*, **const tpm_chnl_pwm_signal-param_t** * *chnlParams*, **uint8_t** *numOfChnls*, **tpm_pwm_mode_t** *mode*, **uint32_t** *pwmFreq_Hz*, **uint32_t** *srcClock_Hz*)

User calls this function to configure the PWM signals period, mode, dutycycle and edge. Use this function to configure all the TPM channels that will be used to output a PWM signal

Parameters

<i>base</i>	TPM peripheral base address
<i>chnlParams</i>	Array of PWM channel parameters to configure the channel(s)
<i>numOfChnls</i>	Number of channels to configure, this should be the size of the array passed in
<i>mode</i>	PWM operation mode, options available in enumeration tpm_pwm_mode_t
<i>pwmFreq_Hz</i>	PWM signal frequency in Hz
<i>srcClock_Hz</i>	TPM counter clock in Hz

Returns

kStatus_Success if the PWM setup was successful, kStatus_Error on failure

33.8.6 status_t TPM_UpdatePwmDutycycle (**TPM_Type** * *base*, **tpm_chnl_t chnlNumber**, **tpm_pwm_mode_t currentPwmMode**, **uint8_t dutyCyclePercent**)

Parameters

<i>base</i>	TPM peripheral base address
<i>chnlNumber</i>	The channel number. In combined mode, this represents the channel pair number
<i>currentPwm-Mode</i>	The current PWM mode set during PWM setup
<i>dutyCycle-Percent</i>	New PWM pulse width, value should be between 0 to 100 0=inactive signal(0% duty cycle)... 100=active signal (100% duty cycle)

Returns

kStatus_Success if the PWM setup was successful, kStatus_Error on failure

33.8.7 void TPM_UpdateChnlEdgeLevelSelect (**TPM_Type** * *base*, **tpm_chnl_t chnlNumber**, **uint8_t level**)

Note

When the TPM has PWM pause level select feature (FSL FEATURE TPM HAS PAUSE LEVEL SELECT = 1), the PWM output cannot be turned off by selecting the output level. In this case, must use TPM_DisableChannel API to close the PWM output.

Parameters

<i>base</i>	TPM peripheral base address
<i>chnlNumber</i>	The channel number
<i>level</i>	The level to be set to the ELSnB:ELSnA field; valid values are 00, 01, 10, 11. See the appropriate SoC reference manual for details about this field.

33.8.8 static uint8_t TPM_GetChannelContorlBits (**TPM_Type** * *base*, **tpm_chnl_t chnlNumber**) [inline], [static]

This function disable the channel by clear all mode and level control bits.

Parameters

<i>base</i>	TPM peripheral base address
<i>chnlNumber</i>	The channel number

Returns

The control bits value. This is the logical OR of members of the enumeration [tpm_chnl_control_bit_mask_t](#).

33.8.9 static void TPM_DisableChannel (**TPM_Type** * *base*, **tpm_chnl_t chnlNumber**) [inline], [static]

This function disable the channel by clear all mode and level control bits.

Parameters

<i>base</i>	TPM peripheral base address
<i>chnlNumber</i>	The channel number

33.8.10 static void TPM_EnableChannel (**TPM_Type** * *base*, **tpm_chnl_t chnlNumber, uint8_t control**) [inline], [static]

This function enable the channel output according to input mode/level config parameters.

Parameters

<i>base</i>	TPM peripheral base address
<i>chnlNumber</i>	The channel number
<i>control</i>	The control bits value. This is the logical OR of members of the enumeration tpm_chnl_control_bit_mask_t .

33.8.11 void TPM_SetupInputCapture (**TPM_Type** * *base*, **tpm_chnl_t chnlNumber, tpm_input_capture_edge_t captureMode**)

When the edge specified in the captureMode argument occurs on the channel, the TPM counter is captured into the CnV register. The user has to read the CnV register separately to get this value.

Parameters

<i>base</i>	TPM peripheral base address
<i>chnlNumber</i>	The channel number
<i>captureMode</i>	Specifies which edge to capture

33.8.12 void TPM_SetupOutputCompare (**TPM_Type** * *base*, **tpm_chnl_t** *chnlNumber*, **tpm_output_compare_mode_t** *compareMode*, **uint32_t** *compareValue*)

When the TPM counter matches the value of compareVal argument (this is written into CnV reg), the channel output is changed based on what is specified in the compareMode argument.

Parameters

<i>base</i>	TPM peripheral base address
<i>chnlNumber</i>	The channel number
<i>compareMode</i>	Action to take on the channel output when the compare condition is met
<i>compareValue</i>	Value to be programmed in the CnV register.

33.8.13 void TPM_SetupDualEdgeCapture (**TPM_Type** * *base*, **tpm_chnl_t** *chnlPairNumber*, **const tpm_dual_edge_capture_param_t** * *edgeParam*, **uint32_t** *filterValue*)

This function allows to measure a pulse width of the signal on the input of channel of a channel pair. The filter function is disabled if the filterVal argument passed is zero.

Parameters

<i>base</i>	TPM peripheral base address
<i>chnlPair-Number</i>	The TPM channel pair number; options are 0, 1, 2, 3
<i>edgeParam</i>	Sets up the dual edge capture function

<i>filterValue</i>	Filter value, specify 0 to disable filter.
--------------------	--------------------------------------------

33.8.14 void TPM_SetupQuadDecode (*TPM_Type* * *base*, const *tpm_phase_params_t* * *phaseAParams*, const *tpm_phase_params_t* * *phaseBParams*, *tpm_quad_decode_mode_t* *quadMode*)

Parameters

<i>base</i>	TPM peripheral base address
<i>phaseAParams</i>	Phase A configuration parameters
<i>phaseBParams</i>	Phase B configuration parameters
<i>quadMode</i>	Selects encoding mode used in quadrature decoder mode

33.8.15 static void TPM_SetChannelPolarity (*TPM_Type* * *base*, *tpm_chnl_t chnlNumber*, *bool enable*) [inline], [static]

Parameters

<i>base</i>	TPM peripheral base address
<i>chnlNumber</i>	The channel number
<i>enable</i>	true: Set the channel polarity to active high; false: Set the channel polarity to active low;

33.8.16 static void TPM_EnableChannelExtTrigger (*TPM_Type* * *base*, *tpm_chnl_t chnlNumber*, *bool enable*) [inline], [static]

In input capture mode, configures the trigger input that is used by the channel to capture the counter value. In output compare or PWM mode, configures the trigger input used to modulate the channel output. When modulating the output, the output is forced to the channel initial value whenever the trigger is not asserted.

Note

No matter how many external trigger sources there are, only input trigger 0 and 1 are used. The even numbered channels share the input trigger 0 and the odd numbered channels share the second input trigger 1.

Parameters

<i>base</i>	TPM peripheral base address
<i>chnlNumber</i>	The channel number
<i>enable</i>	true: Configures trigger input 0 or 1 to be used by channel; false: Trigger input has no effect on the channel

33.8.17 void TPM_EnableInterrupts (TPM_Type * *base*, uint32_t *mask*)

Parameters

<i>base</i>	TPM peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration tpm_interrupt_enable_t

33.8.18 void TPM_DisableInterrupts (TPM_Type * *base*, uint32_t *mask*)

Parameters

<i>base</i>	TPM peripheral base address
<i>mask</i>	The interrupts to disable. This is a logical OR of members of the enumeration tpm_interrupt_enable_t

33.8.19 uint32_t TPM_GetEnabledInterrupts (TPM_Type * *base*)

Parameters

<i>base</i>	TPM peripheral base address
-------------	-----------------------------

Returns

The enabled interrupts. This is the logical OR of members of the enumeration [tpm_interrupt_enable_t](#)

33.8.20 static uint32_t TPM_GetChannelValue (TPM_Type * *base*, tpm_chnl_t *chnlNumber*) [inline], [static]

Note

The TPM channel value contain the captured TPM counter value for the input modes or the match value for the output modes.

Parameters

<i>base</i>	TPM peripheral base address
<i>chnlNumber</i>	The channel number

Returns

The channle CnV regisyer value.

33.8.21 static uint32_t TPM_GetStatusFlags (**TPM_Type** * *base*) [inline], [static]

Parameters

<i>base</i>	TPM peripheral base address
-------------	-----------------------------

Returns

The status flags. This is the logical OR of members of the enumeration [tpm_status_flags_t](#)

33.8.22 static void TPM_ClearStatusFlags (**TPM_Type** * *base*, **uint32_t** *mask*) [inline], [static]

Parameters

<i>base</i>	TPM peripheral base address
<i>mask</i>	The status flags to clear. This is a logical OR of members of the enumeration tpm_status_flags_t

33.8.23 static void TPM_SetTimerPeriod (**TPM_Type** * *base*, **uint32_t** *ticks*) [inline], [static]

Timers counts from 0 until it equals the count value set here. The count value is written to the MOD register.

Note

1. This API allows the user to use the TPM module as a timer. Do not mix usage of this API with TPM's PWM setup API's.
2. Call the utility macros provided in the `fsl_common.h` to convert usec or msec to ticks.

Parameters

<i>base</i>	TPM peripheral base address
<i>ticks</i>	A timer period in units of ticks, which should be equal or greater than 1.

**33.8.24 static uint32_t TPM_GetCurrentTimerCount (`TPM_Type * base`)
[inline], [static]**

This function returns the real-time timer counting value in a range from 0 to a timer period.

Note

Call the utility macros provided in the `fsl_common.h` to convert ticks to usec or msec.

Parameters

<i>base</i>	TPM peripheral base address
-------------	-----------------------------

Returns

The current counter value in ticks

33.8.25 static void TPM_StartTimer (`TPM_Type * base`, `tpm_clock_source_t clockSource`) [inline], [static]

Parameters

<i>base</i>	TPM peripheral base address
<i>clockSource</i>	TPM clock source; once clock source is set the counter will start running

33.8.26 static void TPM_StopTimer (`TPM_Type * base`) [inline], [static]

Parameters

<i>base</i>	TPM peripheral base address
-------------	-----------------------------

33.8.27 static void TPM_Reset(TPM_Type * *base*) [inline], [static]

Reset all internal logic and registers, except the Global Register. Remains set until cleared by software.

Note

TPM software reset is available on certain SoC's only

Parameters

<i>base</i>	TPM peripheral base address
-------------	-----------------------------

Chapter 34

TRGMUX: Trigger Mux Driver

34.1 Overview

The MCUXpresso SDK provides driver for the Trigger Mux (TRGMUX) module of MCUXpresso SDK devices.

34.2 Typical use case

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/trgmux

Typedefs

- `typedef enum _trgmux_trigger_input trgmux_trigger_input_t`
Defines the MUX select for peripheral trigger input.

Enumerations

- `enum { kStatus_TRGMUX_Locked = MAKE_STATUS(kStatusGroup_TRGMUX, 0) }`
TRGMUX configure status.
- `enum _trgmux_trigger_input {`
`kTRGMUX_TriggerInput0 = TRGMUX_TRGCFG_SEL0_SHIFT,`
`kTRGMUX_TriggerInput1 = TRGMUX_TRGCFG_SEL1_SHIFT,`
`kTRGMUX_TriggerInput2 = TRGMUX_TRGCFG_SEL2_SHIFT,`
`kTRGMUX_TriggerInput3 = TRGMUX_TRGCFG_SEL3_SHIFT }`
Defines the MUX select for peripheral trigger input.

Driver version

- `#define FSL_TRGMUX_DRIVER_VERSION (MAKE_VERSION(2, 0, 1))`
TRGMUX driver version.

TRGMUX Functional Operation

- `static void TRGMUX_LockRegister (TRGMUX_Type *base, uint32_t index)`
Sets the flag of the register which is used to mark writeable.
- `status_t TRGMUX_SetTriggerSource (TRGMUX_Type *base, uint32_t index, trgmux_trigger_input_t input, uint32_t trigger_src)`
Configures the trigger source of the appointed peripheral.

34.3 Macro Definition Documentation

34.3.1 `#define FSL_TRGMUX_DRIVER_VERSION (MAKE_VERSION(2, 0, 1))`

34.4 Enumeration Type Documentation

34.4.1 anonymous enum

Enumerator

kStatus(TRGMUX_Locked) Configure failed for register is locked.

34.4.2 enum _trgmux_trigger_input

Enumerator

kTRGMUX_TriggerInput0 The MUX select for peripheral trigger input 0.

kTRGMUX_TriggerInput1 The MUX select for peripheral trigger input 1.

kTRGMUX_TriggerInput2 The MUX select for peripheral trigger input 2.

kTRGMUX_TriggerInput3 The MUX select for peripheral trigger input 3.

34.5 Function Documentation

34.5.1 static void TRGMUX_LockRegister (TRGMUX_Type * *base*, uint32_t *index*) [inline], [static]

The function sets the flag of the register which is used to mark writeable. Example:

```
TRGMUX_LockRegister(TRGMUX0, kTRGMUX_Trgmux0Dmamux0);
```

Parameters

<i>base</i>	TRGMUX peripheral base address.
<i>index</i>	The index of the TRGMUX register, see the enum trgmux_device_t defined in <SOC.h>.

34.5.2 status_t TRGMUX_SetTriggerSource (TRGMUX_Type * *base*, uint32_t *index*, trgmux_trigger_input_t *input*, uint32_t *trigger_src*)

The function configures the trigger source of the appointed peripheral. Example:

```
TRGMUX_SetTriggerSource(TRGMUX0, kTRGMUX_Trgmux0Dmamux0,
    kTRGMUX_TriggerInput0, kTRGMUX_SourcePortPin);
```

Parameters

<i>base</i>	TRGMUX peripheral base address.
<i>index</i>	The index of the TRGMUX register, see the enum <code>trgmux_device_t</code> defined in <SOC>.h.
<i>input</i>	The MUX select for peripheral trigger input
<i>trigger_src</i>	The trigger inputs for various peripherals. See the enum <code>trgmux_source_t</code> defined in <SOC>.h.

Return values

<i>kStatus_Success</i>	Configured successfully.
<i>kStatus_TRGMUX_Locked</i>	Configuration failed because the register is locked.

Chapter 35

TRNG: True Random Number Generator

The MCUXpresso SDK provides a peripheral driver for the True Random Number Generator (TRNG) module of MCUXpresso SDK devices.

The True Random Number Generator is a hardware accelerator module that generates a 512-bit entropy as needed by an entropy consuming module or by other post processing functions. A typical entropy consumer is a pseudo random number generator (PRNG) which can be implemented to achieve both true randomness and cryptographic strength random numbers using the TRNG output as its entropy seed. The entropy generated by a TRNG is intended for direct use by functions that generate secret keys, per-message secrets, random challenges, and other similar quantities used in cryptographic algorithms.

35.1 TRNG Initialization

1. Define the TRNG user configuration structure. Use `TRNG_InitUserConfigDefault()` function to set it to default TRNG configuration values.
2. Initialize the TRNG module, call the `TRNG_Init()` function, and pass the user configuration structure. This function automatically enables the TRNG module and its clock. After that, the TRNG is enabled and the entropy generation starts working.
3. To disable the TRNG module, call the `TRNG_Deinit()` function.

35.2 Get random data from TRNG

1. `TRNG_GetRandomData()` function gets random data from the TRNG module.

This example code shows how to initialize and get random data from the TRNG driver.

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/trng`

Chapter 36

TSTMR: Timestamp Timer Driver

36.1 Overview

The MCUXpresso SDK provides a driver for the TSTMR module of MCUXpresso SDK devices.

Functions

- static uint64_t [TSTMR_ReadTimeStamp](#) (TSTMR_Type *base)
Reads the time stamp.
- static void [TSTMR_DelayUs](#) (TSTMR_Type *base, uint32_t delayInUs)
Delays for a specified number of microseconds.

Driver version

- #define [FSL_TSTMR_DRIVER_VERSION](#) ([MAKE_VERSION](#)(2, 0, 1))
Version 2.0.1.

36.2 Function Documentation

36.2.1 static uint64_t TSTMR_ReadTimeStamp (**TSTMR_Type * base**) [[inline](#)], [[static](#)]

This function reads the low and high registers and returns the 56-bit free running counter value. This can be read by software at any time to determine the software ticks. TSTMR registers can be read with 32-bit accesses only. The TSTMR LOW read should occur first, followed by the TSTMR HIGH read.

Parameters

<i>base</i>	TSTMR peripheral base address.
-------------	--------------------------------

Returns

The 56-bit time stamp value.

36.2.2 static void TSTMR_DelayUs (**TSTMR_Type * base**, **uint32_t delayInUs**) [[inline](#)], [[static](#)]

This function repeatedly reads the timestamp register and waits for the user-specified delay value.

Parameters

<i>base</i>	TSTMR peripheral base address.
<i>delayInUs</i>	Delay value in microseconds.

Chapter 37

WDOG32: 32-bit Watchdog Timer

37.1 Overview

The MCUXpresso SDK provides a peripheral driver for the WDOG32 module of MCUXpresso SDK devices.

37.2 Typical use case

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/wdog32

Data Structures

- struct `_wdog32_work_mode`
Defines WDOG32 work mode. [More...](#)
- struct `_wdog32_config`
Describes WDOG32 configuration structure. [More...](#)

Typedefs

- typedef enum `_wdog32_clock_source` `wdog32_clock_source_t`
Describes WDOG32 clock source.
- typedef enum `_wdog32_clock_prescaler` `wdog32_clock_prescaler_t`
Describes the selection of the clock prescaler.
- typedef struct `_wdog32_work_mode` `wdog32_work_mode_t`
Defines WDOG32 work mode.
- typedef enum `_wdog32_test_mode` `wdog32_test_mode_t`
Describes WDOG32 test mode.
- typedef struct `_wdog32_config` `wdog32_config_t`
Describes WDOG32 configuration structure.

Enumerations

- enum `_wdog32_clock_source` {
 `kWDOG32_ClockSource0` = 0U,
 `kWDOG32_ClockSource1` = 1U,
 `kWDOG32_ClockSource2` = 2U,
 `kWDOG32_ClockSource3` = 3U }
Describes WDOG32 clock source.
- enum `_wdog32_clock_prescaler` {
 `kWDOG32_ClockPrescalerDivide1` = 0x0U,
 `kWDOG32_ClockPrescalerDivide256` = 0x1U }
Describes the selection of the clock prescaler.

- enum _wdog32_test_mode {
 kWDOG32_TestModeDisabled = 0U,
 kWDOG32_UserModeEnabled = 1U,
 kWDOG32_LowByteTest = 2U,
 kWDOG32_HighByteTest = 3U }

Describes WDOG32 test mode.
- enum _wdog32_interrupt_enable_t { kWDOG32_InterruptEnable = WDOG_CS_INT_MASK }

WDOG32 interrupt configuration structure.
- enum _wdog32_status_flags_t {
 kWDOG32_RunningFlag = WDOG_CS_EN_MASK,
 kWDOG32_InterruptFlag = WDOG_CS_FLG_MASK }

WDOG32 status flags.

Unlock sequence

- #define **WDOG_FIRST_WORD_OF_UNLOCK** (WDOG_UPDATE_KEY & 0xFFFFU)

First word of unlock sequence.
- #define **WDOG_SECOND_WORD_OF_UNLOCK** ((WDOG_UPDATE_KEY >> 16U) & 0xFF-FFU)

Second word of unlock sequence.

Refresh sequence

- #define **WDOG_FIRST_WORD_OF_REFRESH** (WDOG_REFRESH_KEY & 0xFFFFU)

First word of refresh sequence.
- #define **WDOG_SECOND_WORD_OF_REFRESH** ((WDOG_REFRESH_KEY >> 16U) & 0xF-FFFU)

Second word of refresh sequence.

Driver version

- #define **FSL_WDOG32_DRIVER_VERSION** (MAKE_VERSION(2, 1, 0))

WDOG32 driver version.

WDOG32 Initialization and De-initialization

- void **WDOG32_GetDefaultConfig** (wdog32_config_t *config)

Initializes the WDOG32 configuration structure.
- void **WDOG32_Init** (WDOG_Type *base, const wdog32_config_t *config)

Initializes the WDOG32 module.
- void **WDOG32_Deinit** (WDOG_Type *base)

De-initializes the WDOG32 module.

WDOG32 functional Operation

- void **WDOG32_Unlock** (WDOG_Type *base)

Unlocks the WDOG32 register written.
- void **WDOG32_Enable** (WDOG_Type *base)

Enables the WDOG32 module.

- void [WDOG32_Disable](#) (WDOG_Type *base)
Disables the WDOG32 module.
- void [WDOG32_EnableInterrupts](#) (WDOG_Type *base, uint32_t mask)
Enables the WDOG32 interrupt.
- void [WDOG32_DisableInterrupts](#) (WDOG_Type *base, uint32_t mask)
Disables the WDOG32 interrupt.
- static uint32_t [WDOG32_GetStatusFlags](#) (WDOG_Type *base)
Gets the WDOG32 all status flags.
- void [WDOG32_ClearStatusFlags](#) (WDOG_Type *base, uint32_t mask)
Clears the WDOG32 flag.
- void [WDOG32_SetTimeoutValue](#) (WDOG_Type *base, uint16_t timeoutCount)
Sets the WDOG32 timeout value.
- void [WDOG32_SetWindowSize](#) (WDOG_Type *base, uint16_t windowValue)
Sets the WDOG32 window value.
- static void [WDOG32_Refresh](#) (WDOG_Type *base)
Refreshes the WDOG32 timer.
- static uint16_t [WDOG32_GetCounterValue](#) (WDOG_Type *base)
Gets the WDOG32 counter value.

37.3 Data Structure Documentation

37.3.1 struct _wdog32_work_mode

Data Fields

- bool [enableWait](#)
Enables or disables WDOG32 in wait mode.
- bool [enableStop](#)
Enables or disables WDOG32 in stop mode.
- bool [enableDebug](#)
Enables or disables WDOG32 in debug mode.

37.3.2 struct _wdog32_config

Data Fields

- bool [enableWdog32](#)
Enables or disables WDOG32.
- [wdog32_clock_source_t clockSource](#)
Clock source select.
- [wdog32_clock_prescaler_t prescaler](#)
Clock prescaler value.
- [wdog32_work_mode_t workMode](#)
Configures WDOG32 work mode in debug stop and wait mode.
- [wdog32_test_mode_t testMode](#)
Configures WDOG32 test mode.
- bool [enableUpdate](#)
Update write-once register enable.

- bool `enableInterrupt`
Enables or disables WDOG32 interrupt.
- bool `enableWindowMode`
Enables or disables WDOG32 window mode.
- uint16_t `windowValue`
Window value.
- uint16_t `timeoutValue`
Timeout value.

37.4 Macro Definition Documentation

37.4.1 #define FSL_WDOG32_DRIVER_VERSION (MAKE_VERSION(2, 1, 0))

37.5 Typedef Documentation

37.5.1 typedef enum _wdog32_clock_source wdog32_clock_source_t

37.5.2 typedef enum _wdog32_clock_prescaler wdog32_clock_prescaler_t

37.5.3 typedef struct _wdog32_work_mode wdog32_work_mode_t

37.5.4 typedef enum _wdog32_test_mode wdog32_test_mode_t

37.5.5 typedef struct _wdog32_config wdog32_config_t

37.6 Enumeration Type Documentation

37.6.1 enum _wdog32_clock_source

Enumerator

- kWDOG32_ClockSource0* Clock source 0.
- kWDOG32_ClockSource1* Clock source 1.
- kWDOG32_ClockSource2* Clock source 2.
- kWDOG32_ClockSource3* Clock source 3.

37.6.2 enum _wdog32_clock_prescaler

Enumerator

- kWDOG32_ClockPrescalerDivide1* Divided by 1.
- kWDOG32_ClockPrescalerDivide256* Divided by 256.

37.6.3 enum _wdog32_test_mode

Enumerator

- kWDOG32_TestModeDisabled* Test Mode disabled.
- kWDOG32_UserModeEnabled* User Mode enabled.
- kWDOG32_LowByteTest* Test Mode enabled, only low byte is used.
- kWDOG32_HighByteTest* Test Mode enabled, only high byte is used.

37.6.4 enum _wdog32_interrupt_enable_t

This structure contains the settings for all of the WDOG32 interrupt configurations.

Enumerator

- kWDOG32_InterruptEnable* Interrupt is generated before forcing a reset.

37.6.5 enum _wdog32_status_flags_t

This structure contains the WDOG32 status flags for use in the WDOG32 functions.

Enumerator

- kWDOG32_RunningFlag* Running flag, set when WDOG32 is enabled.
- kWDOG32_InterruptFlag* Interrupt flag, set when interrupt occurs.

37.7 Function Documentation

37.7.1 void WDOG32_GetDefaultConfig (*wdog32_config_t * config*)

This function initializes the WDOG32 configuration structure to default values. The default values are:

```
* wdog32Config->enableWdog32 = true;
* wdog32Config->clockSource = kWDOG32_ClockSource1;
* wdog32Config->prescaler = kWDOG32_ClockPrescalerDivide1;
* wdog32Config->workMode.enableWait = true;
* wdog32Config->workMode.enableStop = false;
* wdog32Config->workMode.enableDebug = false;
* wdog32Config->testMode = kWDOG32_TestModeDisabled;
* wdog32Config->enableUpdate = true;
* wdog32Config->enableInterrupt = false;
* wdog32Config->enableWindowMode = false;
* wdog32Config->>windowValue = 0U;
* wdog32Config->timeoutValue = 0xFFFFU;
*
```

Parameters

<i>config</i>	Pointer to the WDOG32 configuration structure.
---------------	------------------------------------------------

See Also

[wdog32_config_t](#)

37.7.2 void WDOG32_Init (WDOG_Type * *base*, const wdog32_config_t * *config*)

This function initializes the WDOG32. To reconfigure the WDOG32 without forcing a reset first, enableUpdate must be set to true in the configuration.

Example:

```
*     wdog32_config_t config;
*     WDOG32_GetDefaultConfig(&config);
*     config.timeoutValue = 0x7ffU;
*     config.enableUpdate = true;
*     WDOG32_Init(wdog_base,&config);
*
```

Note

If there is errata ERR010536 (FSL_FEATURE_WDOG_HAS_ERRATA_010536 defined as 1), then after calling this function, user need delay at least 4 LPO clock cycles before accessing other WDOG32 registers.

Parameters

<i>base</i>	WDOG32 peripheral base address.
<i>config</i>	The configuration of the WDOG32.

37.7.3 void WDOG32_Deinit (WDOG_Type * *base*)

This function shuts down the WDOG32. Ensure that the WDOG_CS.UPDATE is 1, which means that the register update is enabled.

Parameters

<i>base</i>	WDOG32 peripheral base address.
-------------	---------------------------------

37.7.4 void WDOG32_Unlock(WDOG_Type * *base*)

This function unlocks the WDOG32 register written.

Before starting the unlock sequence and following the configuration, disable the global interrupts. Otherwise, an interrupt could effectively invalidate the unlock sequence and the WCT may expire. After the configuration finishes, re-enable the global interrupts.

Parameters

<i>base</i>	WDOG32 peripheral base address
-------------	--------------------------------

37.7.5 void WDOG32_Enable(WDOG_Type * *base*)

This function writes a value into the WDOG_CS register to enable the WDOG32. The WDOG_CS register is a write-once register. Please check the enableUpdate is set to true for calling [WDOG32_Init](#) to do wdog initialize. Before call the re-configuration APIs, ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

Parameters

<i>base</i>	WDOG32 peripheral base address.
-------------	---------------------------------

37.7.6 void WDOG32_Disable(WDOG_Type * *base*)

This function writes a value into the WDOG_CS register to disable the WDOG32. The WDOG_CS register is a write-once register. Please check the enableUpdate is set to true for calling [WDOG32_Init](#) to do wdog initialize. Before call the re-configuration APIs, ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

Parameters

<i>base</i>	WDOG32 peripheral base address
-------------	--------------------------------

37.7.7 void WDOG32_EnableInterrupts (**WDOG_Type** * *base*, **uint32_t** *mask*)

This function writes a value into the WDOG_CS register to enable the WDOG32 interrupt. The WDOG_CS register is a write-once register. Please check the enableUpdate is set to true for calling [WDOG32_Init](#) to do wdog initialize. Before call the re-configuration APIs, ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

Parameters

<i>base</i>	WDOG32 peripheral base address.
<i>mask</i>	The interrupts to enable. The parameter can be a combination of the following source if defined: <ul style="list-style-type: none">• kWDOG32_InterruptEnable

37.7.8 void WDOG32_DisableInterrupts (**WDOG_Type** * *base*, **uint32_t** *mask*)

This function writes a value into the WDOG_CS register to disable the WDOG32 interrupt. The WDOG_CS register is a write-once register. Please check the enableUpdate is set to true for calling [WDOG32_Init](#) to do wdog initialize. Before call the re-configuration APIs, ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

Parameters

<i>base</i>	WDOG32 peripheral base address.
<i>mask</i>	The interrupts to disabled. The parameter can be a combination of the following source if defined: <ul style="list-style-type: none">• kWDOG32_InterruptEnable

37.7.9 static **uint32_t** WDOG32_GetStatusFlags (**WDOG_Type** * *base*) [**inline**], [**static**]

This function gets all status flags.

Example to get the running flag:

```
*     uint32_t status;
*     status = WDOG32\_GetStatusFlags(wdog_base) &
*               kWDOG32_RunningFlag;
```

Parameters

<i>base</i>	WDOG32 peripheral base address
-------------	--------------------------------

Returns

State of the status flag: asserted (true) or not-asserted (false).

See Also

[_wdog32_status_flags_t](#)

- true: related status flag has been set.
- false: related status flag is not set.

37.7.10 void WDOG32_ClearStatusFlags (WDOG_Type * *base*, uint32_t *mask*)

This function clears the WDOG32 status flag.

Example to clear an interrupt flag:

```
*   WDOG32_ClearStatusFlags(wdog_base,
    kWDOG32_InterruptFlag);
*
```

Parameters

<i>base</i>	WDOG32 peripheral base address.
<i>mask</i>	The status flags to clear. The parameter can be any combination of the following values: <ul style="list-style-type: none"> • kWDOG32_InterruptFlag

37.7.11 void WDOG32_SetTimeoutValue (WDOG_Type * *base*, uint16_t *timeoutCount*)

This function writes a timeout value into the WDOG_TOVAL register. The WDOG_TOVAL register is a write-once register. To ensure the reconfiguration fits the timing of WCT, unlock function will be called inline.

Parameters

<i>base</i>	WDOG32 peripheral base address
<i>timeoutCount</i>	WDOG32 timeout value, count of WDOG32 clock ticks.

37.7.12 void WDOG32_SetWindowValue (WDOG_Type * *base*, uint16_t *windowValue*)

This function writes a window value into the WDOG_WIN register. The WDOG_WIN register is a write-once register. Please check the enableUpdate is set to true for calling [WDOG32_Init](#) to do wdog initialize. Before call the re-configuration APIs, ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

Parameters

<i>base</i>	WDOG32 peripheral base address.
<i>windowValue</i>	WDOG32 window value.

37.7.13 static void WDOG32_Refresh (WDOG_Type * *base*) [inline], [static]

This function feeds the WDOG32. This function should be called before the Watchdog timer is in timeout. Otherwise, a reset is asserted.

Parameters

<i>base</i>	WDOG32 peripheral base address
-------------	--------------------------------

37.7.14 static uint16_t WDOG32_GetCounterValue (WDOG_Type * *base*) [inline], [static]

This function gets the WDOG32 counter value.

Parameters

<i>base</i>	WDOG32 peripheral base address.
-------------	---------------------------------

Returns

Current WDOG32 counter value.


Chapter 38

Debug Console

38.1 Overview

This chapter describes the programming interface of the debug console driver.

The debug console enables debug log messages to be output via the specified peripheral with frequency of the peripheral source clock and base address at the specified baud rate. Additionally, it provides input and output functions to scan and print formatted data. The below picture shows the layout of debug console.



Debug console overview

38.2 Function groups

38.2.1 Initialization

To initialize the debug console, call the [DbgConsole_Init\(\)](#) function with these parameters. This function automatically enables the module and the clock.

```
status_t DbgConsole_Init(uint8_t instance, uint32_t baudRate,  
                         serial_port_type_t device, uint32_t clkSrcFreq);
```

Select the supported debug console hardware device type, such as

```
typedef enum _serial_port_type  
{  
    kSerialPort_Uart = 1U,  
    kSerialPort_UsbCdc,  
    kSerialPort_Swo,  
} serial_port_type_t;
```

After the initialization is successful, stdout and stdin are connected to the selected peripheral. This example shows how to call the [DbgConsole_Init\(\)](#) given the user configuration structure.

```
DbgConsole_Init(BOARD_DEBUG_UART_INSTANCE, BOARD_DEBUG_UART_BAUDRATE, BOARD_DEBUG_UART_TYPE,
                 BOARD_DEBUG_UART_CLK_FREQ);
```

38.2.2 Advanced Feature

The debug console provides input and output functions to scan and print formatted data.

- Support a format specifier for PRINTF following this prototype " %[flags][width][.precision][length]specifier", which is explained below

flags	Description
-	Left-justified within the given field width. Right-justified is the default.
+	Forces to precede the result with a plus or minus sign (+ or -) even for positive numbers. By default, only negative numbers are preceded with a - sign.
(space)	If no sign is written, a blank space is inserted before the value.
#	Used with o, x, or X specifiers the value is preceded with 0, 0x, or 0X respectively for values other than zero. Used with e, E and f, it forces the written output to contain a decimal point even if no digits would follow. By default, if no digits follow, no decimal point is written. Used with g or G the result is the same as with e or E but trailing zeros are not removed.
0	Left-pads the number with zeroes (0) instead of spaces, where padding is specified (see width sub-specifier).

Width	Description
(number)	A minimum number of characters to be printed. If the value to be printed is shorter than this number, the result is padded with blank spaces. The value is not truncated even if the result is larger.
*	The width is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

.precision	Description
.number	For integer specifiers (d, i, o, u, x, X) precision specifies the minimum number of digits to be written. If the value to be written is shorter than this number, the result is padded with leading zeros. The value is not truncated even if the result is longer. A precision of 0 means that no character is written for the value 0. For e, E, and f specifiers this is the number of digits to be printed after the decimal point. For g and G specifiers This is the maximum number of significant digits to be printed. For s this is the maximum number of characters to be printed. By default, all characters are printed until the ending null character is encountered. For c type it has no effect. When no precision is specified, the default is 1. If the period is specified without an explicit value for precision, 0 is assumed.
.*	The precision is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

length	Description
Do not support	

specifier	Description
d or i	Signed decimal integer
f	Decimal floating point
F	Decimal floating point capital letters
x	Unsigned hexadecimal integer
X	Unsigned hexadecimal integer capital letters
o	Signed octal
b	Binary value
p	Pointer address
u	Unsigned decimal integer
c	Character
s	String of characters
n	Nothing printed

specifier	Description
-----------	-------------

- Support a format specifier for SCANF following this prototype " %[*][width][length]specifier", which is explained below

*	Description
	An optional starting asterisk indicates that the data is to be read from the stream but ignored. In other words, it is not stored in the corresponding argument.

width	Description
	This specifies the maximum number of characters to be read in the current reading operation.

length	Description
hh	The argument is interpreted as a signed character or unsigned character (only applies to integer specifiers: i, d, o, u, x, and X).
h	The argument is interpreted as a short integer or unsigned short integer (only applies to integer specifiers: i, d, o, u, x, and X).
l	The argument is interpreted as a long integer or unsigned long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
ll	The argument is interpreted as a long long integer or unsigned long long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
L	The argument is interpreted as a long double (only applies to floating point specifiers: e, E, f, g, and G).
j or z or t	Not supported

specifier	Qualifying Input	Type of argument
c	Single character: Reads the next character. If a width different from 1 is specified, the function reads width characters and stores them in the successive locations of the array passed as argument. No null character is appended at the end.	char *
i	Integer: : Number optionally preceded with a + or - sign	int *
d	Decimal integer: Number optionally preceded with a + or - sign	int *
a, A, e, E, f, F, g, G	Floating point: Decimal number containing a decimal point, optionally preceded by a + or - sign and optionally followed by the e or E character and a decimal number. Two examples of valid entries are -732.103 and 7.12e4	float *
o	Octal Integer:	int *
s	String of characters. This reads subsequent characters until a white space is found (white space characters are considered to be blank, newline, and tab).	char *
u	Unsigned decimal integer.	unsigned int *

The debug console has its own printf/scanf/putchar/getchar functions which are defined in the header file.

```
int DbgConsole_Printf(const char *fmt_s, ...);
int DbgConsole_Putchar(int ch);
int DbgConsole_Scanf(char *fmt_ptr, ...);
int DbgConsole_Getchar(void);
```

This utility supports selecting toolchain's printf/scanf or the MCUXpresso SDK printf/scanf.

```
#if SDK_DEBUGCONSOLE == DEBUGCONSOLE_DISABLE /* Disable debug console */
#define PRINTF
#define SCANF
#define PUTCHAR
#define GETCHAR
#elif SDK_DEBUGCONSOLE == DEBUGCONSOLE_REDIRECT_TO_SDK /* Select printf, scanf, putchar, getchar of SDK
```

```

version. */
#define PRINTF DbgConsole_Printf
#define SCANF DbgConsole_Scanf
#define PUTCHAR DbgConsole_Putchar
#define GETCHAR DbgConsole_Getchar
#elif SDK_DEBUGCONSOLE == DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN /* Select printf, scanf, putchar, getchar of
toolchain. */
#define PRINTF printf
#define SCANF scanf
#define PUTCHAR putchar
#define GETCHAR getchar
#endif /* SDK_DEBUGCONSOLE */

```

38.2.3 SDK_DEBUGCONSOLE and SDK_DEBUGCONSOLE_UART

There are two macros `SDK_DEBUGCONSOLE` and `SDK_DEBUGCONSOLE_UART` added to configure `PRINTF` and low level output peripheral.

- The macro `SDK_DEBUGCONSOLE` is used for frontend. Whether debug console redirect to toolchain or SDK or disabled, it decides which is the frontend of the debug console, Tool chain or SDK. The function can be set by the macro `SDK_DEBUGCONSOLE`.
- The macro `SDK_DEBUGCONSOLE_UART` is used for backend. It is used to decide whether provide low level IO implementation to toolchain printf and scanf. For example, within MCUXpresso, if the macro `SDK_DEBUGCONSOLE_UART` is defined, `_sys_write` and `_sys_readc` will be used when `_REDLIB_` is defined; `_write` and `_read` will be used in other cases. The macro does not specifically refer to the peripheral "UART". It refers to the external peripheral similar to UART, like as USB CDC, UART, SWO, etc. So if the macro `SDK_DEBUGCONSOLE_UART` is not defined when tool-chain printf is calling, the semihosting will be used.

The following matrix show the effects of `SDK_DEBUGCONSOLE` and `SDK_DEBUGCONSOLE_UART` on `PRINTF` and `printf`. The green mark is the default setting of the debug console.

<code>SDK_DEBUGCONSOLE</code>	<code>SDK_DEBUGCONSOLE_UART</code>	<code>PRINTF</code>	<code>printf</code>
<code>DEBUGCONSOLE_- REDIRECT_TO_SDK</code>	defined	Low level peripheral*	Low level peripheral
<code>DEBUGCONSOLE_- REDIRECT_TO_SDK</code>	undefined	Low level peripheral*	semihost
<code>DEBUGCONSOLE_- REDIRECT_TO_TO- OLCHAIN</code>	defined	Low level peripheral*	Low level peripheral
<code>DEBUGCONSOLE_- REDIRECT_TO_TO- OLCHAIN</code>	undefined	semihost	semihost
<code>DEBUGCONSOLE_- DISABLE</code>	defined	No output	Low level peripheral
<code>DEBUGCONSOLE_- DISABLE</code>	undefined	No output	semihost

SDK_DEBUGCONSOLE	SDK_DEBUGCONSOLE_UART	PRINTF	printf
-------------------------	------------------------------	---------------	---------------

* the **low level peripheral** could be USB CDC, UART, or SWO, and so on.

38.3 Typical use case

Some examples use the PUTCHAR & GETCHAR function

```
ch = GETCHAR();
PUTCHAR(ch);
```

Some examples use the PRINTF function

Statement prints the string format.

```
PRINTF("%s %s\r\n", "Hello", "world!");
```

Statement prints the hexadecimal format/

```
PRINTF("0x%02X hexadecimal number equivalents 255", 255);
```

Statement prints the decimal floating point and unsigned decimal.

```
PRINTF("Execution timer: %s\n\rTime: %u ticks %2.5f milliseconds\n\rDONE\n\r", "1 day", 86400, 86.4);
```

Some examples use the SCANF function

```
PRINTF("Enter a decimal number: ");
SCANF("%d", &i);
PRINTF("\r\nYou have entered %d.\r\n", i, i);
PRINTF("Enter a hexadecimal number: ");
SCANF("%x", &i);
PRINTF("\r\nYou have entered 0x%X (%d).\r\n", i, i);
```

Print out failure messages using MCUXpresso SDK __assert_func:

```
void __assert_func(const char *file, int line, const char *func, const char *failedExpr)
{
    PRINTF("ASSERT ERROR \" %s \": file \"%s\" Line \"%d\" function name \"%s\" \n", failedExpr, file
           , line, func);
    for (;;) {
    }
}
```

Note:

To use 'printf' and 'scanf' for GNUC Base, add file '**fsl_sbrk.c**' in path: ..\{package}\devices\{subset}\utilities\fsl_sbrk.c to your project.

Modules

- **debug console configuration**
The configuration is used for debug console only.

Macros

- **#define DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN 0U**
Definition select redirect toolchain printf, scanf to uart or not.
- **#define DEBUGCONSOLE_REDIRECT_TO_SDK 1U**
Select SDK version printf, scanf.
- **#define DEBUGCONSOLE_DISABLE 2U**
Disable debugconsole function.
- **#define SDK_DEBUGCONSOLE DEBUGCONSOLE_REDIRECT_TO_SDK**
Definition to select sdk or toolchain printf, scanf.
- **#define PRINTF DbgConsole_Printf**
Definition to select redirect toolchain printf, scanf to uart or not.

Variables

- **serial_handle_t g_serialHandle**
serial manager handle

Initialization

- **status_t DbgConsole_Init** (uint8_t instance, uint32_t baudRate, **serial_port_type_t** device, uint32_t clkSrcFreq)
Initializes the peripheral used for debug messages.
- **status_t DbgConsole_Deinit** (void)
De-initializes the peripheral used for debug messages.
- **status_t DbgConsole_EnterLowpower** (void)
Prepares to enter low power consumption.
- **status_t DbgConsole_ExitLowpower** (void)
Restores from low power consumption.
- **int DbgConsole_Printf** (const char *fmt_s,...)
Writes formatted output to the standard output stream.
- **int DbgConsole_Vprintf** (const char *fmt_s, va_list formatStringArg)
Writes formatted output to the standard output stream.
- **int DbgConsole_Putchar** (int ch)
Writes a character to stdout.
- **int DbgConsole_Scanf** (char *fmt_s,...)
Reads formatted data from the standard input stream.
- **int DbgConsole_Getchar** (void)
Reads a character from standard input.
- **int DbgConsole_BlockingPrintf** (const char *fmt_s,...)

- Writes formatted output to the standard output stream with the blocking mode.
- int **DbgConsole_BlockingVprintf** (const char *fmt_s, va_list formatStringArg)
 - Writes formatted output to the standard output stream with the blocking mode.
- status_t **DbgConsole_Flush** (void)
 - Debug console flush.
- status_t **DbgConsole_TryGetchar** (char *ch)
 - Debug console try to get char This function provides a API which will not block current task, if character is available return it, otherwise return fail.

38.4 Macro Definition Documentation

38.4.1 #define DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN 0U

Select toolchain printf and scanf.

38.4.2 #define DEBUGCONSOLE_REDIRECT_TO_SDK 1U

38.4.3 #define DEBUGCONSOLE_DISABLE 2U

38.4.4 #define SDK_DEBUGCONSOLE DEBUGCONSOLE_REDIRECT_TO_SDK

The macro only support to be redefined in project setting.

38.4.5 #define PRINTF DbgConsole_Printf

if SDK_DEBUGCONSOLE defined to 0,it represents select toolchain printf, scanf. if SDK_DEBUGCONSOLE defined to 1,it represents select SDK version printf, scanf. if SDK_DEBUGCONSOLE defined to 2,it represents disable debugconsole function.

38.5 Function Documentation

38.5.1 status_t DbgConsole_Init (uint8_t instance, uint32_t baudRate, serial_port_type_t device, uint32_t clkSrcFreq)

Call this function to enable debug log messages to be output via the specified peripheral initialized by the serial manager module. After this function has returned, stdout and stdin are connected to the selected peripheral.

Parameters

<i>instance</i>	The instance of the module. If the device is kSerialPort_Uart, the instance is UART peripheral instance. The UART hardware peripheral type is determined by UART adapter. For example, if the instance is 1, if the lpuart_adapter.c is added to the current project, the UART peripheral is LPUART1. If the uart_adapter.c is added to the current project, the UART peripheral is UART1.
<i>baudRate</i>	The desired baud rate in bits per second.
<i>device</i>	Low level device type for the debug console, can be one of the following. <ul style="list-style-type: none"> • kSerialPort_Uart, • kSerialPort_UsbCdc
<i>clkSrcFreq</i>	Frequency of peripheral source clock.

Returns

Indicates whether initialization was successful or not.

Return values

<i>kStatus_Success</i>	Execution successfully
------------------------	------------------------

38.5.2 status_t DbgConsole_Deinit (void)

Call this function to disable debug log messages to be output via the specified peripheral initialized by the serial manager module.

Returns

Indicates whether de-initialization was successful or not.

38.5.3 status_t DbgConsole_EnterLowpower (void)

This function is used to prepare to enter low power consumption.

Returns

Indicates whether de-initialization was successful or not.

38.5.4 status_t DbgConsole_ExitLowpower (void)

This function is used to restore from low power consumption.

Returns

Indicates whether de-initialization was successful or not.

38.5.5 int DbgConsole_Printf (const char * *fmt_s*, ...)

Call this function to write a formatted output to the standard output stream.

Parameters

<i>fmt_s</i>	Format control string.
--------------	------------------------

Returns

Returns the number of characters printed or a negative value if an error occurs.

38.5.6 int DbgConsole_Vprintf (const char * *fmt_s*, va_list *formatStringArg*)

Call this function to write a formatted output to the standard output stream.

Parameters

<i>fmt_s</i>	Format control string.
<i>formatString-Arg</i>	Format arguments.

Returns

Returns the number of characters printed or a negative value if an error occurs.

38.5.7 int DbgConsole_Putchar (int *ch*)

Call this function to write a character to stdout.

Parameters

<i>ch</i>	Character to be written.
-----------	--------------------------

Returns

Returns the character written.

38.5.8 int DbgConsole_Scanf (char * *fmt_s*, ...)

Call this function to read formatted data from the standard input stream.

Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the DEBUG_CONSOLE_TRANSFER_NON_B-LOCKING is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function DbgConsole_TryGetchar to get the input char.

Parameters

<i>fmt_s</i>	Format control string.
--------------	------------------------

Returns

Returns the number of fields successfully converted and assigned.

38.5.9 int DbgConsole_Getchar (void)

Call this function to read a character from standard input.

Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the DEBUG_CONSOLE_TRANSFER_NON_B-LOCKING is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function DbgConsole_TryGetchar to get the input char.

Returns

Returns the character read.

38.5.10 int DbgConsole_BlockingPrintf (const char * *fmt_s*, ...)

Call this function to write a formatted output to the standard output stream with the blocking mode. The function will send data with blocking mode no matter the DEBUG_CONSOLE_TRANSFER_NON_BLOCKING set or not. The function could be used in system ISR mode with DEBUG_CONSOLE_TRANSFER_NON_BLOCKING set.

Parameters

<i>fmt_s</i>	Format control string.
--------------	------------------------

Returns

Returns the number of characters printed or a negative value if an error occurs.

38.5.11 int DbgConsole_BlockingVprintf (const char * *fmt_s*, va_list *formatStringArg*)

Call this function to write a formatted output to the standard output stream with the blocking mode. The function will send data with blocking mode no matter the DEBUG_CONSOLE_TRANSFER_NON_BLOCKING set or not. The function could be used in system ISR mode with DEBUG_CONSOLE_TRANSFER_NON_BLOCKING set.

Parameters

<i>fmt_s</i>	Format control string.
<i>formatString-Arg</i>	Format arguments.

Returns

Returns the number of characters printed or a negative value if an error occurs.

38.5.12 status_t DbgConsole_Flush (void)

Call this function to wait the tx buffer empty. If interrupt transfer is using, make sure the global IRQ is enable before call this function This function should be called when 1, before enter power down mode 2, log is required to print to terminal immediately

Returns

Indicates whether wait idle was successful or not.

38.5.13 **status_t DbgConsole_TryGetchar (char * *ch*)**

Parameters

<i>ch</i>	the address of char to receive
-----------	--------------------------------

Returns

Indicates get char was successful or not.

38.6 debug console configuration

The configuration is used for debug console only.

38.6.1 Overview

Please note, it is not sued for debug console lite.

Macros

- `#define DEBUG_CONSOLE_TRANSMIT_BUFFER_LEN (512U)`
If Non-blocking mode is needed, please define it at project setting, otherwise blocking mode is the default transfer mode.
- `#define DEBUG_CONSOLE_RECEIVE_BUFFER_LEN (1024U)`
define the receive buffer length which is used to store the user input, buffer is enabled automatically when non-blocking transfer is using, This value will affect the RAM's ultilization, should be set per paltform's capability and software requirement.
- `#define DEBUG_CONSOLE_TX_RELIABLE_ENABLE (1U)`
Whether enable the reliable TX function If the macro is zero, the reliable TX function of the debug console is disabled.
- `#define DEBUG_CONSOLE_RX_ENABLE (1U)`
Whether enable the RX function If the macro is zero, the receive function of the debug console is disabled.
- `#define DEBUG_CONSOLE_PRINTF_MAX_LOG_LEN (128U)`
define the MAX log length debug console support , that is when you call printf("log", x);, the log length can not bigger than this value.
- `#define DEBUG_CONSOLE_SCANF_MAX_LOG_LEN (20U)`
define the buffer support buffer scanf log length, that is when you call scanf("log", &x);, the log length can not bigger than this value.
- `#define DEBUG_CONSOLE_SYNCHRONIZATION_BM 0`
Debug console synchronization User should not change these macro for synchronization mode, but add the corresponding synchronization mechanism per different software environment.
- `#define DEBUG_CONSOLE_SYNCHRONIZATION_FREERTOS 1`
synchronization for freertos software
- `#define DEBUG_CONSOLE_SYNCHRONIZATION_MODE DEBUG_CONSOLE_SYNCHRONIZATION_BM`
RTOS synchronization mechanism disable If not defined, default is enable, to avoid multitask log print mess.
- `#define DEBUG_CONSOLE_ENABLE_ECHO_FUNCTION 0`
echo function support If you want to use the echo function,please define DEBUG_CONSOLE_ENABLE_ECHO at your project setting.
- `#define BOARD_USE_VIRTUALCOM 0U`
Definition to select virtual com(USB CDC) as the debug console.

38.6.2 Macro Definition Documentation

38.6.2.1 #define DEBUG_CONSOLE_TRANSMIT_BUFFER_LEN (512U)

Warning: If you want to use non-blocking transfer, please make sure the corresponding IO interrupt is enable, otherwise there is no output. And non-blocking is combine with buffer, no matter bare-metal or rtos. Below shows how to configure in your project if you want to use non-blocking mode. For IAR, right click project and select "Options", define it in "C/C++ Compiler->Preprocessor->Defined symbols". For KEIL, click "Options for Target...", define it in "C/C++->Preprocessor Symbols->Define". For ARM-GCC, open CmakeLists.txt and add the following lines, "SET(CMAKE_C_FLAGS_DEBUG "\${CMAKE_C_FLAGS_DEBUG} -DDEBUG_CONSOLE_TRANSFER_NON_BLOCKING")" for debug target. "SET(CMAKE_C_FLAGS_RELEASE "\${CMAKE_C_FLAGS_RELEASE} -DDEBUG_CONSOLE_TRANSFER_NON_BLOCKING")" for release target. For MCUXpresso, right click project and select "Properties", define it in "C/C++ Build->Settings->MCU C Complier->Preprocessor".

define the transmit buffer length which is used to store the multi task log, buffer is enabled automatically when non-blocking transfer is using, This value will affect the RAM's utilization, should be set per platform's capability and software requirement. If it is configured too small, log maybe missed , because the log will not be buffered if the buffer is full, and the print will return immediately with -1. And this value should be multiple of 4 to meet memory alignment.

38.6.2.2 #define DEBUG_CONSOLE_RECEIVE_BUFFER_LEN (1024U)

If it is configured too small, log maybe missed, because buffer will be overwritten if buffer is too small. And this value should be multiple of 4 to meet memory alignment.

38.6.2.3 #define DEBUG_CONSOLE_TX_RELIABLE_ENABLE (1U)

When the macro is zero, the string of PRINTF will be thrown away after the transmit buffer is full.

38.6.2.4 #define DEBUG_CONSOLE_PRINTF_MAX_LOG_LEN (128U)

This macro decide the local log buffer length, the buffer locate at stack, the stack maybe overflow if the buffer is too big and current task stack size not big enough.

38.6.2.5 #define DEBUG_CONSOLE_SCANF_MAX_LOG_LEN (20U)

As same as the DEBUG_CONSOLE_BUFFER_PRINTF_MAX_LOG_LEN.

38.6.2.6 #define DEBUG_CONSOLE_SYNCHRONIZATION_BM 0

Such as, if another RTOS is used, add: #define DEBUG_CONSOLE_SYNCHRONIZATION_XXXX 3 in this configuration file and implement the synchronization in fsl.log.c.

synchronization for baremetal software

38.6.2.7 #define DEBUG_CONSOLE_SYNCHRONIZATION_MODE DEBUG_CONSOLE_SYNCHRONIZATION_BM

If other RTOS is used, you can implement the RTOS's specific synchronization mechanism in fsl.log.c If synchronization is disabled, log maybe messed on terminal.

38.6.2.8 #define BOARD_USE_VIRTUALCOM 0U

Chapter 39

Notification Framework

39.1 Overview

This section describes the programming interface of the Notifier driver.

39.2 Notifier Overview

The Notifier provides a configuration dynamic change service. Based on this service, applications can switch between pre-defined configurations. The Notifier enables drivers and applications to register callback functions to this framework. Each time that the configuration is changed, drivers and applications receive a notification and change their settings. To simplify, the Notifier only supports the static callback registration. This means that, for applications, all callback functions are collected into a static table and passed to the Notifier.

These are the steps for the configuration transition.

1. Before configuration transition, the Notifier sends a "BEFORE" message to the callback table. When this message is received, IP drivers should check whether any current processes can be stopped and stop them. If the processes cannot be stopped, the callback function returns an error.
The Notifier supports two types of transition policies, a graceful policy and a forceful policy. When the graceful policy is used, if some callbacks return an error while sending a "BEFORE" message, the configuration transition stops and the Notifier sends a "RECOVER" message to all drivers that have stopped. Then, these drivers can recover the previous status and continue to work. When the forceful policy is used, drivers are stopped forcefully.
2. After the "BEFORE" message is processed successfully, the system switches to the new configuration.
3. After the configuration changes, the Notifier sends an "AFTER" message to the callback table to notify drivers that the configuration transition is finished.

This example shows how to use the Notifier in the Power Manager application.

```
#include "fsl_notifier.h"

// Definition of the Power Manager callback.
status_t callback0(notifier_notification_block_t *notify, void *data)
{
    status_t ret = kStatus_Success;

    ...
    ...

    return ret;
}
// Definition of the Power Manager user function.
status_t APP_PowerModeSwitch(notifier_user_config_t *targetConfig, void *
    userData)
```

```

{
    ...
    ...
    ...
}

...
...
...
...
...
...
// Main function.
int main(void)
{
    // Define a notifier handle.
    notifier_handle_t powerModeHandle;

    // Callback configuration.
    user_callback_data_t callbackData0;

    notifier_callback_config_t callbackCfg0 = {callback0,
        kNOTIFIER_CallbackBeforeAfter,
        (void *)&callbackData0};

    notifier_callback_config_t callbacks[] = {callbackCfg0};

    // Power mode configurations.
    power_user_config_t vlprConfig;
    power_user_config_t stopConfig;

    notifier_user_config_t *powerConfigs[] = {&vlprConfig, &stopConfig};

    // Definition of a transition to and out the power modes.
    vlprConfig.mode = kAPP_PowerModeVlpr;
    vlprConfig.enableLowPowerWakeUpOnInterrupt = false;

    stopConfig = vlprConfig;
    stopConfig.mode = kAPP_PowerModeStop;

    // Create Notifier handle.
    NOTIFIER_CreateHandle(&powerModeHandle, powerConfigs, 2U, callbacks, 1U,
        APP_PowerModeSwitch, NULL);
    ...

    ...
    // Power mode switch.
    NOTIFIER_switchConfig(&powerModeHandle, targetConfigIndex,
        kNOTIFIER_PolicyAgreement);
}

```

Data Structures

- struct [_notifier_notification_block](#)
notification block passed to the registered callback function. [More...](#)
- struct [_notifier_callback_config](#)
Callback configuration structure. [More...](#)
- struct [_notifier_handle](#)
Notifier handle structure. [More...](#)

Typedefs

- typedef enum [_notifier_policy](#) [notifier_policy_t](#)
Notifier policies.
- typedef enum
[_notifier_notification_type](#) [notifier_notification_type_t](#)

- *Notification type.*
- **typedef enum**
_notifier_callback_type notifier_callback_type_t
The callback type, which indicates kinds of notification the callback handles.
- **typedef void notifier_user_config_t**
Notifier user configuration type.
- **typedef status_t(* notifier_user_function_t)(notifier_user_config_t *targetConfig, void *userData)**
Notifier user function prototype Use this function to execute specific operations in configuration switch.
- **typedef struct**
_notifier_notification_block notifier_notification_block_t
notification block passed to the registered callback function.
- **typedef status_t(* notifier_callback_t)(notifier_notification_block_t *notify, void *data)**
Callback prototype.
- **typedef struct**
_notifier_callback_config notifier_callback_config_t
Callback configuration structure.
- **typedef struct _notifier_handle notifier_handle_t**
Notifier handle structure.

Enumerations

- **enum _notifier_status {**
kStatus_NOTIFIER_ErrorNotificationBefore,
kStatus_NOTIFIER_ErrorNotificationAfter }
Notifier error codes.
- **enum _notifier_policy {**
kNOTIFIER_PolicyAgreement,
kNOTIFIER_PolicyForcible }
Notifier policies.
- **enum _notifier_notification_type {**
kNOTIFIER_NotifyRecover = 0x00U,
kNOTIFIER_NotifyBefore = 0x01U,
kNOTIFIER_NotifyAfter = 0x02U }
Notification type.
- **enum _notifier_callback_type {**
kNOTIFIER_CallbackBefore = 0x01U,
kNOTIFIER_CallbackAfter = 0x02U,
kNOTIFIER_CallbackBeforeAfter = 0x03U }
The callback type, which indicates kinds of notification the callback handles.

Functions

- **status_t NOTIFIER_CreateHandle (notifier_handle_t *notifierHandle, notifier_user_config_t **configs, uint8_t configsNumber, notifier_callback_config_t *callbacks, uint8_t callbacksNumber, notifier_user_function_t userFunction, void *userData)**
Creates a Notifier handle.
- **status_t NOTIFIER_SwitchConfig (notifier_handle_t *notifierHandle, uint8_t configIndex, notifier_policy_t policy)**
Switches the configuration according to a pre-defined structure.

- `uint8_t NOTIFIER_GetErrorCallbackIndex (notifier_handle_t *notifierHandle)`
This function returns the last failed notification callback.

39.3 Data Structure Documentation

39.3.1 struct _notifier_notification_block

Data Fields

- `notifier_user_config_t * targetConfig`
Pointer to target configuration.
- `notifier_policy_t policy`
Configure transition policy.
- `notifier_notification_type_t notifyType`
Configure notification type.

Field Documentation

- (1) `notifier_user_config_t* _notifier_notification_block::targetConfig`
- (2) `notifier_policy_t _notifier_notification_block::policy`
- (3) `notifier_notification_type_t _notifier_notification_block::notifyType`

39.3.2 struct _notifier_callback_config

This structure holds the configuration of callbacks. Callbacks of this type are expected to be statically allocated. This structure contains the following application-defined data. callback - pointer to the callback function callbackType - specifies when the callback is called callbackData - pointer to the data passed to the callback.

Data Fields

- `notifier_callback_t callback`
Pointer to the callback function.
- `notifier_callback_type_t callbackType`
Callback type.
- `void * callbackData`
Pointer to the data passed to the callback.

Field Documentation

- (1) `notifier_callback_t _notifier_callback_config::callback`
- (2) `notifier_callback_type_t _notifier_callback_config::callbackType`
- (3) `void* _notifier_callback_config::callbackData`

39.3.3 struct _notifier_handle

Notifier handle structure. Contains data necessary for the Notifier proper function. Stores references to registered configurations, callbacks, information about their numbers, user function, user data, and other internal data. [NOTIFIER_CreateHandle\(\)](#) must be called to initialize this handle.

Data Fields

- `notifier_user_config_t ** configsTable`
Pointer to configure table.
- `uint8_t configsNumber`
Number of configurations.
- `notifier_callback_config_t * callbacksTable`
Pointer to callback table.
- `uint8_t callbacksNumber`
Maximum number of callback configurations.
- `uint8_t errorCallbackIndex`
Index of callback returns error.
- `uint8_t currentConfigIndex`
Index of current configuration.
- `notifier_user_function_t userFunction`
User function.
- `void * userData`
User data passed to user function.

Field Documentation

- (1) `notifier_user_config_t** _notifier_handle::configsTable`
- (2) `uint8_t _notifier_handle::configsNumber`
- (3) `notifier_callback_config_t* _notifier_handle::callbacksTable`
- (4) `uint8_t _notifier_handle::callbacksNumber`
- (5) `uint8_t _notifier_handle::errorCallbackIndex`
- (6) `uint8_t _notifier_handle::currentConfigIndex`
- (7) `notifier_user_function_t _notifier_handle::userFunction`
- (8) `void* _notifier_handle::userData`

39.4 Typedef Documentation**39.4.1 typedef enum _notifier_policy notifier_policy_t**

Defines whether the user function execution is forced or not. For kNOTIFIER_PolicyForcible, the user function is executed regardless of the callback results, while kNOTIFIER_PolicyAgreement policy is used to exit [NOTIFIER_SwitchConfig\(\)](#) when any of the callbacks returns error code. See also [NOTIFIER_SwitchConfig\(\)](#) description.

39.4.2 typedef enum _notifier_notification_type notifier_notification_type_t

Used to notify registered callbacks

39.4.3 typedef enum _notifier_callback_type notifier_callback_type_t

Used in the callback configuration structure (notifier_callback_config_t) to specify when the registered callback is called during configuration switch initiated by the [NOTIFIER_SwitchConfig\(\)](#). Callback can be invoked in following situations.

- Before the configuration switch (Callback return value can affect [NOTIFIER_SwitchConfig\(\)](#) execution. See the [NOTIFIER_SwitchConfig\(\)](#) and `notifier_policy_t` documentation).
- After an unsuccessful attempt to switch configuration
- After a successful configuration switch

39.4.4 **typedef void notifier_user_config_t**

Reference of the user defined configuration is stored in an array; the notifier switches between these configurations based on this array.

39.4.5 **typedef status_t(* notifier_user_function_t)(notifier_user_config_t *targetConfig, void *userData)**

Before and after this function execution, different notification is sent to registered callbacks. If this function returns any error code, [NOTIFIER_SwitchConfig\(\)](#) exits.

Parameters

<i>targetConfig</i>	target Configuration.
<i>userData</i>	Refers to other specific data passed to user function.

Returns

An error code or kStatus_Success.

39.4.6 **typedef struct _notifier_notification_block notifier_notification_block_t**

39.4.7 **typedef status_t(* notifier_callback_t)(notifier_notification_block_t *notify, void *data)**

Declaration of a callback. It is common for registered callbacks. Reference to function of this type is part of the notifier_callback_config_t callback configuration structure. Depending on callback type, function of this prototype is called (see [NOTIFIER_SwitchConfig\(\)](#)) before configuration switch, after it or in both use cases to notify about the switch progress (see notifier_callback_type_t). When called, the type of the notification is passed as a parameter along with the reference to the target configuration structure (see notifier_notification_block_t) and any data passed during the callback registration. When notified before the configuration switch, depending on the configuration switch policy (see notifier_policy_t), the callback may deny the execution of the user function by returning an error code different than kStatus_Success (see [NOTIFIER_SwitchConfig\(\)](#)).

Parameters

<i>notify</i>	Notification block.
<i>data</i>	Callback data. Refers to the data passed during callback registration. Intended to pass any driver or application data such as internal state information.

Returns

An error code or kStatus_Success.

39.4.8 **typedef struct _notifier_callback_config notifier_callback_config_t**

This structure holds the configuration of callbacks. Callbacks of this type are expected to be statically allocated. This structure contains the following application-defined data. callback - pointer to the callback function callbackType - specifies when the callback is called callbackData - pointer to the data passed to the callback.

39.4.9 **typedef struct _notifier_handle notifier_handle_t**

Notifier handle structure. Contains data necessary for the Notifier proper function. Stores references to registered configurations, callbacks, information about their numbers, user function, user data, and other internal data. [NOTIFIER_CreateHandle\(\)](#) must be called to initialize this handle.

39.5 Enumeration Type Documentation

39.5.1 **enum _notifier_status**

Used as return value of Notifier functions.

Enumerator

kStatus_NOTIFIER_ErrorNotificationBefore An error occurs during send "BEFORE" notification.

kStatus_NOTIFIER_ErrorNotificationAfter An error occurs during send "AFTER" notification.

39.5.2 **enum _notifier_policy**

Defines whether the user function execution is forced or not. For kNOTIFIER_PolicyForcible, the user function is executed regardless of the callback results, while kNOTIFIER_PolicyAgreement policy is used to exit [NOTIFIER_SwitchConfig\(\)](#) when any of the callbacks returns error code. See also [NOTIFIER_SwitchConfig\(\)](#) description.

Enumerator

kNOTIFIER_PolicyAgreement [NOTIFIER_SwitchConfig\(\)](#) method is exited when any of the callbacks returns error code.

kNOTIFIER_PolicyForcible The user function is executed regardless of the results.

39.5.3 enum _notifier_notification_type

Used to notify registered callbacks

Enumerator

kNOTIFIER_NotifyRecover Notify IP to recover to previous work state.

kNOTIFIER_NotifyBefore Notify IP that configuration setting is going to change.

kNOTIFIER_NotifyAfter Notify IP that configuration setting has been changed.

39.5.4 enum _notifier_callback_type

Used in the callback configuration structure (notifier_callback_config_t) to specify when the registered callback is called during configuration switch initiated by the [NOTIFIER_SwitchConfig\(\)](#). Callback can be invoked in following situations.

- Before the configuration switch (Callback return value can affect [NOTIFIER_SwitchConfig\(\)](#) execution. See the [NOTIFIER_SwitchConfig\(\)](#) and notifier_policy_t documentation).
- After an unsuccessful attempt to switch configuration
- After a successful configuration switch

Enumerator

kNOTIFIER_CallbackBefore Callback handles BEFORE notification.

kNOTIFIER_CallbackAfter Callback handles AFTER notification.

kNOTIFIER_CallbackBeforeAfter Callback handles BEFORE and AFTER notification.

39.6 Function Documentation

39.6.1 status_t NOTIFIER_CreateHandle (*notifier_handle_t * notifierHandle, notifier_user_config_t ** configs, uint8_t configsNumber, notifier_callback_config_t * callbacks, uint8_t callbacksNumber, notifier_user_function_t userFunction, void * userData*)

Parameters

<i>notifierHandle</i>	A pointer to the notifier handle.
<i>configs</i>	A pointer to an array with references to all configurations which is handled by the Notifier.
<i>configsNumber</i>	Number of configurations. Size of the configuration array.
<i>callbacks</i>	A pointer to an array of callback configurations. If there are no callbacks to register during Notifier initialization, use NULL value.
<i>callbacks-Number</i>	Number of registered callbacks. Size of the callbacks array.
<i>userFunction</i>	User function.
<i>userData</i>	User data passed to user function.

Returns

An error Code or kStatus_Success.

39.6.2 **status_t NOTIFIER_SwitchConfig (notifier_handle_t * *notifierHandle*, uint8_t *configIndex*, notifier_policy_t *policy*)**

This function sets the system to the target configuration. Before transition, the Notifier sends notifications to all callbacks registered to the callback table. Callbacks are invoked in the following order: All registered callbacks are notified ordered by index in the callbacks array. The same order is used for before and after switch notifications. The notifications before the configuration switch can be used to obtain confirmation about the change from registered callbacks. If any registered callback denies the configuration change, further execution of this function depends on the notifier policy: the configuration change is either forced (kNOTIFIER_PolicyForcible) or exited (kNOTIFIER_PolicyAgreement). When configuration change is forced, the result of the before switch notifications are ignored. If an agreement is required, if any callback returns an error code, further notifications before switch notifications are cancelled and all already notified callbacks are re-invoked. The index of the callback which returned error code during pre-switch notifications is stored (any error codes during callbacks re-invocation are ignored) and NOTIFIER_GetErrorCallback() can be used to get it. Regardless of the policies, if any callback returns an error code, an error code indicating in which phase the error occurred is returned when NOTIFIER_SwitchConfig() exits.

Parameters

<i>notifierHandle</i>	pointer to notifier handle
<i>configIndex</i>	Index of the target configuration.
<i>policy</i>	Transaction policy, kNOTIFIER_PolicyAgreement or kNOTIFIER_PolicyForcible.

Returns

An error code or kStatus_Success.

39.6.3 `uint8_t NOTIFIER_GetErrorCallbackIndex (notifier_handle_t *notifierHandle)`

This function returns an index of the last callback that failed during the configuration switch while the last [NOTIFIER_SwitchConfig\(\)](#) was called. If the last [NOTIFIER_SwitchConfig\(\)](#) call ended successfully value equal to callbacks number is returned. The returned value represents an index in the array of static call-backs.

Parameters

<i>notifierHandle</i>	Pointer to the notifier handle
-----------------------	--------------------------------

Returns

Callback Index of the last failed callback or value equal to callbacks count.

Chapter 40

Shell

40.1 Overview

This section describes the programming interface of the Shell middleware.

Shell controls MCUs by commands via the specified communication peripheral based on the debug console driver.

40.2 Function groups

40.2.1 Initialization

To initialize the Shell middleware, call the `SHELL_Init()` function with these parameters. This function automatically enables the middleware.

```
shell_status_t SHELL_Init(shell_handle_t shellHandle,  
    serial_handle_t serialHandle, char *prompt);
```

Then, after the initialization was successful, call a command to control MCUs.

This example shows how to call the `SHELL_Init()` given the user configuration structure.

```
SHELL_Init(s_shellHandle, s_serialHandle, "Test@SHELL>");
```

40.2.2 Advanced Feature

- Support to get a character from standard input devices.

```
static shell_status_t SHELL_GetChar(shell_context_handle_t *shellContextHandle, uint8_t *ch);
```

Commands	Description
help	List all the registered commands.
exit	Exit program.

40.2.3 Shell Operation

```
SHELL_Init(s_shellHandle, s_serialHandle, "Test@SHELL>");  
SHELL_Task(s_shellHandle);
```

Data Structures

- struct `_shell_command`
User command data configuration structure. More...

Macros

- #define `SHELL_NON_BLOCKING_MODE` SERIAL_MANAGER_NON_BLOCKING_MODE
Whether use non-blocking mode.
- #define `SHELL_AUTO_COMPLETE` (1U)
Macro to set on/off auto-complete feature.
- #define `SHELL_BUFFER_SIZE` (64U)
Macro to set console buffer size.
- #define `SHELL_MAX_ARGS` (8U)
Macro to set maximum arguments in command.
- #define `SHELL_HISTORY_COUNT` (3U)
Macro to set maximum count of history commands.
- #define `SHELL_IGNORE_PARAMETER_COUNT` (0xFF)
Macro to bypass arguments check.
- #define `SHELL_HANDLE_SIZE`
The handle size of the shell module.
- #define `SHELL_USE_COMMON_TASK` (0U)
Macro to determine whether use common task.
- #define `SHELL_TASK_PRIORITY` (2U)
Macro to set shell task priority.
- #define `SHELL_TASK_STACK_SIZE` (1000U)
Macro to set shell task stack size.
- #define `SHELL_HANDLE_DEFINE`(name) uint32_t name[((`SHELL_HANDLE_SIZE` + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]
Defines the shell handle.
- #define `SHELL_COMMAND_DEFINE`(command, descriptor, callback, paramInt)
Defines the shell command structure.
- #define `SHELL_COMMAND`(command) &g_shellCommand##command
Gets the shell command pointer.

Typedefs

- typedef enum `_shell_status` shell_status_t
Shell status.
- typedef void * `shell_handle_t`
The handle of the shell module.
- typedef `shell_status_t(* cmd_function_t) (shell_handle_t shellHandle, int32_t argc, char **argv)`
User command function prototype.
- typedef struct `_shell_command` shell_command_t
User command data configuration structure.

Enumerations

- enum `_shell_status` {

`kStatus_SHELL_Success` = `kStatus_Success`,

`kStatus_SHELL_Error` = `MAKE_STATUS(kStatusGroup_SHELL, 1)`,

`kStatus_SHELL_OpenWriteHandleFailed` = `MAKE_STATUS(kStatusGroup_SHELL, 2)`,

`kStatus_SHELL_OpenReadHandleFailed` = `MAKE_STATUS(kStatusGroup_SHELL, 3)`,

`kStatus_SHELL_RetUsage` = `MAKE_STATUS(kStatusGroup_SHELL, 4)` }
- Shell status.*

Shell functional operation

- `shell_status_t SHELL_Init (shell_handle_t shellHandle, serial_handle_t serialHandle, char *prompt)`

Initializes the shell module.
- `shell_status_t SHELL_RegisterCommand (shell_handle_t shellHandle, shell_command_t *shellCommand)`

Registers the shell command.
- `shell_status_t SHELL_UnregisterCommand (shell_command_t *shellCommand)`

Unregisters the shell command.
- `shell_status_t SHELL_Write (shell_handle_t shellHandle, const char *buffer, uint32_t length)`

Sends data to the shell output stream.
- `int SHELL_Printf (shell_handle_t shellHandle, const char *formatString,...)`

Writes formatted output to the shell output stream.
- `shell_status_t SHELL_WriteSynchronization (shell_handle_t shellHandle, const char *buffer, uint32_t length)`

Sends data to the shell output stream with OS synchronization.
- `int SHELL_PrintfSynchronization (shell_handle_t shellHandle, const char *formatString,...)`

Writes formatted output to the shell output stream with OS synchronization.
- `void SHELL_ChangePrompt (shell_handle_t shellHandle, char *prompt)`

Change shell prompt.
- `void SHELL_PrintPrompt (shell_handle_t shellHandle)`

Print shell prompt.
- `void SHELL_Task (shell_handle_t shellHandle)`

The task function for Shell.
- `static bool SHELL_CheckRunningInIsr (void)`

Check if code is running in ISR.

40.3 Data Structure Documentation

40.3.1 struct _shell_command

Data Fields

- `const char * pcCommand`

The command that is executed.
- `char * pcHelpString`

String that describes how to use the command.
- `const cmd_function_t pFuncCallBack`

- A pointer to the callback function that returns the output generated by the command.
- `uint8_t cExpectedNumberOfParameters`
Commands expect a fixed number of parameters, which may be zero.
- `list_element_t link`
link of the element

Field Documentation

(1) `const char* _shell_command::pcCommand`

For example "help". It must be all lower case.

(2) `char* _shell_command::pcHelpString`

It should start with the command itself, and end with "\r\n". For example "help: Returns a list of all the commands\r\n".

(3) `const cmd_function_t _shell_command::pFuncCallBack`

(4) `uint8_t _shell_command::cExpectedNumberOfParameters`

40.4 Macro Definition Documentation

40.4.1 #define SHELL_NON_BLOCKING_MODE SERIAL_MANAGER_NON_BLOCKING_MODE

40.4.2 #define SHELL_AUTO_COMPLETE (1U)

40.4.3 #define SHELL_BUFFER_SIZE (64U)

40.4.4 #define SHELL_MAX_ARGS (8U)

40.4.5 #define SHELL_HISTORY_COUNT (3U)

40.4.6 #define SHELL_HANDLE_SIZE

Value:

```
(160U + SHELL_HISTORY_COUNT * SHELL_BUFFER_SIZE +
 SHELL_BUFFER_SIZE + SERIAL_MANAGER_READ_HANDLE_SIZE + \
SERIAL_MANAGER_WRITE_HANDLE_SIZE)
```

It is the sum of the SHELL_HISTORY_COUNT * SHELL_BUFFER_SIZE + SHELL_BUFFER_SIZE + SERIAL_MANAGER_READ_HANDLE_SIZE + SERIAL_MANAGER_WRITE_HANDLE_SIZE

40.4.7 #define SHELL_USE_COMMON_TASK (0U)**40.4.8 #define SHELL_TASK_PRIORITY (2U)****40.4.9 #define SHELL_TASK_STACK_SIZE (1000U)****40.4.10 #define SHELL_HANDLE_DEFINE(*name*) uint32_t
 name[((SHELL_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]**

This macro is used to define a 4 byte aligned shell handle. Then use "(shell_handle_t)*name*" to get the shell handle.

The macro should be global and could be optional. You could also define shell handle by yourself.

This is an example,

```
* SHELL_HANDLE_DEFINE(shellHandle);
*
```

Parameters

<i>name</i>	The name string of the shell handle.
-------------	--------------------------------------

**40.4.11 #define SHELL_COMMAND_DEFINE(*command*, *descriptor*, *callback*,
paramCount)**

Value:

```
\ shell_command_t g_shellCommand##command = {
    (#command), (descriptor), (callback), (paramCount), {0},           \
}
```

This macro is used to define the shell command structure [shell_command_t](#). And then uses the macro SHELL_COMMAND to get the command structure pointer. The macro should not be used in any function.

This is a example,

```
* SHELL_COMMAND_DEFINE(exit, "\r\n\"exit\": Exit program\r\n", SHELL_ExitCommand, 0);
* SHELL_RegisterCommand(s_shellHandle, SHELL_COMMAND(exit));
*
```

Parameters

<i>command</i>	The command string of the command. The double quotes do not need. Such as exit for "exit", help for "Help", read for "read".
<i>descriptor</i>	The description of the command is used for showing the command usage when "help" is typing.
<i>callback</i>	The callback of the command is used to handle the command line when the input command is matched.
<i>paramCount</i>	The max parameter count of the current command.

40.4.12 #define SHELL_COMMAND(*command*) &g_shellCommand##*command*

This macro is used to get the shell command pointer. The macro should not be used before the macro SHELL_COMMAND_DEFINE is used.

Parameters

<i>command</i>	The command string of the command. The double quotes do not need. Such as exit for "exit", help for "Help", read for "read".
----------------	------------------------------------------------------------------------------------------------------------------------------

40.5 Typedef Documentation

40.5.1 **typedef shell_status_t(* cmd_function_t)(shell_handle_t shellHandle, int32_t argc, char **argv)**

40.5.2 **typedef struct _shell_command shell_command_t**

40.6 Enumeration Type Documentation

40.6.1 **enum _shell_status**

Enumerator

kStatus_SHELL_Success Success.

kStatus_SHELL_Error Failed.

kStatus_SHELL_OpenWriteHandleFailed Open write handle failed.

kStatus_SHELL_OpenReadHandleFailed Open read handle failed.

kStatus_SHELL_RetUsage RetUsage for print cmd usage.

40.7 Function Documentation

40.7.1 shell_status_t SHELL_Init (shell_handle_t *shellHandle*, serial_handle_t *serialHandle*, char * *prompt*)

This function must be called before calling all other Shell functions. Call operation the Shell commands with user-defined settings. The example below shows how to set up the Shell and how to call the SHELL_Init function by passing in these parameters. This is an example.

```
* static SHELL_HANDLE_DEFINE(s_shellHandle);
* SHELL_Init((shell_handle_t)s_shellHandle, (
    serial_handle_t)s_serialHandle, "Test@SHELL>");
```

Parameters

<i>shellHandle</i>	Pointer to point to a memory space of size SHELL_HANDLE_SIZE allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: SHELL_HANDLE_DEFINE(shellHandle) ; or uint32_t shellHandle[((SHELL_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];
<i>serialHandle</i>	The serial manager module handle pointer.
<i>prompt</i>	The string prompt pointer of Shell. Only the global variable can be passed.

Return values

<i>kStatus_SHELL_Success</i>	The shell initialization succeed.
<i>kStatus_SHELL_Error</i>	An error occurred when the shell is initialized.
<i>kStatus_SHELL_Open-WriteHandleFailed</i>	Open the write handle failed.
<i>kStatus_SHELL_Open-ReadHandleFailed</i>	Open the read handle failed.

40.7.2 shell_status_t SHELL_RegisterCommand (shell_handle_t *shellHandle*, shell_command_t * *shellCommand*)

This function is used to register the shell command by using the command configuration shell_command_config_t. This is a example,

```
* SHELL_COMMAND_DEFINE(exit, "\r\n\"exit\": Exit program\r\n", SHELL_ExitCommand, 0);
* SHELL_RegisterCommand(s_shellHandle, SHELL_COMMAND(exit));
*
```

Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>shellCommand</i>	The command element.

Return values

<i>kStatus_SHELL_Success</i>	Successfully register the command.
<i>kStatus_SHELL_Error</i>	An error occurred.

40.7.3 **shell_status_t SHELL_UnregisterCommand (shell_command_t * *shellCommand*)**

This function is used to unregister the shell command.

Parameters

<i>shellCommand</i>	The command element.
---------------------	----------------------

Return values

<i>kStatus_SHELL_Success</i>	Successfully unregister the command.
------------------------------	--------------------------------------

40.7.4 **shell_status_t SHELL_Write (shell_handle_t *shellHandle*, const char * *buffer*, uint32_t *length*)**

This function is used to send data to the shell output stream.

Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>buffer</i>	Start address of the data to write.
<i>length</i>	Length of the data to write.

Return values

<i>kStatus_SHELL_Success</i>	Successfully send data.
<i>kStatus_SHELL_Error</i>	An error occurred.

40.7.5 int SHELL_Printf (shell_handle_t *shellHandle*, const char * *formatString*, ...)

Call this function to write a formatted output to the shell output stream.

Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>formatString</i>	Format string.

Returns

Returns the number of characters printed or a negative value if an error occurs.

40.7.6 shell_status_t SHELL_WriteSynchronization (shell_handle_t *shellHandle*, const char * *buffer*, uint32_t *length*)

This function is used to send data to the shell output stream with OS synchronization, note the function could not be called in ISR.

Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>buffer</i>	Start address of the data to write.
<i>length</i>	Length of the data to write.

Return values

<i>kStatus_SHELL_Success</i>	Successfully send data.
<i>kStatus_SHELL_Error</i>	An error occurred.

40.7.7 int SHELL_PrintfSynchronization (shell_handle_t *shellHandle*, const char * *formatString*, ...)

Call this function to write a formatted output to the shell output stream with OS synchronization, note the function could not be called in ISR.

Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>formatString</i>	Format string.

Returns

Returns the number of characters printed or a negative value if an error occurs.

40.7.8 void SHELL_ChangePrompt (*shell_handle_t shellHandle*, *char * prompt*)

Call this function to change shell prompt.

Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>prompt</i>	The string which will be used for command prompt

Returns

NULL.

40.7.9 void SHELL_PrintPrompt (*shell_handle_t shellHandle*)

Call this function to print shell prompt.

Parameters

<i>shellHandle</i>	The shell module handle pointer.
--------------------	----------------------------------

Returns

NULL.

40.7.10 void SHELL_Task (*shell_handle_t shellHandle*)

The task function for Shell; The function should be polled by upper layer. This function does not return until Shell command exit was called.

Parameters

<i>shellHandle</i>	The shell module handle pointer.
--------------------	----------------------------------

40.7.11 static bool SHELL_checkRunningInIsr(void) [inline], [static]

This function is used to check if code running in ISR.

Return values

<i>TRUE</i>	if code runing in ISR.
-------------	------------------------

Chapter 41

CODEC Driver

41.1 Overview

The MCUXpresso SDK provides a codec abstraction driver interface to access codec register.

Modules

- [CODEC Common Driver](#)
- [CODEC I2C Driver](#)
- [Da7212](#)
- [Sgtl5000](#)
- [Wm8960](#)

41.2 CODEC Common Driver

41.2.1 Overview

The codec common driver provides a codec control abstraction interface.

Modules

- [CODEC Adapter](#)
- [Da7212_adapter](#)
- [Sgtl5000_adapter](#)
- [Wm8960_adapter](#)

Data Structures

- [struct _codec_config](#)
Initialize structure of the codec. [More...](#)
- [struct _codec_capability](#)
codec capability [More...](#)
- [struct _codec_handle](#)
Codec handle definition. [More...](#)

Macros

- [#define CODEC_VOLUME_MAX_VALUE \(100U\)](#)
codec maximum volume range

Typedefs

- [typedef enum _codec_audio_protocol codec_audio_protocol_t](#)
AUDIO format definition.
- [typedef enum _codec_module codec_module_t](#)
audio codec module
- [typedef enum _codec_module_ctrl_cmd codec_module_ctrl_cmd_t](#)
audio codec module control cmd
- [typedef struct _codec_handle codec_handle_t](#)
codec handle declaration
- [typedef struct _codec_config codec_config_t](#)
Initialize structure of the codec.
- [typedef struct _codec_capability codec_capability_t](#)
codec capability

Enumerations

- enum {

kStatus_CODEC_NotSupport = MAKE_STATUS(kStatusGroup_CODEC, 0U),

kStatus_CODEC_DeviceNotRegistered = MAKE_STATUS(kStatusGroup_CODEC, 1U),

kStatus_CODEC_I2CBusInitialFailed,

kStatus_CODEC_I2CCommandTransferFailed }

CODEC status.
- enum _codec_audio_protocol {

kCODEC_BusI2S = 0U,

kCODEC_BusLeftJustified = 1U,

kCODEC_BusRightJustified = 2U,

kCODEC_BusPCMA = 3U,

kCODEC_BusPCMB = 4U,

kCODEC_BusTDM = 5U }

AUDIO format definition.
- enum {

kCODEC_AudioSampleRate8KHz = 8000U,

kCODEC_AudioSampleRate11025Hz = 11025U,

kCODEC_AudioSampleRate12KHz = 12000U,

kCODEC_AudioSampleRate16KHz = 16000U,

kCODEC_AudioSampleRate22050Hz = 22050U,

kCODEC_AudioSampleRate24KHz = 24000U,

kCODEC_AudioSampleRate32KHz = 32000U,

kCODEC_AudioSampleRate44100Hz = 44100U,

kCODEC_AudioSampleRate48KHz = 48000U,

kCODEC_AudioSampleRate96KHz = 96000U,

kCODEC_AudioSampleRate192KHz = 192000U,

kCODEC_AudioSampleRate384KHz = 384000U }

audio sample rate definition
- enum {

kCODEC_AudioBitWidth16bit = 16U,

kCODEC_AudioBitWidth20bit = 20U,

kCODEC_AudioBitWidth24bit = 24U,

kCODEC_AudioBitWidth32bit = 32U }

audio bit width
- enum _codec_module {

```

kCODEC_ModuleADC = 0U,
kCODEC_ModuleDAC = 1U,
kCODEC_ModulePGA = 2U,
kCODEC_ModuleHeadphone = 3U,
kCODEC_ModuleSpeaker = 4U,
kCODEC_ModuleLinein = 5U,
kCODEC_ModuleLineout = 6U,
kCODEC_ModuleVref = 7U,
kCODEC_ModuleMicbias = 8U,
kCODEC_ModuleMic = 9U,
kCODEC_ModuleI2SIn = 10U,
kCODEC_ModuleI2SOut = 11U,
kCODEC_ModuleMixer = 12U }

    audio codec module
• enum _codec_module_ctrl_cmd { kCODEC_ModuleSwitchI2SInInterface = 0U }

    audio codec module control cmd
• enum {

    kCODEC_ModuleI2SInInterfacePCM = 0U,
    kCODEC_ModuleI2SInInterfaceDSD = 1U }

    audio codec module digital interface
• enum {

    kCODEC_RecordSourceDifferentialLine = 1U,
    kCODEC_RecordSourceLineInput = 2U,
    kCODEC_RecordSourceDifferentialMic = 4U,
    kCODEC_RecordSourceDigitalMic = 8U,
    kCODEC_RecordSourceSingleEndMic = 16U }

    audio codec module record source value
• enum {

    kCODEC_RecordChannelLeft1 = 1U,
    kCODEC_RecordChannelLeft2 = 2U,
    kCODEC_RecordChannelLeft3 = 4U,
    kCODEC_RecordChannelRight1 = 1U,
    kCODEC_RecordChannelRight2 = 2U,
    kCODEC_RecordChannelRight3 = 4U,
    kCODEC_RecordChannelDifferentialPositive1 = 1U,
    kCODEC_RecordChannelDifferentialPositive2 = 2U,
    kCODEC_RecordChannelDifferentialPositive3 = 4U,
    kCODEC_RecordChannelDifferentialNegative1 = 8U,
    kCODEC_RecordChannelDifferentialNegative2 = 16U,
    kCODEC_RecordChannelDifferentialNegative3 = 32U }

    audio codec record channel
• enum {

```

```

kCODEC_PlaySourcePGA = 1U,
kCODEC_PlaySourceInput = 2U,
kCODEC_PlaySourceDAC = 4U,
kCODEC_PlaySourceMixerIn = 1U,
kCODEC_PlaySourceMixerInLeft = 2U,
kCODEC_PlaySourceMixerInRight = 4U,
kCODEC_PlaySourceAux = 8U }

    audio codec module play source value
• enum {
    kCODEC_PlayChannelHeadphoneLeft = 1U,
    kCODEC_PlayChannelHeadphoneRight = 2U,
    kCODEC_PlayChannelSpeakerLeft = 4U,
    kCODEC_PlayChannelSpeakerRight = 8U,
    kCODEC_PlayChannelLineOutLeft = 16U,
    kCODEC_PlayChannelLineOutRight = 32U,
    kCODEC_PlayChannelLeft0 = 1U,
    kCODEC_PlayChannelRight0 = 2U,
    kCODEC_PlayChannelLeft1 = 4U,
    kCODEC_PlayChannelRight1 = 8U,
    kCODEC_PlayChannelLeft2 = 16U,
    kCODEC_PlayChannelRight2 = 32U,
    kCODEC_PlayChannelLeft3 = 64U,
    kCODEC_PlayChannelRight3 = 128U }

    codec play channel
• enum {
    kCODEC_VolumeHeadphoneLeft = 1U,
    kCODEC_VolumeHeadphoneRight = 2U,
    kCODEC_VolumeSpeakerLeft = 4U,
    kCODEC_VolumeSpeakerRight = 8U,
    kCODEC_VolumeLineOutLeft = 16U,
    kCODEC_VolumeLineOutRight = 32U,
    kCODEC_VolumeLeft0 = 1UL << 0U,
    kCODEC_VolumeRight0 = 1UL << 1U,
    kCODEC_VolumeLeft1 = 1UL << 2U,
    kCODEC_VolumeRight1 = 1UL << 3U,
    kCODEC_VolumeLeft2 = 1UL << 4U,
    kCODEC_VolumeRight2 = 1UL << 5U,
    kCODEC_VolumeLeft3 = 1UL << 6U,
    kCODEC_VolumeRight3 = 1UL << 7U,
    kCODEC_VolumeDAC = 1UL << 8U }

    codec volume setting
• enum {

```

```
kCODEC_SupportModuleADC = 1U << 0U,  
kCODEC_SupportModuleDAC = 1U << 1U,  
kCODEC_SupportModulePGA = 1U << 2U,  
kCODEC_SupportModuleHeadphone = 1U << 3U,  
kCODEC_SupportModuleSpeaker = 1U << 4U,  
kCODEC_SupportModuleLinein = 1U << 5U,  
kCODEC_SupportModuleLineout = 1U << 6U,  
kCODEC_SupportModuleVref = 1U << 7U,  
kCODEC_SupportModuleMicbias = 1U << 8U,  
kCODEC_SupportModuleMic = 1U << 9U,  
kCODEC_SupportModuleI2SIn = 1U << 10U,  
kCODEC_SupportModuleI2SOut = 1U << 11U,  
kCODEC_SupportModuleMixer = 1U << 12U,  
kCODEC_SupportModuleI2SInSwitchInterface = 1U << 13U,  
kCODEC_SupportPlayChannelLeft0 = 1U << 0U,  
kCODEC_SupportPlayChannelRight0 = 1U << 1U,  
kCODEC_SupportPlayChannelLeft1 = 1U << 2U,  
kCODEC_SupportPlayChannelRight1 = 1U << 3U,  
kCODEC_SupportPlayChannelLeft2 = 1U << 4U,  
kCODEC_SupportPlayChannelRight2 = 1U << 5U,  
kCODEC_SupportPlayChannelLeft3 = 1U << 6U,  
kCODEC_SupportPlayChannelRight3 = 1U << 7U,  
kCODEC_SupportPlaySourcePGA = 1U << 8U,  
kCODEC_SupportPlaySourceInput = 1U << 9U,  
kCODEC_SupportPlaySourceDAC = 1U << 10U,  
kCODEC_SupportPlaySourceMixerIn = 1U << 11U,  
kCODEC_SupportPlaySourceMixerInLeft = 1U << 12U,  
kCODEC_SupportPlaySourceMixerInRight = 1U << 13U,  
kCODEC_SupportPlaySourceAux = 1U << 14U,  
kCODEC_SupportRecordSourceDifferentialLine = 1U << 0U,  
kCODEC_SupportRecordSourceLineInput = 1U << 1U,  
kCODEC_SupportRecordSourceDifferentialMic = 1U << 2U,  
kCODEC_SupportRecordSourceDigitalMic = 1U << 3U,  
kCODEC_SupportRecordSourceSingleEndMic = 1U << 4U,  
kCODEC_SupportRecordChannelLeft1 = 1U << 6U,  
kCODEC_SupportRecordChannelLeft2 = 1U << 7U,  
kCODEC_SupportRecordChannelLeft3 = 1U << 8U,  
kCODEC_SupportRecordChannelRight1 = 1U << 9U,  
kCODEC_SupportRecordChannelRight2 = 1U << 10U,  
kCODEC_SupportRecordChannelRight3 = 1U << 11U }
```

audio codec capability

Functions

- `status_t CODEC_Init (codec_handle_t *handle, codec_config_t *config)`
Codec initialization.
- `status_t CODEC_Deinit (codec_handle_t *handle)`
Codec de-initilization.
- `status_t CODEC_SetFormat (codec_handle_t *handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)`
set audio data format.
- `status_t CODEC_ModuleControl (codec_handle_t *handle, codec_module_ctrl_cmd_t cmd, uint32_t data)`
codec module control.
- `status_t CODEC_SetVolume (codec_handle_t *handle, uint32_t channel, uint32_t volume)`
set audio codec pl volume.
- `status_t CODEC_SetMute (codec_handle_t *handle, uint32_t channel, bool mute)`
set audio codec module mute.
- `status_t CODEC_SetPower (codec_handle_t *handle, codec_module_t module, bool powerOn)`
set audio codec power.
- `status_t CODEC_SetRecord (codec_handle_t *handle, uint32_t recordSource)`
codec set record source.
- `status_t CODEC_SetRecordChannel (codec_handle_t *handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)`
codec set record channel.
- `status_t CODEC_SetPlay (codec_handle_t *handle, uint32_t playSource)`
codec set play source.

Driver version

- `#define FSL_CODEC_DRIVER_VERSION (MAKE_VERSION(2, 3, 1))`
CLOCK driver version 2.3.1.

41.2.2 Data Structure Documentation

41.2.2.1 struct _codec_config

Data Fields

- `uint32_t codecDevType`
codec type
- `void *codecDevConfig`
Codec device specific configuration.

41.2.2.2 struct _codec_capability

Data Fields

- `uint32_t codecModuleCapability`
codec module capability
- `uint32_t codecPlayCapability`
codec play capability
- `uint32_t codecRecordCapability`
codec record capability
- `uint32_t codecVolumeCapability`
codec volume capability

41.2.2.3 struct _codec_handle

- Application should allocate a buffer with CODEC_HANDLE_SIZE for handle definition, such as `uint8_t codecHandleBuffer[CODEC_HANDLE_SIZE]; codec_handle_t *codecHandle = codecHandleBuffer;`;

Data Fields

- `codec_config_t * codecConfig`
codec configuration function pointer
- `const codec_capability_t * codecCapability`
codec capability
- `uint8_t codecDevHandle [HAL_CODEC_HANDLER_SIZE]`
codec device handle

41.2.3 Macro Definition Documentation

41.2.3.1 #define FSL_CODEC_DRIVER_VERSION (MAKE_VERSION(2, 3, 1))

41.2.4 Typedef Documentation

41.2.4.1 typedef enum _codec_audio_protocol codec_audio_protocol_t

41.2.5 Enumeration Type Documentation

41.2.5.1 anonymous enum

Enumerator

kStatus_CODEC_NotSupport CODEC not support status.

kStatus_CODEC_DeviceNotRegistered CODEC device register failed status.

kStatus_CODEC_I2CBusInitialFailed CODEC i2c bus initialization failed status.

kStatus_CODEC_I2CCommandTransferFailed CODEC i2c bus command transfer failed status.

41.2.5.2 enum _codec_audio_protocol

Enumerator

kCODEC_BusI2S I2S type.
kCODEC_BusLeftJustified Left justified mode.
kCODEC_BusRightJustified Right justified mode.
kCODEC_BusPCMA DSP/PCM A mode.
kCODEC_BusPCMB DSP/PCM B mode.
kCODEC_BusTDM TDM mode.

41.2.5.3 anonymous enum

Enumerator

kCODEC_AudioSampleRate8KHz Sample rate 8000 Hz.
kCODEC_AudioSampleRate11025Hz Sample rate 11025 Hz.
kCODEC_AudioSampleRate12KHz Sample rate 12000 Hz.
kCODEC_AudioSampleRate16KHz Sample rate 16000 Hz.
kCODEC_AudioSampleRate22050Hz Sample rate 22050 Hz.
kCODEC_AudioSampleRate24KHz Sample rate 24000 Hz.
kCODEC_AudioSampleRate32KHz Sample rate 32000 Hz.
kCODEC_AudioSampleRate44100Hz Sample rate 44100 Hz.
kCODEC_AudioSampleRate48KHz Sample rate 48000 Hz.
kCODEC_AudioSampleRate96KHz Sample rate 96000 Hz.
kCODEC_AudioSampleRate192KHz Sample rate 192000 Hz.
kCODEC_AudioSampleRate384KHz Sample rate 384000 Hz.

41.2.5.4 anonymous enum

Enumerator

kCODEC_AudioBitWidth16bit audio bit width 16
kCODEC_AudioBitWidth20bit audio bit width 20
kCODEC_AudioBitWidth24bit audio bit width 24
kCODEC_AudioBitWidth32bit audio bit width 32

41.2.5.5 enum _codec_module

Enumerator

kCODEC_ModuleADC codec module ADC

kCODEC_ModuleDAC codec module DAC
kCODEC_ModulePGA codec module PGA
kCODEC_ModuleHeadphone codec module headphone
kCODEC_ModuleSpeaker codec module speaker
kCODEC_ModuleLinein codec module linein
kCODEC_ModuleLineout codec module lineout
kCODEC_ModuleVref codec module VREF
kCODEC_ModuleMicbias codec module MIC BIAS
kCODEC_ModuleMic codec module MIC
kCODEC_ModuleI2SIn codec module I2S in
kCODEC_ModuleI2SOut codec module I2S out
kCODEC_ModuleMixer codec module mixer

41.2.5.6 enum _codec_module_ctrl_cmd

Enumerator

kCODEC_ModuleSwitchI2SInInterface module digital interface siwtch.

41.2.5.7 anonymous enum

Enumerator

kCODEC_ModuleI2SInInterfacePCM Pcm interface.
kCODEC_ModuleI2SInInterfaceDSD DSD interface.

41.2.5.8 anonymous enum

Enumerator

kCODEC_RecordSourceDifferentialLine record source from differential line
kCODEC_RecordSourceLineInput record source from line input
kCODEC_RecordSourceDifferentialMic record source from differential mic
kCODEC_RecordSourceDigitalMic record source from digital microphone
kCODEC_RecordSourceSingleEndMic record source from single microphone

41.2.5.9 anonymous enum

Enumerator

kCODEC_RecordChannelLeft1 left record channel 1
kCODEC_RecordChannelLeft2 left record channel 2
kCODEC_RecordChannelLeft3 left record channel 3
kCODEC_RecordChannelRight1 right record channel 1

kCODEC_RecordChannelRight2 right record channel 2
kCODEC_RecordChannelRight3 right record channel 3
kCODEC_RecordChannelDifferentialPositive1 differential positive record channel 1
kCODEC_RecordChannelDifferentialPositive2 differential positive record channel 2
kCODEC_RecordChannelDifferentialPositive3 differential positive record channel 3
kCODEC_RecordChannelDifferentialNegative1 differential negative record channel 1
kCODEC_RecordChannelDifferentialNegative2 differential negative record channel 2
kCODEC_RecordChannelDifferentialNegative3 differential negative record channel 3

41.2.5.10 anonymous enum

Enumerator

kCODEC_PlaySourcePGA play source PGA, bypass ADC
kCODEC_PlaySourceInput play source Input3
kCODEC_PlaySourceDAC play source DAC
kCODEC_PlaySourceMixerIn play source mixer in
kCODEC_PlaySourceMixerInLeft play source mixer in left
kCODEC_PlaySourceMixerInRight play source mixer in right
kCODEC_PlaySourceAux play source mixer in AUX

41.2.5.11 anonymous enum

Enumerator

kCODEC_PlayChannelHeadphoneLeft play channel headphone left
kCODEC_PlayChannelHeadphoneRight play channel headphone right
kCODEC_PlayChannelSpeakerLeft play channel speaker left
kCODEC_PlayChannelSpeakerRight play channel speaker right
kCODEC_PlayChannelLineOutLeft play channel lineout left
kCODEC_PlayChannelLineOutRight play channel lineout right
kCODEC_PlayChannelLeft0 play channel left0
kCODEC_PlayChannelRight0 play channel right0
kCODEC_PlayChannelLeft1 play channel left1
kCODEC_PlayChannelRight1 play channel right1
kCODEC_PlayChannelLeft2 play channel left2
kCODEC_PlayChannelRight2 play channel right2
kCODEC_PlayChannelLeft3 play channel left3
kCODEC_PlayChannelRight3 play channel right3

41.2.5.12 anonymous enum

Enumerator

kCODEC_VolumeHeadphoneLeft headphone left volume

kCODEC_VolumeHeadphoneRight headphone right volume
kCODEC_VolumeSpeakerLeft speaker left volume
kCODEC_VolumeSpeakerRight speaker right volume
kCODEC_VolumeLineOutLeft lineout left volume
kCODEC_VolumeLineOutRight lineout right volume
kCODEC_VolumeLeft0 left0 volume
kCODEC_VolumeRight0 right0 volume
kCODEC_VolumeLeft1 left1 volume
kCODEC_VolumeRight1 right1 volume
kCODEC_VolumeLeft2 left2 volume
kCODEC_VolumeRight2 right2 volume
kCODEC_VolumeLeft3 left3 volume
kCODEC_VolumeRight3 right3 volume
kCODEC_VolumeDAC dac volume

41.2.5.13 anonymous enum

Enumerator

kCODEC_SupportModuleADC codec capability of module ADC
kCODEC_SupportModuleDAC codec capability of module DAC
kCODEC_SupportModulePGA codec capability of module PGA
kCODEC_SupportModuleHeadphone codec capability of module headphone
kCODEC_SupportModuleSpeaker codec capability of module speaker
kCODEC_SupportModuleLinein codec capability of module linein
kCODEC_SupportModuleLineout codec capability of module lineout
kCODEC_SupportModuleVref codec capability of module vref
kCODEC_SupportModuleMicbias codec capability of module mic bias
kCODEC_SupportModuleMic codec capability of module mic bias
kCODEC_SupportModuleI2SIn codec capability of module I2S in
kCODEC_SupportModuleI2SOut codec capability of module I2S out
kCODEC_SupportModuleMixer codec capability of module mixer
kCODEC_SupportModuleI2SInSwitchInterface codec capability of module I2S in switch interface

kCODEC_SupportPlayChannelLeft0 codec capability of play channel left 0
kCODEC_SupportPlayChannelRight0 codec capability of play channel right 0
kCODEC_SupportPlayChannelLeft1 codec capability of play channel left 1
kCODEC_SupportPlayChannelRight1 codec capability of play channel right 1
kCODEC_SupportPlayChannelLeft2 codec capability of play channel left 2
kCODEC_SupportPlayChannelRight2 codec capability of play channel right 2
kCODEC_SupportPlayChannelLeft3 codec capability of play channel left 3
kCODEC_SupportPlayChannelRight3 codec capability of play channel right 3
kCODEC_SupportPlaySourcePGA codec capability of set playback source PGA
kCODEC_SupportPlaySourceInput codec capability of set playback source INPUT
kCODEC_SupportPlaySourceDAC codec capability of set playback source DAC

kCODEC_SupportPlaySourceMixerIn codec capability of set play source Mixer in
kCODEC_SupportPlaySourceMixerInLeft codec capability of set play source Mixer in left
kCODEC_SupportPlaySourceMixerInRight codec capability of set play source Mixer in right
kCODEC_SupportPlaySourceAux codec capability of set play source aux
kCODEC_SupportRecordSourceDifferentialLine codec capability of record source differential line

kCODEC_SupportRecordSourceLineInput codec capability of record source line input
kCODEC_SupportRecordSourceDifferentialMic codec capability of record source differential mic

kCODEC_SupportRecordSourceDigitalMic codec capability of record digital mic
kCODEC_SupportRecordSourceSingleEndMic codec capability of single end mic
kCODEC_SupportRecordChannelLeft1 left record channel 1
kCODEC_SupportRecordChannelLeft2 left record channel 2
kCODEC_SupportRecordChannelLeft3 left record channel 3
kCODEC_SupportRecordChannelRight1 right record channel 1
kCODEC_SupportRecordChannelRight2 right record channel 2
kCODEC_SupportRecordChannelRight3 right record channel 3

41.2.6 Function Documentation

41.2.6.1 status_t CODEC_Init (*codec_handle_t * handle*, *codec_config_t * config*)

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configurations.

Returns

kStatus_Success is success, else de-initial failed.

41.2.6.2 status_t CODEC_Deinit (*codec_handle_t * handle*)

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus_Success is success, else de-initial failed.

41.2.6.3 **status_t CODEC_SetFormat(codec_handle_t * *handle*, uint32_t *mclk*, uint32_t *sampleRate*, uint32_t *bitWidth*)**

Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus_Success is success, else configure failed.

41.2.6.4 status_t CODEC_ModuleControl (*codec_handle_t * handle*, *codec_module_ctrl_cmd_t cmd*, *uint32_t data*)

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature.

Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference _codec_module_ctrl_cmd.
<i>data</i>	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.

Returns

kStatus_Success is success, else configure failed.

41.2.6.5 status_t CODEC_SetVolume (*codec_handle_t * handle*, *uint32_t channel*, *uint32_t volume*)

Parameters

<i>handle</i>	codec handle.
<i>channel</i>	audio codec volume channel, can be a value or combine value of _codec_volume_-capability or _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

41.2.6.6 status_t CODEC_SetMute (*codec_handle_t * handle*, *uint32_t channel*, *bool mute*)

Parameters

<i>handle</i>	codec handle.
<i>channel</i>	audio codec volume channel, can be a value or combine value of _codec_volume_-capability or _codec_play_channel.
<i>mute</i>	true is mute, false is unmute.

Returns

kStatus_Success is success, else configure failed.

41.2.6.7 status_t CODEC_SetPower (*codec_handle_t * handle*, *codec_module_t module*, *bool powerOn*)

Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

Returns

kStatus_Success is success, else configure failed.

41.2.6.8 status_t CODEC_SetRecord (*codec_handle_t * handle*, *uint32_t recordSource*)

Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

41.2.6.9 status_t CODEC_SetRecordChannel (*codec_handle_t * handle*, *uint32_t leftRecordChannel*, *uint32_t rightRecordChannel*)

Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

41.2.6.10 status_t CODEC_SetPlay (*codec_handle_t * handle*, *uint32_t playSource*)

Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of _codec_play_source.

Returns

kStatus_Success is success, else configure failed.

41.3 CODEC I2C Driver

41.3.1 Overview

The codec common driver provides a codec control abstraction interface.

Data Structures

- struct `_codec_i2c_config`
CODEC I2C configurations structure. [More...](#)

Macros

- #define `CODEC_I2C_MASTER_HANDLER_SIZE` HAL_I2C_MASTER_HANDLE_SIZE
codec i2c handler

Typedefs

- typedef enum `_codec_reg_addr` `codec_reg_addr_t`
CODEC device register address type.
- typedef enum `_codec_reg_width` `codec_reg_width_t`
CODEC device register width.
- typedef struct `_codec_i2c_config` `codec_i2c_config_t`
CODEC I2C configurations structure.

Enumerations

- enum `_codec_reg_addr` {

`kCODEC_RegAddr8Bit` = 1U,
`kCODEC_RegAddr16Bit` = 2U }

CODEC device register address type.
- enum `_codec_reg_width` {

`kCODEC_RegWidth8Bit` = 1U,
`kCODEC_RegWidth16Bit` = 2U,
`kCODEC_RegWidth32Bit` = 4U }

CODEC device register width.

Functions

- `status_t CODEC_I2C_Init` (void *handle, uint32_t i2cInstance, uint32_t i2cBaudrate, uint32_t i2cSourceClockHz)
Codec i2c bus initialization.
- `status_t CODEC_I2C_Deinit` (void *handle)

Codec i2c de-initilization.

- **status_t CODEC_I2C_Send** (void *handle, uint8_t deviceAddress, uint32_t subAddress, uint8_t subaddressSize, uint8_t *txBuff, uint8_t txBuffSize)
codec i2c send function.
- **status_t CODEC_I2C_Receive** (void *handle, uint8_t deviceAddress, uint32_t subAddress, uint8_t subaddressSize, uint8_t *rxBuff, uint8_t rxBuffSize)
codec i2c receive function.

41.3.2 Data Structure Documentation

41.3.2.1 struct _codec_i2c_config

Data Fields

- **uint32_t codecI2CInstance**
i2c bus instance
- **uint32_t codecI2CSourceClock**
i2c bus source clock frequency

41.3.3 Typedef Documentation

41.3.3.1 typedef enum _codec_reg_addr codec_reg_addr_t

41.3.3.2 typedef enum _codec_reg_width codec_reg_width_t

41.3.4 Enumeration Type Documentation

41.3.4.1 enum _codec_reg_addr

Enumerator

kCODEC_RegAddr8Bit 8-bit register address.

kCODEC_RegAddr16Bit 16-bit register address.

41.3.4.2 enum _codec_reg_width

Enumerator

kCODEC_RegWidth8Bit 8-bit register width.

kCODEC_RegWidth16Bit 16-bit register width.

kCODEC_RegWidth32Bit 32-bit register width.

41.3.5 Function Documentation

41.3.5.1 `status_t CODEC_I2C_Init (void * handle, uint32_t i2cInstance, uint32_t i2cBaudrate, uint32_t i2cSourceClockHz)`

Parameters

<i>handle</i>	i2c master handle.
<i>i2cInstance</i>	instance number of the i2c bus, such as 0 is corresponding to I2C0.
<i>i2cBaudrate</i>	i2c baudrate.
<i>i2cSource-ClockHz</i>	i2c source clock frequency.

Returns

kStatus_HAL_I2cSuccess is success, else initial failed.

41.3.5.2 status_t CODEC_I2C_Deinit (void * *handle*)

Parameters

<i>handle</i>	i2c master handle.
---------------	--------------------

Returns

kStatus_HAL_I2cSuccess is success, else deinitial failed.

41.3.5.3 status_t CODEC_I2C_Send (void * *handle*, uint8_t *deviceAddress*, uint32_t *subAddress*, uint8_t *subaddressSize*, uint8_t * *txBuff*, uint8_t *txBuffSize*)

Parameters

<i>handle</i>	i2c master handle.
<i>deviceAddress</i>	codec device address.
<i>subAddress</i>	register address.
<i>subaddressSize</i>	register address width.
<i>txBuff</i>	tx buffer pointer.
<i>txBuffSize</i>	tx buffer size.

Returns

kStatus_HAL_I2cSuccess is success, else send failed.

41.3.5.4 status_t CODEC_I2C_Receive (void * *handle*, uint8_t *deviceAddress*, uint32_t *subAddress*, uint8_t *subaddressSize*, uint8_t * *rxBuff*, uint8_t *rxBuffSize*)

Parameters

<i>handle</i>	i2c master handle.
<i>deviceAddress</i>	codec device address.
<i>subAddress</i>	register address.
<i>subaddressSize</i>	register address width.
<i>rxBuff</i>	rx buffer pointer.
<i>rxBuffSize</i>	rx buffer size.

Returns

kStatus_HAL_I2cSuccess is success, else receive failed.

Chapter 42

Serial Manager

42.1 Overview

This chapter describes the programming interface of the serial manager component.

The serial manager component provides a series of APIs to operate different serial port types. The port types it supports are UART, USB CDC and SWO.

Modules

- [Serial_port_swo](#)
- [Serial_port_uart](#)

Data Structures

- [struct _serial_manager_config](#)
serial manager config structure [More...](#)
- [struct _serial_manager_callback_message](#)
Callback message structure. [More...](#)

Macros

- [#define SERIAL_MANAGER_NON_BLOCKING_MODE \(1U\)](#)
Enable or disable serial manager non-blocking mode (1 - enable, 0 - disable)
- [#define SERIAL_MANAGER_RING_BUFFER_FLOWCONTROL \(0U\)](#)
Enable or ring buffer flow control (1 - enable, 0 - disable)
- [#define SERIAL_PORT_TYPE_UART \(0U\)](#)
Enable or disable uart port (1 - enable, 0 - disable)
- [#define SERIAL_PORT_TYPE_UART_DMA \(0U\)](#)
Enable or disable uart dma port (1 - enable, 0 - disable)
- [#define SERIAL_PORT_TYPE_USBCDC \(0U\)](#)
Enable or disable USB CDC port (1 - enable, 0 - disable)
- [#define SERIAL_PORT_TYPE_SWO \(0U\)](#)
Enable or disable SWO port (1 - enable, 0 - disable)
- [#define SERIAL_PORT_TYPE_VIRTUAL \(0U\)](#)
Enable or disable USB CDC virtual port (1 - enable, 0 - disable)
- [#define SERIAL_PORT_TYPE_RPMSG \(0U\)](#)
Enable or disable rpmsg port (1 - enable, 0 - disable)
- [#define SERIAL_PORT_TYPE_SPI_MASTER \(0U\)](#)
Enable or disable SPI Master port (1 - enable, 0 - disable)
- [#define SERIAL_PORT_TYPE_SPI_SLAVE \(0U\)](#)
Enable or disable SPI Slave port (1 - enable, 0 - disable)
- [#define SERIAL_PORT_TYPE_BLE_WU \(0U\)](#)
Enable or disable BLE WU port (1 - enable, 0 - disable)
- [#define SERIAL_MANAGER_WRITE_TIME_DELAY_DEFAULT_VALUE \(1U\)](#)

- `#define SERIAL_MANAGER_READ_TIME_DELAY_DEFAULT_VALUE (1U)`
Set the default delay time in ms used by SerialManager_WriteTimeDelay().
- `#define SERIAL_MANAGER_TASK_HANDLE_RX_AVAILABLE_NOTIFY (0U)`
Set the default delay time in ms used by SerialManager_ReadTimeDelay().
- `#define SERIAL_MANAGER_WRITE_HANDLE_SIZE (44U)`
Enable or disable SerialManager_Task() handle RX data available notify.
- `#define SERIAL_MANAGER_USE_COMMON_TASK (0U)`
Set serial manager write handle size.
- `SERIAL_PORT_UART_HANDLE_SIZE/SERIAL_PORT_USB_CDC_HANDLE_SIZE + serial manager dedicated size.`
- `#define SERIAL_MANAGER_HANDLE_SIZE (SERIAL_MANAGER_HANDLE_SIZE_TEMP + 124U)`
Definition of serial manager handle size.
- `#define SERIAL_MANAGER_HANDLE_DEFINE(name) uint32_t name[((SERIAL_MANAGER_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]`
Defines the serial manager handle.
- `#define SERIAL_MANAGER_WRITE_HANDLE_DEFINE(name) uint32_t name[((SERIAL_MANAGER_WRITE_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]`
Defines the serial manager write handle.
- `#define SERIAL_MANAGER_READ_HANDLE_DEFINE(name) uint32_t name[((SERIAL_MANAGER_READ_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]`
Defines the serial manager read handle.
- `#define SERIAL_MANAGER_TASK_PRIORITY (2U)`
Macro to set serial manager task priority.
- `#define SERIAL_MANAGER_TASK_STACK_SIZE (1000U)`
Macro to set serial manager task stack size.

Typedefs

- `typedef void * serial_handle_t`
The handle of the serial manager module.
- `typedef void * serial_write_handle_t`
The write handle of the serial manager module.
- `typedef void * serial_read_handle_t`
The read handle of the serial manager module.
- `typedef enum _serial_port_type serial_port_type_t`
serial port type
- `typedef enum _serial_manager_type serial_manager_type_t`
serial manager type
- `typedef struct _serial_manager_config serial_manager_config_t`
serial manager config structure
- `typedef enum _serial_manager_status serial_manager_status_t`
serial manager error code
- `typedef struct _serial_manager_callback_message serial_manager_callback_message_t`
Callback message structure.
- `typedef void(* serial_manager_callback_t)(void *callbackParam, serial_manager_callback_message_t *message, serial_manager_status_t status)`
serial manager callback function

- `typedef int32_t(* serial_manager_lowpower_critical_callback_t)(int32_t power_mode)`
serial manager Lowpower Critical callback function

Enumerations

- `enum _serial_port_type {`
 `kSerialPort_None = 0U,`
 `kSerialPort_Uart = 1U,`
 `kSerialPort_UsbCdc,`
 `kSerialPort_Swo,`
 `kSerialPort_Virtual,`
 `kSerialPort_Rpmsg,`
 `kSerialPort_UartDma,`
 `kSerialPort_SpiMaster,`
 `kSerialPort_SpiSlave,`
 `kSerialPort_BleWu }`
serial port type
- `enum _serial_manager_type {`
 `kSerialManager_NonBlocking = 0x0U,`
 `kSerialManager_Blocking = 0x8F41U }`
serial manager type
- `enum _serial_manager_status {`
 `kStatus_SerialManager_Success = kStatus_Success,`
 `kStatus_SerialManager_Error = MAKE_STATUS(kStatusGroup_SERIALMANAGER, 1),`
 `kStatus_SerialManager_Busy = MAKE_STATUS(kStatusGroup_SERIALMANAGER, 2),`
 `kStatus_SerialManager_Notify = MAKE_STATUS(kStatusGroup_SERIALMANAGER, 3),`
 `kStatus_SerialManager_Canceled,`
 `kStatus_SerialManager_HandleConflict = MAKE_STATUS(kStatusGroup_SERIALMANAGER,`
 `5),`
 `kStatus_SerialManager_RingBufferOverflow,`
 `kStatus_SerialManager_NotConnected = MAKE_STATUS(kStatusGroup_SERIALMANAGER,`
 `7) }`
serial manager error code

Functions

- `serial_manager_status_t SerialManager_Init (serial_handle_t serialHandle, const serial_manager_config_t *serialConfig)`
Initializes a serial manager module with the serial manager handle and the user configuration structure.
- `serial_manager_status_t SerialManager_Deinit (serial_handle_t serialHandle)`
De-initializes the serial manager module instance.
- `serial_manager_status_t SerialManager_OpenWriteHandle (serial_handle_t serialHandle, serial_write_handle_t writeHandle)`
Opens a writing handle for the serial manager module.
- `serial_manager_status_t SerialManager_CloseWriteHandle (serial_write_handle_t writeHandle)`
Closes a writing handle for the serial manager module.
- `serial_manager_status_t SerialManager_OpenReadHandle (serial_handle_t serialHandle, serial_read_handle_t readHandle)`

- *Opens a reading handle for the serial manager module.*
serial_manager_status_t SerialManager_CloseReadHandle (*serial_read_handle_t* *readHandle*)
Closes a reading for the serial manager module.
- **serial_manager_status_t SerialManager_WriteBlocking** (*serial_write_handle_t* *writeHandle*, *uint8_t *buffer*, *uint32_t length*)
Transmits data with the blocking mode.
- **serial_manager_status_t SerialManager_ReadBlocking** (*serial_read_handle_t* *readHandle*, *uint8_t *buffer*, *uint32_t length*)
Reads data with the blocking mode.
- **serial_manager_status_t SerialManager_WriteNonBlocking** (*serial_write_handle_t* *writeHandle*, *uint8_t *buffer*, *uint32_t length*)
Transmits data with the non-blocking mode.
- **serial_manager_status_t SerialManager_ReadNonBlocking** (*serial_read_handle_t* *readHandle*, *uint8_t *buffer*, *uint32_t length*)
Reads data with the non-blocking mode.
- **serial_manager_status_t SerialManager_TryRead** (*serial_read_handle_t* *readHandle*, *uint8_t *buffer*, *uint32_t length*, *uint32_t *receivedLength*)
Tries to read data.
- **serial_manager_status_t SerialManager_CancelWriting** (*serial_write_handle_t* *writeHandle*)
Cancels unfinished send transmission.
- **serial_manager_status_t SerialManager_CancelReading** (*serial_read_handle_t* *readHandle*)
Cancels unfinished receive transmission.
- **serial_manager_status_t SerialManager_InstallTxCallback** (*serial_write_handle_t* *writeHandle*, *serial_manager_callback_t callback*, *void *callbackParam*)
Installs a TX callback and callback parameter.
- **serial_manager_status_t SerialManager_InstallRxCallback** (*serial_read_handle_t* *readHandle*, *serial_manager_callback_t callback*, *void *callbackParam*)
Installs a RX callback and callback parameter.
- **static bool SerialManager_needPollingIsr** (*void*)
Check if need polling ISR.
- **serial_manager_status_t SerialManager_EnterLowpower** (*serial_handle_t* *serialHandle*)
Prepares to enter low power consumption.
- **serial_manager_status_t SerialManager_ExitLowpower** (*serial_handle_t* *serialHandle*)
Restores from low power consumption.
- **void SerialManager_SetLowpowerCriticalCb** (*const serial_manager_lowpower_critical_CBs_t *pf-Callback*)
This function performs initialization of the callbacks structure used to disable lowpower when serial manager is active.

42.2 Data Structure Documentation

42.2.1 struct _serial_manager_config

Data Fields

- **uint8_t * ringBuffer**
Ring buffer address, it is used to buffer data received by the hardware.
- **uint32_t ringBufferSize**
The size of the ring buffer.

- `serial_port_type_t type`
Serial port type.
- `serial_manager_type_t blockType`
Serial manager port type.
- `void * portConfig`
Serial port configuration.

Field Documentation**(1) `uint8_t* _serial_manager_config::ringBuffer`**

Besides, the memory space cannot be free during the lifetime of the serial manager module.

42.2.2 `struct _serial_manager_callback_message`**Data Fields**

- `uint8_t * buffer`
Transferred buffer.
- `uint32_t length`
Transferred data length.

42.3 Macro Definition Documentation**42.3.1 `#define SERIAL_MANAGER_WRITE_TIME_DELAY_DEFAULT_VALUE (1U)`****42.3.2 `#define SERIAL_MANAGER_READ_TIME_DELAY_DEFAULT_VALUE (1U)`****42.3.3 `#define SERIAL_MANAGER_USE_COMMON_TASK (0U)`**

Macro to determine whether use common task.

42.3.4 `#define SERIAL_MANAGER_HANDLE_SIZE (SERIAL_MANAGER_HANDLE_SIZE_TEMP + 124U)`**42.3.5 `#define SERIAL_MANAGER_HANDLE_DEFINE(name) uint32_t name[((SERIAL_MANAGER_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]`**

This macro is used to define a 4 byte aligned serial manager handle. Then use "(serial_handle_t)name" to get the serial manager handle.

The macro should be global and could be optional. You could also define serial manager handle by yourself.

This is an example,

```
* SERIAL_MANAGER_HANDLE_DEFINE(serialManagerHandle);
*
```

Parameters

<i>name</i>	The name string of the serial manager handle.
-------------	-----------------------------------------------

42.3.6 #define SERIAL_MANAGER_WRITE_HANDLE_DEFINE(*name*) uint32_t name[((SERIAL_MANAGER_WRITE_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]

This macro is used to define a 4 byte aligned serial manager write handle. Then use "(serial_write_handle-_t)*name*" to get the serial manager write handle.

The macro should be global and could be optional. You could also define serial manager write handle by yourself.

This is an example,

```
* SERIAL_MANAGER_WRITE_HANDLE_DEFINE(serialManagerwriteHandle);
*
```

Parameters

<i>name</i>	The name string of the serial manager write handle.
-------------	-----------------------------------------------------

42.3.7 #define SERIAL_MANAGER_READ_HANDLE_DEFINE(*name*) uint32_t name[((SERIAL_MANAGER_READ_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]

This macro is used to define a 4 byte aligned serial manager read handle. Then use "(serial_read_handle-_t)*name*" to get the serial manager read handle.

The macro should be global and could be optional. You could also define serial manager read handle by yourself.

This is an example,

```
* SERIAL_MANAGER_READ_HANDLE_DEFINE(serialManagerReadHandle);
*
```

Parameters

<i>name</i>	The name string of the serial manager read handle.
-------------	----------------------------------------------------

42.3.8 #define SERIAL_MANAGER_TASK_PRIORITY (2U)

42.3.9 #define SERIAL_MANAGER_TASK_STACK_SIZE (1000U)

42.4 Enumeration Type Documentation

42.4.1 enum _serial_port_type

Enumerator

- kSerialPort_None* Serial port is none.
- kSerialPort_Uart* Serial port UART.
- kSerialPort_UsbCdc* Serial port USB CDC.
- kSerialPort_Swo* Serial port SWO.
- kSerialPort_Virtual* Serial port Virtual.
- kSerialPort_Rpmsg* Serial port RPMSG.
- kSerialPort_UartDma* Serial port UART DMA.
- kSerialPort_SpiMaster* Serial port SPIMASTER.
- kSerialPort_SpiSlave* Serial port SPISLAVE.
- kSerialPort_BleWu* Serial port BLE WU.

42.4.2 enum _serial_manager_type

Enumerator

- kSerialManager_NonBlocking* None blocking handle.
- kSerialManager_Blocking* Blocking handle.

42.4.3 enum _serial_manager_status

Enumerator

- kStatus_SerialManager_Success* Success.
- kStatus_SerialManager_Error* Failed.
- kStatus_SerialManager_Busy* Busy.
- kStatus_SerialManager_Notify* Ring buffer is not empty.
- kStatus_SerialManager_Canceled* the non-blocking request is canceled

kStatus_SerialManager_HandleConflict The handle is opened.

kStatus_SerialManager_RingBufferOverflow The ring buffer is overflowed.

kStatus_SerialManager_NotConnected The host is not connected.

42.5 Function Documentation

42.5.1 `serial_manager_status_t SerialManager_Init (serial_handle_t serialHandle, const serial_manager_config_t * serialConfig)`

This function configures the Serial Manager module with user-defined settings. The user can configure the configuration structure. The parameter `serialHandle` is a pointer to point to a memory space of size `SERIAL_MANAGER_HANDLE_SIZE` allocated by the caller. The Serial Manager module supports three types of serial port, UART (includes UART, USART, LPSCI, LPUART, etc), USB CDC and swo. Please refer to `serial_port_type_t` for serial port setting. These three types can be set by using `serial_manager_config_t`.

Example below shows how to use this API to configure the Serial Manager. For UART,

```
* #define SERIAL_MANAGER_RING_BUFFER_SIZE (256U)
* static SERIAL_MANAGER_HANDLE_DEFINE(s_serialHandle);
* static uint8_t s_ringBuffer[SERIAL_MANAGER_RING_BUFFER_SIZE];
*
* serial_manager_config_t config;
* serial_port_uart_config_t uartConfig;
* config.type = kSerialPort_Uart;
* config.ringBuffer = &s_ringBuffer[0];
* config.ringBufferSize = SERIAL_MANAGER_RING_BUFFER_SIZE;
* uartConfig.instance = 0;
* uartConfig.clockRate = 24000000;
* uartConfig.baudRate = 115200;
* uartConfig.parityMode = kSerialManager_UartParityDisabled;
* uartConfig.stopBitCount = kSerialManager_UartOneStopBit;
* uartConfig.enableRx = 1;
* uartConfig.enableTx = 1;
* uartConfig.enableRxRTS = 0;
* uartConfig.enableTxCTS = 0;
* config.portConfig = &uartConfig;
* SerialManager_Init((serial_handle_t)s_serialHandle, &config);
*
```

For USB CDC,

```
* #define SERIAL_MANAGER_RING_BUFFER_SIZE (256U)
* static SERIAL_MANAGER_HANDLE_DEFINE(s_serialHandle);
* static uint8_t s_ringBuffer[SERIAL_MANAGER_RING_BUFFER_SIZE];
*
* serial_manager_config_t config;
* serial_port_usb_cdc_config_t usbCdcConfig;
* config.type = kSerialPort_UsbCdc;
* config.ringBuffer = &s_ringBuffer[0];
* config.ringBufferSize = SERIAL_MANAGER_RING_BUFFER_SIZE;
* usbCdcConfig.controllerIndex = kSerialManager_UsbControllerKhci0;
* config.portConfig = &usbCdcConfig;
* SerialManager_Init((serial_handle_t)s_serialHandle, &config);
*
```

Parameters

<i>serialHandle</i>	Pointer to point to a memory space of size S SERIAL_MANAGER_HANDLE_SIZE allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: S SERIAL_MANAGER_HANDLE_DEFINE(serialHandle) ; or <code>uint32_t serialHandle[((SERIAL_MANAGER_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>
<i>serialConfig</i>	Pointer to user-defined configuration structure.

Return values

<i>kStatus_SerialManager_Error</i>	An error occurred.
<i>kStatus_SerialManager_Success</i>	The Serial Manager module initialization succeed.

42.5.2 **serial_manager_status_t SerialManager_Deinit (serial_handle_t serialHandle)**

This function de-initializes the serial manager module instance. If the opened writing or reading handle is not closed, the function will return `kStatus_SerialManager_Busy`.

Parameters

<i>serialHandle</i>	The serial manager module handle pointer.
---------------------	-------------------------------------------

Return values

<i>kStatus_SerialManager_Success</i>	The serial manager de-initialization succeed.
<i>kStatus_SerialManager_Busy</i>	Opened reading or writing handle is not closed.

42.5.3 **serial_manager_status_t SerialManager_OpenWriteHandle (serial_handle_t serialHandle, serial_write_handle_t writeHandle)**

This function Opens a writing handle for the serial manager module. If the serial manager needs to be used in different tasks, the task should open a dedicated write handle for itself by calling [SerialManager_OpenWriteHandle](#). Since there can only one buffer for transmission for the writing handle at the same time, multiple writing handles need to be opened when the multiple transmission is needed for a task.

Parameters

<i>serialHandle</i>	The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices.
<i>writeHandle</i>	The serial manager module writing handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: SERIAL_MANAGER_WRITE_HANDLE_DEFINE(writeHandle) ; or <code>uint32_t writeHandle[((SERIAL_MANAGER_WRITE_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>

Return values

<i>kStatus_SerialManager_Error</i>	An error occurred.
<i>kStatus_SerialManager_HandleConflict</i>	The writing handle was opened.
<i>kStatus_SerialManager_Success</i>	The writing handle is opened.

Example below shows how to use this API to write data. For task 1,

```
* static SERIAL_MANAGER_WRITE_HANDLE_DEFINE(s_serialWriteHandle1);
* static uint8_t s_nonBlockingWelcome1[] = "This is non-blocking writing log for task1!\r\n";
* SerialManager_OpenWriteHandle((serial_handle_t)serialHandle
*     , (serial_write_handle_t)s_serialWriteHandle1);
* SerialManager_InstallTxCallback()
*     serial_write_handle_t)s_serialWriteHandle1,
*             Task1_SerialManagerTxCallback,
*             s_serialWriteHandle1);
* SerialManager_WriteNonBlocking(
*     serial_write_handle_t)s_serialWriteHandle1,
*             s_nonBlockingWelcome1,
*             sizeof(s_nonBlockingWelcome1) - 1U);
*
*
```

For task 2,

```
* static SERIAL_MANAGER_WRITE_HANDLE_DEFINE(s_serialWriteHandle2);
* static uint8_t s_nonBlockingWelcome2[] = "This is non-blocking writing log for task2!\r\n";
* SerialManager_OpenWriteHandle((serial_handle_t)serialHandle
*     , (serial_write_handle_t)s_serialWriteHandle2);
* SerialManager_InstallTxCallback()
*     serial_write_handle_t)s_serialWriteHandle2,
*             Task2_SerialManagerTxCallback,
*             s_serialWriteHandle2);
* SerialManager_WriteNonBlocking(
*     serial_write_handle_t)s_serialWriteHandle2,
*             s_nonBlockingWelcome2,
*             sizeof(s_nonBlockingWelcome2) - 1U);
*
*
```

42.5.4 **serial_manager_status_t SerialManager_CloseWriteHandle (** **serial_write_handle_t writeHandle)**

This function Closes a writing handle for the serial manager module.

Parameters

<i>writeHandle</i>	The serial manager module writing handle pointer.
--------------------	---------------------------------------------------

Return values

<i>kStatus_SerialManager_-Success</i>	The writing handle is closed.
---------------------------------------	-------------------------------

42.5.5 **serial_manager_status_t SerialManager_OpenReadHandle (serial_handle_t serialHandle, serial_read_handle_t readHandle)**

This function Opens a reading handle for the serial manager module. The reading handle can not be opened multiple at the same time. The error code **kStatus_SerialManager_Busy** would be returned when the previous reading handle is not closed. And there can only be one buffer for receiving for the reading handle at the same time.

Parameters

<i>serialHandle</i>	The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices.
<i>readHandle</i>	The serial manager module reading handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: SERIAL_MANAGER_READ_HANDLE_DEFINE(readHandle) ; or uint32_t readHandle[((SERIAL_MANAGER_READ_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];

Return values

<i>kStatus_SerialManager_-Error</i>	An error occurred.
<i>kStatus_SerialManager_-Success</i>	The reading handle is opened.
<i>kStatus_SerialManager_-Busy</i>	Previous reading handle is not closed.

Example below shows how to use this API to read data.

```
* static SERIAL_MANAGER_READ_HANDLE_DEFINE(s_serialReadHandle);
* SerialManager_OpenReadHandle((serial_handle_t)serialHandle,
*                               (serial_read_handle_t)s_serialReadHandle);
* static uint8_t s_nonBlockingBuffer[64];
* SerialManager_InstallRxCallback(
*   serial_read_handle_t)s_serialReadHandle,
*   APP_SerialManagerRxCallback,
*   s_serialReadHandle);
```

```
*   SerialManager_ReadNonBlocking(
    serial_read_handle_t)s_serialReadHandle,
*
*           s_nonBlockingBuffer,
*           sizeof(s_nonBlockingBuffer));
*
```

42.5.6 **serial_manager_status_t SerialManager_CloseReadHandle (serial_read_handle_t *readHandle*)**

This function Closes a reading for the serial manager module.

Parameters

<i>readHandle</i>	The serial manager module reading handle pointer.
-------------------	---------------------------------------------------

Return values

<i>kStatus_SerialManager_-Success</i>	The reading handle is closed.
---------------------------------------	-------------------------------

42.5.7 **serial_manager_status_t SerialManager_WriteBlocking (serial_write_handle_t *writeHandle*, uint8_t * *buffer*, uint32_t *length*)**

This is a blocking function, which polls the sending queue, waits for the sending queue to be empty. This function sends data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for transmission for the writing handle at the same time.

Note

The function [SerialManager_WriteBlocking](#) and the function [SerialManager_WriteNonBlocking](#) cannot be used at the same time. And, the function [SerialManager_CancelWriting](#) cannot be used to abort the transmission of this function.

Parameters

<i>writeHandle</i>	The serial manager module handle pointer.
--------------------	-------------------------------------------

<i>buffer</i>	Start address of the data to write.
<i>length</i>	Length of the data to write.

Return values

<i>kStatus_SerialManager_-Success</i>	Successfully sent all data.
<i>kStatus_SerialManager_-Busy</i>	Previous transmission still not finished; data not all sent yet.
<i>kStatus_SerialManager_-Error</i>	An error occurred.

42.5.8 `serial_manager_status_t SerialManager_ReadBlocking (serial_read_handle_t readHandle, uint8_t * buffer, uint32_t length)`

This is a blocking function, which polls the receiving buffer, waits for the receiving buffer to be full. This function receives data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for receiving for the reading handle at the same time.

Note

The function `SerialManager_ReadBlocking` and the function `SerialManager_ReadNonBlocking` cannot be used at the same time. And, the function `SerialManager_CancelReading` cannot be used to abort the transmission of this function.

Parameters

<i>readHandle</i>	The serial manager module handle pointer.
<i>buffer</i>	Start address of the data to store the received data.
<i>length</i>	The length of the data to be received.

Return values

<i>kStatus_SerialManager_-Success</i>	Successfully received all data.
---------------------------------------	---------------------------------

<code>kStatus_SerialManager_- Busy</code>	Previous transmission still not finished; data not all received yet.
<code>kStatus_SerialManager_- Error</code>	An error occurred.

42.5.9 `serial_manager_status_t SerialManager_WriteNonBlocking (` `serial_write_handle_t writeHandle, uint8_t * buffer, uint32_t length)`

This is a non-blocking function, which returns directly without waiting for all data to be sent. When all data is sent, the module notifies the upper layer through a TX callback function and passes the status parameter `kStatus_SerialManager_Success`. This function sends data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for transmission for the writing handle at the same time.

Note

The function `SerialManager_WriteBlocking` and the function `SerialManager_WriteNonBlocking` cannot be used at the same time. And, the TX callback is mandatory before the function could be used.

Parameters

<code>writeHandle</code>	The serial manager module handle pointer.
<code>buffer</code>	Start address of the data to write.
<code>length</code>	Length of the data to write.

Return values

<code>kStatus_SerialManager_- Success</code>	Successfully sent all data.
<code>kStatus_SerialManager_- Busy</code>	Previous transmission still not finished; data not all sent yet.
<code>kStatus_SerialManager_- Error</code>	An error occurred.

42.5.10 `serial_manager_status_t SerialManager_ReadNonBlocking (` `serial_read_handle_t readHandle, uint8_t * buffer, uint32_t length)`

This is a non-blocking function, which returns directly without waiting for all data to be received. When all data is received, the module driver notifies the upper layer through a RX callback function and passes the

status parameter `kStatus_SerialManager_Success`. This function receives data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for receiving for the reading handle at the same time.

Note

The function `SerialManager_ReadBlocking` and the function `SerialManager_ReadNonBlocking` cannot be used at the same time. And, the RX callback is mandatory before the function could be used.

Parameters

<code>readHandle</code>	The serial manager module handle pointer.
<code>buffer</code>	Start address of the data to store the received data.
<code>length</code>	The length of the data to be received.

Return values

<code>kStatus_SerialManager_-Success</code>	Successfully received all data.
<code>kStatus_SerialManager_-Busy</code>	Previous transmission still not finished; data not all received yet.
<code>kStatus_SerialManager_-Error</code>	An error occurred.

42.5.11 `serial_manager_status_t SerialManager_TryRead (serial_read_handle_t readHandle, uint8_t * buffer, uint32_t length, uint32_t * receivedLength)`

The function tries to read data from internal ring buffer. If the ring buffer is not empty, the data will be copied from ring buffer to up layer buffer. The copied length is the minimum of the ring buffer and up layer length. After the data is copied, the actual data length is passed by the parameter length. And There can only one buffer for receiving for the reading handle at the same time.

Parameters

<code>readHandle</code>	The serial manager module handle pointer.
<code>buffer</code>	Start address of the data to store the received data.
<code>length</code>	The length of the data to be received.
<code>receivedLength</code>	Length received from the ring buffer directly.

Return values

<code>kStatus_SerialManager_-Success</code>	Successfully received all data.
<code>kStatus_SerialManager_-Busy</code>	Previous transmission still not finished; data not all received yet.
<code>kStatus_SerialManager_-Error</code>	An error occurred.

42.5.12 `serial_manager_status_t SerialManager_CancelWriting (serial_write_handle_t writeHandle)`

The function cancels unfinished send transmission. When the transfer is canceled, the module notifies the upper layer through a TX callback function and passes the status parameter [kStatus_SerialManager_-Canceled](#).

Note

The function `SerialManager_CancelWriting` cannot be used to abort the transmission of the function `SerialManager_WriteBlocking`.

Parameters

<code>writeHandle</code>	The serial manager module handle pointer.
--------------------------	-------------------------------------------

Return values

<code>kStatus_SerialManager_-Success</code>	Get successfully abort the sending.
<code>kStatus_SerialManager_-Error</code>	An error occurred.

42.5.13 `serial_manager_status_t SerialManager_CancelReading (serial_read_handle_t readHandle)`

The function cancels unfinished receive transmission. When the transfer is canceled, the module notifies the upper layer through a RX callback function and passes the status parameter [kStatus_SerialManager_-Canceled](#).

Note

The function [SerialManager_CancelReading](#) cannot be used to abort the transmission of the function [SerialManager_ReadBlocking](#).

Parameters

<i>readHandle</i>	The serial manager module handle pointer.
-------------------	-------------------------------------------

Return values

<i>kStatus_SerialManager_-Success</i>	Get successfully abort the receiving.
<i>kStatus_SerialManager_-Error</i>	An error occurred.

42.5.14 **serial_manager_status_t SerialManager_InstallTxCallback (** **serial_write_handle_t writeHandle, serial_manager_callback_t callback,** **void * callbackParam)**

This function is used to install the TX callback and callback parameter for the serial manager module. When any status of TX transmission changed, the driver will notify the upper layer by the installed callback function. And the status is also passed as status parameter when the callback is called.

Parameters

<i>writeHandle</i>	The serial manager module handle pointer.
<i>callback</i>	The callback function.
<i>callbackParam</i>	The parameter of the callback function.

Return values

<i>kStatus_SerialManager_-Success</i>	Successfully install the callback.
---------------------------------------	------------------------------------

42.5.15 **serial_manager_status_t SerialManager_InstallRxCallback (** **serial_read_handle_t readHandle, serial_manager_callback_t callback,** **void * callbackParam)**

This function is used to install the RX callback and callback parameter for the serial manager module. When any status of RX transmission changed, the driver will notify the upper layer by the installed callback

function. And the status is also passed as status parameter when the callback is called.

Parameters

<i>readHandle</i>	The serial manager module handle pointer.
<i>callback</i>	The callback function.
<i>callbackParam</i>	The parameter of the callback function.

Return values

<i>kStatus_SerialManager_-Success</i>	Successfully install the callback.
---------------------------------------	------------------------------------

42.5.16 static bool SerialManager_needPollingIsr(void) [inline], [static]

This function is used to check if need polling ISR.

Return values

<i>TRUE</i>	if need polling.
-------------	------------------

42.5.17 serial_manager_status_t SerialManager_EnterLowpower(serial_handle_t serialHandle)

This function is used to prepare to enter low power consumption.

Parameters

<i>serialHandle</i>	The serial manager module handle pointer.
---------------------	-------------------------------------------

Return values

<i>kStatus_SerialManager_-Success</i>	Successful operation.
---------------------------------------	-----------------------

42.5.18 serial_manager_status_t SerialManager_ExitLowpower(serial_handle_t serialHandle)

This function is used to restore from low power consumption.

Parameters

<i>serialHandle</i>	The serial manager module handle pointer.
---------------------	-------------------------------------------

Return values

<i>kStatus_SerialManager_-Success</i>	Successful operation.
---------------------------------------	-----------------------

42.5.19 void SerialManager_SetLowpowerCriticalCb (const serial_manager_lowpower_critical_CBs_t * *pfCallback*)

Parameters

<i>pfCallback</i>	Pointer to the function structure used to allow/disable lowpower.
-------------------	-------------------------------------------------------------------

Chapter 43

Lpspi_cmsis_driver

This section describes the programming interface of the LPSPI Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage method please refer to <http://www.-keil.com/pack/doc/cmsis/Driver/html/index.html>.

43.1 Function groups

43.1.1 LPSPI CMSIS GetVersion Operation

This function group will return the DSPI CMSIS Driver version to user.

43.1.2 LPSPI CMSIS GetCapabilities Operation

This function group will return the capabilities of this driver.

43.1.3 LPSPI CMSIS Initialize and Uninitialize Operation

This function will initialize and uninitialized the instance in master mode or slave mode. And this API must be called before you configure an instance or after you Deinit an instance. The right steps to start an instance is that you must initialize the instance which been selected firstly, then you can power on the instance. After these all have been done, you can configure the instance by using control operation. If you want to Uninitialize the instance, you must power off the instance first.

43.1.4 LPSPI Transfer Operation

This function group controls the transfer, master send/receive data, and slave send/receive data.

43.1.5 LPSPI Status Operation

This function group gets the LPSPI transfer status.

43.1.6 LP SPI CMSIS Control Operation

This function can select instance as master mode or slave mode, set baudrate for master mode transfer, get current baudrate of master mode transfer, set transfer data bits and set other control command.

43.2 Typical use case

43.2.1 Master Operation

```
/* Variables */
uint8_t masterRxData[TRANSFER_SIZE] = {0U};
uint8_t masterTxData[TRANSFER_SIZE] = {0U};

/*DSPI master init*/
Driver_SPI0.Initialize(DSPI_MasterSignalEvent_t);
Driver_SPI0.PowerControl(ARM_POWER_FULL);
Driver_SPI0.Control(ARM_SPI_MODE_MASTER, TRANSFER_BAUDRATE);

/* Start master transfer */
Driver_SPI0.Transfer(masterTxData, masterRxData, TRANSFER_SIZE);

/* Master power off */
Driver_SPI0.PowerControl(ARM_POWER_OFF);

/* Master uninitialize */
Driver_SPI0.Uninitialize();
```

43.2.2 Slave Operation

```
/* Variables */
uint8_t slaveRxData[TRANSFER_SIZE] = {0U};
uint8_t slaveTxData[TRANSFER_SIZE] = {0U};

/*DSPI slave init*/
Driver_SPI2.Initialize(DSPI_SlaveSignalEvent_t);
Driver_SPI2.PowerControl(ARM_POWER_FULL);
Driver_SPI2.Control(ARM_SPI_MODE_SLAVE, false);

/* Start slave transfer */
Driver_SPI2.Transfer(slaveTxData, slaveRxData, TRANSFER_SIZE);

/* slave power off */
Driver_SPI2.PowerControl(ARM_POWER_OFF);

/* slave uninitialize */
Driver_SPI2.Uninitialize();
```

Chapter 44

Lpuart_cmsis_driver

This section describes the programming interface of the LPUART Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage method please refer to <http://www.keil.com/pack/doc/cmsis/Driver/html/index.html>.

The LPUART driver includes transactional APIs.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements please write custom code.

44.1 Function groups

44.1.1 LPUART CMSIS GetVersion Operation

This function group will return the LPUART CMSIS Driver version to user.

44.1.2 LPUART CMSIS GetCapabilities Operation

This function group will return the capabilities of this driver.

44.1.3 LPUART CMSIS Initialize and Uninitialize Operation

This function will initialize and uninitialized the lpuart instance . And this API must be called before you configure a lpuart instance or after you Deinit a lpuart instance.The right steps to start an instance is that you must initialize the instance which been selected firstly,then you can power on the instance.After these all have been done,you can configure the instance by using control operation.If you want to Uninitialize the instance, you must power off the instance first.

44.1.4 LPUART CMSIS Transfer Operation

This function group controls the transfer, send/receive data.

44.1.5 LPUART CMSIS Status Operation

This function group gets the LPUART transfer status.

44.1.6 LPUART CMSIS Control Operation

This function can configure an instance ,set baudrate for lpuart, get current baudrate ,set transfer data bits and other control command.

Chapter 45

Flexio_edma_i2s

45.1 Overview

Data Structures

- struct `_flexio_i2s_edma_handle`

FlexIO I2S DMA transfer handle, users should not touch the content of the handle. [More...](#)

Typedefs

- `typedef void(* flexio_i2s_edma_callback_t)(FLEXIO_I2S_Type *base, flexio_i2s_edma_handle_t *handle, status_t status, void *userData)`
FlexIO I2S eDMA transfer callback function for finish and error.

Driver version

- `#define FSL_FLEXIO_I2S_EDMA_DRIVER_VERSION (MAKE_VERSION(2, 1, 7))`
FlexIO I2S EDMA driver version 2.1.7.

eDMA Transactional

- `void FLEXIO_I2S_TransferTxCreateHandleEDMA (FLEXIO_I2S_Type *base, flexio_i2s_edma_handle_t *handle, flexio_i2s_edma_callback_t callback, void *userData, edma_handle_t *dmaHandle)`
Initializes the FlexIO I2S eDMA handle.
- `void FLEXIO_I2S_TransferRxCreateHandleEDMA (FLEXIO_I2S_Type *base, flexio_i2s_edma_handle_t *handle, flexio_i2s_edma_callback_t callback, void *userData, edma_handle_t *dmaHandle)`
Initializes the FlexIO I2S Rx eDMA handle.
- `void FLEXIO_I2S_TransferSetFormatEDMA (FLEXIO_I2S_Type *base, flexio_i2s_edma_handle_t *handle, flexio_i2s_format_t *format, uint32_t srcClock_Hz)`
Configures the FlexIO I2S Tx audio format.
- `status_t FLEXIO_I2S_TransferSendEDMA (FLEXIO_I2S_Type *base, flexio_i2s_edma_handle_t *handle, flexio_i2s_transfer_t *xfer)`
Performs a non-blocking FlexIO I2S transfer using DMA.
- `status_t FLEXIO_I2S_TransferReceiveEDMA (FLEXIO_I2S_Type *base, flexio_i2s_edma_handle_t *handle, flexio_i2s_transfer_t *xfer)`
Performs a non-blocking FlexIO I2S receive using eDMA.
- `void FLEXIO_I2S_TransferAbortSendEDMA (FLEXIO_I2S_Type *base, flexio_i2s_edma_handle_t *handle)`
Aborts a FlexIO I2S transfer using eDMA.
- `void FLEXIO_I2S_TransferAbortReceiveEDMA (FLEXIO_I2S_Type *base, flexio_i2s_edma_handle_t *handle)`
Aborts a FlexIO I2S receive using eDMA.

- `status_t FLEXIO_I2S_TransferGetSendCountEDMA (FLEXIO_I2S_Type *base, flexio_i2s_edma_handle_t *handle, size_t *count)`
Gets the remaining bytes to be sent.
- `status_t FLEXIO_I2S_TransferGetReceiveCountEDMA (FLEXIO_I2S_Type *base, flexio_i2s_edma_handle_t *handle, size_t *count)`
Get the remaining bytes to be received.

45.2 Data Structure Documentation

45.2.1 struct _flexio_i2s_edma_handle

Data Fields

- `edma_handle_t * dmaHandle`
DMA handler for FlexIO I2S send.
- `uint8_t bytesPerFrame`
Bytes in a frame.
- `uint8_t nbytes`
eDMA minor byte transfer count initially configured.
- `uint32_t state`
Internal state for FlexIO I2S eDMA transfer.
- `flexio_i2s_edma_callback_t callback`
Callback for users while transfer finish or error occurred.
- `void * userData`
User callback parameter.
- `edma_tcd_t tcd [FLEXIO_I2S_XFER_QUEUE_SIZE+1U]`
TCD pool for eDMA transfer.
- `flexio_i2s_transfer_t queue [FLEXIO_I2S_XFER_QUEUE_SIZE]`
Transfer queue storing queued transfer.
- `size_t transferSize [FLEXIO_I2S_XFER_QUEUE_SIZE]`
Data bytes need to transfer.
- `volatile uint8_t queueUser`
Index for user to queue transfer.
- `volatile uint8_t queueDriver`
Index for driver to get the transfer data and size.

Field Documentation

- (1) `uint8_t _flexio_i2s_edma_handle::nbytes`
- (2) `edma_tcd_t _flexio_i2s_edma_handle::tcd[FLEXIO_I2S_XFER_QUEUE_SIZE+1U]`
- (3) `flexio_i2s_transfer_t _flexio_i2s_edma_handle::queue[FLEXIO_I2S_XFER_QUEUE_SIZE]`
- (4) `volatile uint8_t _flexio_i2s_edma_handle::queueUser`

45.3 Macro Definition Documentation

45.3.1 #define FSL_FLEXIO_I2S_EDMA_DRIVER_VERSION (MAKE_VERSION(2, 1, 7))

45.4 Function Documentation

**45.4.1 void FLEXIO_I2S_TransferTxCreateHandleEDMA (FLEXIO_I2S_Type *
base, flexio_i2s_edma_handle_t * *handle*, flexio_i2s_edma_callback_t
callback, void * *userData*, edma_handle_t * *dmaHandle*)**

This function initializes the FlexIO I2S master DMA handle which can be used for other FlexIO I2S master transactional APIs. Usually, for a specified FlexIO I2S instance, call this API once to get the initialized handle.

Parameters

<i>base</i>	FlexIO I2S peripheral base address.
<i>handle</i>	FlexIO I2S eDMA handle pointer.
<i>callback</i>	FlexIO I2S eDMA callback function called while finished a block.
<i>userData</i>	User parameter for callback.
<i>dmaHandle</i>	eDMA handle for FlexIO I2S. This handle is a static value allocated by users.

**45.4.2 void FLEXIO_I2S_TransferRxCreateHandleEDMA (FLEXIO_I2S_Type *
base, flexio_i2s_edma_handle_t * *handle*, flexio_i2s_edma_callback_t
callback, void * *userData*, edma_handle_t * *dmaHandle*)**

This function initializes the FlexIO I2S slave DMA handle which can be used for other FlexIO I2S master transactional APIs. Usually, for a specified FlexIO I2S instance, call this API once to get the initialized handle.

Parameters

<i>base</i>	FlexIO I2S peripheral base address.
<i>handle</i>	FlexIO I2S eDMA handle pointer.
<i>callback</i>	FlexIO I2S eDMA callback function called while finished a block.

<i>userData</i>	User parameter for callback.
<i>dmaHandle</i>	eDMA handle for FlexIO I2S. This handle is a static value allocated by users.

45.4.3 void FLEXIO_I2S_TransferSetFormatEDMA (**FLEXIO_I2S_Type** * *base*, **flexio_i2s_edma_handle_t** * *handle*, **flexio_i2s_format_t** * *format*, **uint32_t** *srcClock_Hz*)

Audio format can be changed in run-time of FlexIO I2S. This function configures the sample rate and audio data format to be transferred. This function also sets the eDMA parameter according to format.

Parameters

<i>base</i>	FlexIO I2S peripheral base address.
<i>handle</i>	FlexIO I2S eDMA handle pointer
<i>format</i>	Pointer to FlexIO I2S audio data format structure.
<i>srcClock_Hz</i>	FlexIO I2S clock source frequency in Hz, it should be 0 while in slave mode.

45.4.4 status_t FLEXIO_I2S_TransferSendEDMA (**FLEXIO_I2S_Type** * *base*, **flexio_i2s_edma_handle_t** * *handle*, **flexio_i2s_transfer_t** * *xfer*)

Note

This interface returned immediately after transfer initiates. Users should call FLEXIO_I2S_GetTransferStatus to poll the transfer status and check whether the FlexIO I2S transfer is finished.

Parameters

<i>base</i>	FlexIO I2S peripheral base address.
<i>handle</i>	FlexIO I2S DMA handle pointer.
<i>xfer</i>	Pointer to DMA transfer structure.

Return values

<i>kStatus_Success</i>	Start a FlexIO I2S eDMA send successfully.
------------------------	--------------------------------------------

<i>kStatus_InvalidArgument</i>	The input arguments is invalid.
<i>kStatus_TxBusy</i>	FlexIO I2S is busy sending data.

45.4.5 status_t FLEXIO_I2S_TransferReceiveEDMA (FLEXIO_I2S_Type * *base*, flexio_i2s_edma_handle_t * *handle*, flexio_i2s_transfer_t * *xfer*)

Note

This interface returned immediately after transfer initiates. Users should call FLEXIO_I2S_GetReceiveRemainingBytes to poll the transfer status and check whether the FlexIO I2S transfer is finished.

Parameters

<i>base</i>	FlexIO I2S peripheral base address.
<i>handle</i>	FlexIO I2S DMA handle pointer.
<i>xfer</i>	Pointer to DMA transfer structure.

Return values

<i>kStatus_Success</i>	Start a FlexIO I2S eDMA receive successfully.
<i>kStatus_InvalidArgument</i>	The input arguments is invalid.
<i>kStatus_RxBusy</i>	FlexIO I2S is busy receiving data.

45.4.6 void FLEXIO_I2S_TransferAbortSendEDMA (FLEXIO_I2S_Type * *base*, flexio_i2s_edma_handle_t * *handle*)

Parameters

<i>base</i>	FlexIO I2S peripheral base address.
<i>handle</i>	FlexIO I2S DMA handle pointer.

45.4.7 void FLEXIO_I2S_TransferAbortReceiveEDMA (FLEXIO_I2S_Type * *base*, flexio_i2s_edma_handle_t * *handle*)

Parameters

<i>base</i>	FlexIO I2S peripheral base address.
<i>handle</i>	FlexIO I2S DMA handle pointer.

45.4.8 status_t FLEXIO_I2S_TransferGetSendCountEDMA (**FLEXIO_I2S_Type** * *base*, **flexio_i2s_edma_handle_t** * *handle*, **size_t** * *count*)

Parameters

<i>base</i>	FlexIO I2S peripheral base address.
<i>handle</i>	FlexIO I2S DMA handle pointer.
<i>count</i>	Bytes sent.

Return values

<i>kStatus_Success</i>	Succeed get the transfer count.
<i>kStatus_NoTransferIn-Progress</i>	There is not a non-blocking transaction currently in progress.

45.4.9 status_t FLEXIO_I2S_TransferGetReceiveCountEDMA (**FLEXIO_I2S_Type** * *base*, **flexio_i2s_edma_handle_t** * *handle*, **size_t** * *count*)

Parameters

<i>base</i>	FlexIO I2S peripheral base address.
<i>handle</i>	FlexIO I2S DMA handle pointer.
<i>count</i>	Bytes received.

Return values

<i>kStatus_Success</i>	Succeed get the transfer count.
<i>kStatus_NoTransferIn-Progress</i>	There is not a non-blocking transaction currently in progress.

Chapter 46

Flexio_edma_spi

46.1 Overview

Data Structures

- struct `_flexio_spi_master_edma_handle`

FlexIO SPI eDMA transfer handle, users should not touch the content of the handle. [More...](#)

Typedefs

- typedef struct
`_flexio_spi_master_edma_handle flexio_spi_master_edma_handle_t`
typedef for flexio_spi_master_edma_handle_t in advance.
- typedef
`flexio_spi_master_edma_handle_t flexio_spi_slave_edma_handle_t`
Slave handle is the same with master handle.
- typedef void(* `flexio_spi_master_edma_transfer_callback_t`)
(`FLEXIO_SPI_Type` *base, `flexio_spi_master_edma_handle_t` *handle, `status_t` status, void *userData)
FlexIO SPI master callback for finished transmit.
- typedef void(* `flexio_spi_slave_edma_transfer_callback_t`)
(`FLEXIO_SPI_Type` *base, `flexio_spi_slave_edma_handle_t` *handle, `status_t` status, void *userData)
FlexIO SPI slave callback for finished transmit.

Driver version

- #define `FSL_FLEXIO_SPI_EDMA_DRIVER_VERSION` (`MAKE_VERSION(2, 3, 0)`)
FlexIO SPI EDMA driver version.

eDMA Transactional

- `status_t FLEXIO_SPI_MasterTransferCreateHandleEDMA` (`FLEXIO_SPI_Type` *base, `flexio_spi_master_edma_handle_t` *handle, `flexio_spi_master_edma_transfer_callback_t` callback, void *userData, `edma_handle_t` *txHandle, `edma_handle_t` *rxHandle)
Initializes the FlexIO SPI master eDMA handle.
- `status_t FLEXIO_SPI_MasterTransferEDMA` (`FLEXIO_SPI_Type` *base, `flexio_spi_master_edma_handle_t` *handle, `flexio_spi_transfer_t` *xfer)
Performs a non-blocking FlexIO SPI transfer using eDMA.
- `void FLEXIO_SPI_MasterTransferAbortEDMA` (`FLEXIO_SPI_Type` *base, `flexio_spi_master_edma_handle_t` *handle)
Aborts a FlexIO SPI transfer using eDMA.
- `status_t FLEXIO_SPI_MasterTransferGetCountEDMA` (`FLEXIO_SPI_Type` *base, `flexio_spi_master_edma_handle_t` *handle, `size_t` *count)
Gets the number of bytes transferred so far using FlexIO SPI master eDMA.

- static void **FLEXIO_SPI_SlaveTransferCreateHandleEDMA** (**FLEXIO_SPI_Type** *base, **flexio_spi_slave_edma_handle_t** *handle, **flexio_spi_slave_edma_transfer_callback_t** callback, void *userData, **edma_handle_t** *txHandle, **edma_handle_t** *rxHandle)
Initializes the FlexIO SPI slave eDMA handle.
- status_t **FLEXIO_SPI_SlaveTransferEDMA** (**FLEXIO_SPI_Type** *base, **flexio_spi_slave_edma_handle_t** *handle, **flexio_spi_transfer_t** *xfer)
Performs a non-blocking FlexIO SPI transfer using eDMA.
- static void **FLEXIO_SPI_SlaveTransferAbortEDMA** (**FLEXIO_SPI_Type** *base, **flexio_spi_slave_edma_handle_t** *handle)
Aborts a FlexIO SPI transfer using eDMA.
- static status_t **FLEXIO_SPI_SlaveTransferGetCountEDMA** (**FLEXIO_SPI_Type** *base, **flexio_spi_slave_edma_handle_t** *handle, size_t *count)
Gets the number of bytes transferred so far using FlexIO SPI slave eDMA.

46.2 Data Structure Documentation

46.2.1 struct _flexio_spi_master_edma_handle

Data Fields

- size_t **transferSize**
Total bytes to be transferred.
- uint8_t **nbytes**
eDMA minor byte transfer count initially configured.
- bool **txInProgress**
Send transfer in progress.
- bool **rxInProgress**
Receive transfer in progress.
- **edma_handle_t** * **txHandle**
DMA handler for SPI send.
- **edma_handle_t** * **rxHandle**
DMA handler for SPI receive.
- **flexio_spi_master_edma_transfer_callback_t** **callback**
Callback for SPI DMA transfer.
- void * **userData**
User Data for SPI DMA callback.

Field Documentation

(1) **size_t _flexio_spi_master_edma_handle::transferSize**

(2) **uint8_t _flexio_spi_master_edma_handle::nbytes**

46.3 Macro Definition Documentation

46.3.1 #define FSL_FLEXIO_SPI_EDMA_DRIVER_VERSION (MAKE_VERSION(2, 3, 0))

46.4 Typedef Documentation

46.4.1 `typedef struct _flexio_spi_master_edma_handle flexio_spi_master_edma_handle_t`

46.4.2 `typedef flexio_spi_master_edma_handle_t flexio_spi_slave_edma_handle_t`

46.5 Function Documentation

46.5.1 `status_t FLEXIO_SPI_MasterTransferCreateHandleEDMA (FLEXIO_SPI_Type * base, flexio_spi_master_edma_handle_t * handle, flexio_spi_master_edma_transfer_callback_t callback, void * userData, edma_handle_t * txHandle, edma_handle_t * rxHandle)`

This function initializes the FlexIO SPI master eDMA handle which can be used for other FlexIO SPI master transactional APIs. For a specified FlexIO SPI instance, call this API once to get the initialized handle.

Parameters

<i>base</i>	Pointer to FLEXIO_SPI_Type structure.
<i>handle</i>	Pointer to flexio_spi_master_edma_handle_t structure to store the transfer state.
<i>callback</i>	SPI callback, NULL means no callback.
<i>userData</i>	callback function parameter.
<i>txHandle</i>	User requested eDMA handle for FlexIO SPI RX eDMA transfer.
<i>rxHandle</i>	User requested eDMA handle for FlexIO SPI TX eDMA transfer.

Return values

<i>kStatus_Success</i>	Successfully create the handle.
<i>kStatus_OutOfRange</i>	The FlexIO SPI eDMA type/handle table out of range.

46.5.2 `status_t FLEXIO_SPI_MasterTransferEDMA (FLEXIO_SPI_Type * base, flexio_spi_master_edma_handle_t * handle, flexio_spi_transfer_t * xfer)`

Note

This interface returns immediately after transfer initiates. Call FLEXIO_SPI_MasterGetTransferCountEDMA to poll the transfer status and check whether the FlexIO SPI transfer is finished.

Parameters

<i>base</i>	Pointer to FLEXIO_SPI_Type structure.
<i>handle</i>	Pointer to flexio_spi_master_edma_handle_t structure to store the transfer state.
<i>xfer</i>	Pointer to FlexIO SPI transfer structure.

Return values

<i>kStatus_Success</i>	Successfully start a transfer.
<i>kStatus_InvalidArgument</i>	Input argument is invalid.
<i>kStatus_FLEXIO_SPI_Busy</i>	FlexIO SPI is not idle, is running another transfer.

46.5.3 void FLEXIO_SPI_MasterTransferAbortEDMA (FLEXIO_SPI_Type * *base*, flexio_spi_master_edma_handle_t * *handle*)

Parameters

<i>base</i>	Pointer to FLEXIO_SPI_Type structure.
<i>handle</i>	FlexIO SPI eDMA handle pointer.

46.5.4 status_t FLEXIO_SPI_MasterTransferGetCountEDMA (FLEXIO_SPI_Type * *base*, flexio_spi_master_edma_handle_t * *handle*, size_t * *count*)

Parameters

<i>base</i>	Pointer to FLEXIO_SPI_Type structure.
<i>handle</i>	FlexIO SPI eDMA handle pointer.
<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

46.5.5 **static void FLEXIO_SPI_SlaveTransferCreateHandleEDMA (**
 FLEXIO_SPI_Type * *base*, flexio_spi_slave_edma_handle_t * *handle*,
 flexio_spi_slave_edma_transfer_callback_t *callback*, void * *userData*,
 edma_handle_t * *txHandle*, edma_handle_t * *rxHandle*) [inline],
 [static]

This function initializes the FlexIO SPI slave eDMA handle.

Parameters

<i>base</i>	Pointer to FLEXIO_SPI_Type structure.
<i>handle</i>	Pointer to flexio_spi_slave_edma_handle_t structure to store the transfer state.
<i>callback</i>	SPI callback, NULL means no callback.
<i>userData</i>	callback function parameter.
<i>txHandle</i>	User requested eDMA handle for FlexIO SPI TX eDMA transfer.
<i>rxHandle</i>	User requested eDMA handle for FlexIO SPI RX eDMA transfer.

46.5.6 status_t FLEXIO_SPI_SlaveTransferEDMA (FLEXIO_SPI_Type * *base*, flexio_spi_slave_edma_handle_t * *handle*, flexio_spi_transfer_t * *xfer*)

Note

This interface returns immediately after transfer initiates. Call FLEXIO_SPI_SlaveGetTransferCountEDMA to poll the transfer status and check whether the FlexIO SPI transfer is finished.

Parameters

<i>base</i>	Pointer to FLEXIO_SPI_Type structure.
<i>handle</i>	Pointer to flexio_spi_slave_edma_handle_t structure to store the transfer state.
<i>xfer</i>	Pointer to FlexIO SPI transfer structure.

Return values

<i>kStatus_Success</i>	Successfully start a transfer.
<i>kStatus_InvalidArgument</i>	Input argument is invalid.
<i>kStatus_FLEXIO_SPI_Busy</i>	FlexIO SPI is not idle, is running another transfer.

46.5.7 static void FLEXIO_SPI_SlaveTransferAbortEDMA (FLEXIO_SPI_Type * *base*, flexio_spi_slave_edma_handle_t * *handle*) [inline], [static]

Parameters

<i>base</i>	Pointer to FLEXIO_SPI_Type structure.
<i>handle</i>	Pointer to flexio_spi_slave_edma_handle_t structure to store the transfer state.

46.5.8 static status_t FLEXIO_SPI_SlaveTransferGetCountEDMA (
FLEXIO_SPI_Type * *base*, flexio_spi_slave_edma_handle_t * *handle*,
size_t * *count*) [inline], [static]

Parameters

<i>base</i>	Pointer to FLEXIO_SPI_Type structure.
<i>handle</i>	FlexIO SPI eDMA handle pointer.
<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

Chapter 47

Flexio_edma_uart

47.1 Overview

Data Structures

- `struct _flexio_uart_edma_handle`
UART eDMA handle. [More...](#)

Typedefs

- `typedef void(* flexio_uart_edma_transfer_callback_t)(FLEXIO_UART_Type *base, flexio_uart_edma_handle_t *handle, status_t status, void *userData)`
UART transfer callback function.

Driver version

- `#define FSL_FLEXIO_UART_EDMA_DRIVER_VERSION (MAKE_VERSION(2, 4, 1))`
FlexIO UART EDMA driver version.

eDMA transactional

- `status_t FLEXIO_UART_TransferCreateHandleEDMA (FLEXIO_UART_Type *base, flexio_uart_edma_handle_t *handle, flexio_uart_edma_transfer_callback_t callback, void *userData, edma_handle_t *txEdmaHandle, edma_handle_t *rxEdmaHandle)`
Initializes the UART handle which is used in transactional functions.
- `status_t FLEXIO_UART_TransferSendEDMA (FLEXIO_UART_Type *base, flexio_uart_edma_handle_t *handle, flexio_uart_transfer_t *xfer)`
Sends data using eDMA.
- `status_t FLEXIO_UART_TransferReceiveEDMA (FLEXIO_UART_Type *base, flexio_uart_edma_handle_t *handle, flexio_uart_transfer_t *xfer)`
Receives data using eDMA.
- `void FLEXIO_UART_TransferAbortSendEDMA (FLEXIO_UART_Type *base, flexio_uart_edma_handle_t *handle)`
Aborts the sent data which using eDMA.
- `void FLEXIO_UART_TransferAbortReceiveEDMA (FLEXIO_UART_Type *base, flexio_uart_edma_handle_t *handle)`
Aborts the receive data which using eDMA.
- `status_t FLEXIO_UART_TransferGetSendCountEDMA (FLEXIO_UART_Type *base, flexio_uart_edma_handle_t *handle, size_t *count)`
Gets the number of bytes sent out.
- `status_t FLEXIO_UART_TransferGetReceiveCountEDMA (FLEXIO_UART_Type *base, flexio_uart_edma_handle_t *handle, size_t *count)`
Gets the number of bytes received.

47.2 Data Structure Documentation

47.2.1 struct _flexio_uart_edma_handle

Data Fields

- `flexio_uart_edma_transfer_callback_t callback`
Callback function.
- `void *userData`
UART callback function parameter.
- `size_t txDataSizeAll`
Total bytes to be sent.
- `size_t rxDataSizeAll`
Total bytes to be received.
- `edma_handle_t *txEdmaHandle`
The eDMA TX channel used.
- `edma_handle_t *rxEdmaHandle`
The eDMA RX channel used.
- `uint8_t nbytes`
eDMA minor byte transfer count initially configured.
- `volatile uint8_t txState`
TX transfer state.
- `volatile uint8_t rxState`
RX transfer state.

Field Documentation

- (1) `flexio_uart_edma_transfer_callback_t _flexio_uart_edma_handle::callback`
- (2) `void* _flexio_uart_edma_handle::userData`
- (3) `size_t _flexio_uart_edma_handle::txDataSizeAll`
- (4) `size_t _flexio_uart_edma_handle::rxDataSizeAll`
- (5) `edma_handle_t* _flexio_uart_edma_handle::txEdmaHandle`
- (6) `edma_handle_t* _flexio_uart_edma_handle::rxEdmaHandle`
- (7) `uint8_t _flexio_uart_edma_handle::nbytes`
- (8) `volatile uint8_t _flexio_uart_edma_handle::txState`

47.3 Macro Definition Documentation

47.3.1 #define FSL_FLEXIO_UART_EDMA_DRIVER_VERSION (MAKE_VERSION(2, 4, 1))

47.4 Typedef Documentation

47.4.1 `typedef void(* flexio_uart_edma_transfer_callback_t)(FLEXIO_UART_Type *base, flexio_uart_edma_handle_t *handle, status_t status, void *userData)`

47.5 Function Documentation

47.5.1 `status_t FLEXIO_UART_TransferCreateHandleEDMA (FLEXIO_UART_Type * base, flexio_uart_edma_handle_t * handle, flexio_uart_edma_transfer_callback_t callback, void * userData, edma_handle_t * txEdmaHandle, edma_handle_t * rxEdmaHandle)`

Parameters

<i>base</i>	Pointer to FLEXIO_UART_Type.
<i>handle</i>	Pointer to flexio_uart_edma_handle_t structure.
<i>callback</i>	The callback function.
<i>userData</i>	The parameter of the callback function.
<i>rxEdmaHandle</i>	User requested DMA handle for RX DMA transfer.
<i>txEdmaHandle</i>	User requested DMA handle for TX DMA transfer.

Return values

<i>kStatus_Success</i>	Successfully create the handle.
<i>kStatus_OutOfRange</i>	The FlexIO SPI eDMA type/handle table out of range.

47.5.2 `status_t FLEXIO_UART_TransferSendEDMA (FLEXIO_UART_Type * base, flexio_uart_edma_handle_t * handle, flexio_uart_transfer_t * xfer)`

This function sends data using eDMA. This is a non-blocking function, which returns right away. When all data is sent out, the send callback function is called.

Parameters

<i>base</i>	Pointer to FLEXIO_UART_Type
<i>handle</i>	UART handle pointer.

<i>xfer</i>	UART eDMA transfer structure, see flexio_uart_transfer_t .
-------------	----------------------------------------------------------------------------

Return values

<i>kStatus_Success</i>	if succeed, others failed.
<i>kStatus_FLEXIO_UART_TxBusy</i>	Previous transfer on going.

47.5.3 **status_t FLEXIO_UART_TransferReceiveEDMA (FLEXIO_UART_Type * *base*, flexio_uart_edma_handle_t * *handle*, flexio_uart_transfer_t * *xfer*)**

This function receives data using eDMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

Parameters

<i>base</i>	Pointer to FLEXIO_UART_Type
<i>handle</i>	Pointer to flexio_uart_edma_handle_t structure
<i>xfer</i>	UART eDMA transfer structure, see flexio_uart_transfer_t .

Return values

<i>kStatus_Success</i>	if succeed, others failed.
<i>kStatus_UART_RxBusy</i>	Previous transfer on going.

47.5.4 **void FLEXIO_UART_TransferAbortSendEDMA (FLEXIO_UART_Type * *base*, flexio_uart_edma_handle_t * *handle*)**

This function aborts sent data which using eDMA.

Parameters

<i>base</i>	Pointer to FLEXIO_UART_Type
<i>handle</i>	Pointer to flexio_uart_edma_handle_t structure

**47.5.5 void FLEXIO_UART_TransferAbortReceiveEDMA (FLEXIO_UART_Type *
base, flexio_uart_edma_handle_t * *handle*)**

This function aborts the receive data which using eDMA.

Parameters

<i>base</i>	Pointer to FLEXIO_UART_Type
<i>handle</i>	Pointer to flexio_uart_edma_handle_t structure

47.5.6 status_t FLEXIO_UART_TransferGetSendCountEDMA (FLEXIO_UART_Type * *base*, flexio_uart_edma_handle_t * *handle*, size_t * *count*)

This function gets the number of bytes sent out.

Parameters

<i>base</i>	Pointer to FLEXIO_UART_Type
<i>handle</i>	Pointer to flexio_uart_edma_handle_t structure
<i>count</i>	Number of bytes sent so far by the non-blocking transaction.

Return values

<i>kStatus_NoTransferIn-Progress</i>	transfer has finished or no transfer in progress.
<i>kStatus_Success</i>	Successfully return the count.

47.5.7 status_t FLEXIO_UART_TransferGetReceiveCountEDMA (FLEXIO_UART_Type * *base*, flexio_uart_edma_handle_t * *handle*, size_t * *count*)

This function gets the number of bytes received.

Parameters

<i>base</i>	Pointer to FLEXIO_UART_Type
<i>handle</i>	Pointer to flexio_uart_edma_handle_t structure
<i>count</i>	Number of bytes received so far by the non-blocking transaction.

Return values

<i>kStatus_NoTransferInProgress</i>	transfer has finished or no transfer in progress.
<i>kStatus_Success</i>	Successfully return the count.

Chapter 48

Lpspi_edma_driver

48.1 Overview

Data Structures

- struct `_lpspi_master_edma_handle`
LPSPI master eDMA transfer handle structure used for transactional API. [More...](#)
- struct `_lpspi_slave_edma_handle`
LPSPI slave eDMA transfer handle structure used for transactional API. [More...](#)

Typedefs

- typedef struct
`_lpspi_master_edma_handle lpspi_master_edma_handle_t`
Forward declaration of the `_lpspi_master_edma_handle` typedefs.
- typedef struct
`_lpspi_slave_edma_handle lpspi_slave_edma_handle_t`
Forward declaration of the `_lpspi_slave_edma_handle` typedefs.
- typedef void(* `lpspi_master_edma_transfer_callback_t`)(LPSPI_Type *base, `lpspi_master_edma_handle_t` *handle, `status_t` status, void *userData)
Completion callback function pointer type.
- typedef void(* `lpspi_slave_edma_transfer_callback_t`)(LPSPI_Type *base, `lpspi_slave_edma_handle_t` *handle, `status_t` status, void *userData)
Completion callback function pointer type.

Functions

- void `LPSPI_MasterTransferCreateHandleEDMA` (LPSPI_Type *base, `lpspi_master_edma_handle_t` *handle, `lpspi_master_edma_transfer_callback_t` callback, void *userData, `edma_handle_t` *edmaRxRegToRxDataHandle, `edma_handle_t` *edmaTxDataToTxRegHandle)
Initializes the LPSPI master eDMA handle.
- `status_t LPSPI_MasterTransferEDMA` (LPSPI_Type *base, `lpspi_master_edma_handle_t` *handle, `lpspi_transfer_t` *transfer)
LPSPI master transfer data using eDMA.
- `status_t LPSPI_MasterTransferPrepareEDMALite` (LPSPI_Type *base, `lpspi_master_edma_handle_t` *handle, uint32_t configFlags)
LPSPI master config transfer parameter while using eDMA.
- `status_t LPSPI_MasterTransferEDMALite` (LPSPI_Type *base, `lpspi_master_edma_handle_t` *handle, `lpspi_transfer_t` *transfer)
LPSPI master transfer data using eDMA without configs.
- void `LPSPI_MasterTransferAbortEDMA` (LPSPI_Type *base, `lpspi_master_edma_handle_t` *handle)
LPSPI master aborts a transfer which is using eDMA.

- `status_t LPSPI_MasterTransferGetCountEDMA (LPSPI_Type *base, lpspi_master_edma_handle_t *handle, size_t *count)`
Gets the master eDMA transfer remaining bytes.
- `void LPSPI_SlaveTransferCreateHandleEDMA (LPSPI_Type *base, lpspi_slave_edma_handle_t *handle, lpspi_slave_edma_transfer_callback_t callback, void *userData, edma_handle_t *edmaRxRegToRxDataHandle, edma_handle_t *edmaTxDataToTxRegHandle)
Initializes the LPSPI slave eDMA handle.`
- `status_t LPSPI_SlaveTransferEDMA (LPSPI_Type *base, lpspi_slave_edma_handle_t *handle, lpspi_transfer_t *transfer)
LPSPI slave transfers data using eDMA.`
- `void LPSPI_SlaveTransferAbortEDMA (LPSPI_Type *base, lpspi_slave_edma_handle_t *handle)
LPSPI slave aborts a transfer which is using eDMA.`
- `status_t LPSPI_SlaveTransferGetCountEDMA (LPSPI_Type *base, lpspi_slave_edma_handle_t *handle, size_t *count)
Gets the slave eDMA transfer remaining bytes.`

Driver version

- `#define FSL_LPSPI_EDMA_DRIVER_VERSION (MAKE_VERSION(2, 4, 2))`
LPSPI EDMA driver version.

48.2 Data Structure Documentation

48.2.1 struct _lpspi_master_edma_handle

Data Fields

- `volatile bool isPcsContinuous`
Is PCS continuous in transfer.
- `volatile bool isByteSwap`
A flag that whether should byte swap.
- `volatile uint8_t fifoSize`
FIFO dataSize.
- `volatile uint8_t rxWatermark`
Rx watermark.
- `volatile uint8_t bytesEachWrite`
Bytes for each write TDR.
- `volatile uint8_t bytesEachRead`
Bytes for each read RDR.
- `volatile uint8_t bytesLastRead`
Bytes for last read RDR.
- `volatile bool isThereExtraRxBytes`
Is there extra RX byte.
- `uint8_t *volatile txData`
Send buffer.
- `uint8_t *volatile rxData`
Receive buffer.
- `volatile size_t txRemainingByteCount`
Number of bytes remaining to send.

- volatile size_t **rxRemainingByteCount**
Number of bytes remaining to receive.
- volatile uint32_t **writeRegRemainingTimes**
Write TDR register remaining times.
- volatile uint32_t **readRegRemainingTimes**
Read RDR register remaining times.
- uint32_t **totalByteCount**
Number of transfer bytes.
- uint32_t **txBuffIfNull**
Used if there is not txData for DMA purpose.
- uint32_t **rxBuffIfNull**
Used if there is not rxData for DMA purpose.
- uint32_t **transmitCommand**
Used to write TCR for DMA purpose.
- volatile uint8_t **state**
LPSPI transfer state , _lpspi_transfer_state.
- uint8_t **nbytes**
eDMA minor byte transfer count initially configured.
- **lpspi_master_edma_transfer_callback_t callback**
Completion callback.
- void * **userData**
Callback user data.
- **edma_handle_t * edmaRxRegToRxDataHandle**
edma_handle_t handle point used for RxReg to RxData buff
- **edma_handle_t * edmaTxDataToTxRegHandle**
edma_handle_t handle point used for TxData to TxReg buff
- **edma_tcd_t lpspiSoftwareTCD [3]**
SoftwareTCD, internal used.

Field Documentation

- (1) volatile bool _lpspi_master_edma_handle::isPcsContinuous
- (2) volatile bool _lpspi_master_edma_handle::isByteSwap
- (3) volatile uint8_t _lpspi_master_edma_handle::fifoSize
- (4) volatile uint8_t _lpspi_master_edma_handle::rxWatermark
- (5) volatile uint8_t _lpspi_master_edma_handle::bytesEachWrite
- (6) volatile uint8_t _lpspi_master_edma_handle::bytesEachRead
- (7) volatile uint8_t _lpspi_master_edma_handle::bytesLastRead
- (8) volatile bool _lpspi_master_edma_handle::isThereExtraRxBytes
- (9) uint8_t* volatile _lpspi_master_edma_handle::txData
- (10) uint8_t* volatile _lpspi_master_edma_handle::rxData
- (11) volatile size_t _lpspi_master_edma_handle::txRemainingByteCount
- (12) volatile size_t _lpspi_master_edma_handle::rxRemainingByteCount
- (13) volatile uint32_t _lpspi_master_edma_handle::writeRegRemainingTimes
- (14) volatile uint32_t _lpspi_master_edma_handle::readRegRemainingTimes
- (15) uint32_t _lpspi_master_edma_handle::txBuffIfNull
- (16) uint32_t _lpspi_master_edma_handle::rxBuffIfNull
- (17) uint32_t _lpspi_master_edma_handle::transmitCommand
- (18) volatile uint8_t _lpspi_master_edma_handle::state
- (19) uint8_t _lpspi_master_edma_handle::nbytes
- (20) lpspi_master_edma_transfer_callback_t _lpspi_master_edma_handle::callback
- (21) void* _lpspi_master_edma_handle::userData

48.2.2 struct _lpspi_slave_edma_handle**Data Fields**

- volatile bool **isByteSwap**
A flag that whether should byte swap.

- volatile uint8_t **fifoSize**
FIFO dataSize.
- volatile uint8_t **rxWatermark**
Rx watermark.
- volatile uint8_t **bytesEachWrite**
Bytes for each write TDR.
- volatile uint8_t **bytesEachRead**
Bytes for each read RDR.
- volatile uint8_t **bytesLastRead**
Bytes for last read RDR.
- volatile bool **isThereExtraRxBytes**
Is there extra RX byte.
- uint8_t **nbytes**
eDMA minor byte transfer count initially configured.
- uint8_t *volatile **txData**
Send buffer.
- uint8_t *volatile **rxData**
Receive buffer.
- volatile size_t **txRemainingByteCount**
Number of bytes remaining to send.
- volatile size_t **rxRemainingByteCount**
Number of bytes remaining to receive.
- volatile uint32_t **writeRegRemainingTimes**
Write TDR register remaining times.
- volatile uint32_t **readRegRemainingTimes**
Read RDR register remaining times.
- uint32_t **totalByteCount**
Number of transfer bytes.
- uint32_t **txBuffIfNull**
Used if there is not txData for DMA purpose.
- uint32_t **rxBuffIfNull**
Used if there is not rxData for DMA purpose.
- volatile uint8_t **state**
LPSPI transfer state.
- uint32_t **errorCount**
Error count for slave transfer.
- **lpspi_slave_edma_transfer_callback_t callback**
Completion callback.
- void * **userData**
Callback user data.
- **edma_handle_t * edmaRxRegToRxDataHandle**
edma_handle_t handle point used for RxReg to RxData buff
- **edma_handle_t * edmaTxDataToTxRegHandle**
edma_handle_t handle point used for TxData to TxReg
- **edma_tcd_t lpspiSoftwareTCD [2]**
SoftwareTCD, internal used.

Field Documentation

- (1) volatile bool _lpspi_slave_edma_handle::isByteSwap
- (2) volatile uint8_t _lpspi_slave_edma_handle::fifoSize
- (3) volatile uint8_t _lpspi_slave_edma_handle::rxWatermark
- (4) volatile uint8_t _lpspi_slave_edma_handle::bytesEachWrite
- (5) volatile uint8_t _lpspi_slave_edma_handle::bytesEachRead
- (6) volatile uint8_t _lpspi_slave_edma_handle::bytesLastRead
- (7) volatile bool _lpspi_slave_edma_handle::isThereExtraRxBytes
- (8) uint8_t _lpspi_slave_edma_handle::nbytes
- (9) uint8_t* volatile _lpspi_slave_edma_handle::txData
- (10) uint8_t* volatile _lpspi_slave_edma_handle::rxData
- (11) volatile size_t _lpspi_slave_edma_handle::txRemainingByteCount
- (12) volatile size_t _lpspi_slave_edma_handle::rxRemainingByteCount
- (13) volatile uint32_t _lpspi_slave_edma_handle::writeRegRemainingTimes
- (14) volatile uint32_t _lpspi_slave_edma_handle::readRegRemainingTimes
- (15) uint32_t _lpspi_slave_edma_handle::txBuffIfNull
- (16) uint32_t _lpspi_slave_edma_handle::rxBuffIfNull
- (17) volatile uint8_t _lpspi_slave_edma_handle::state
- (18) uint32_t _lpspi_slave_edma_handle::errorCount
- (19) lpspi_slave_edma_transfer_callback_t _lpspi_slave_edma_handle::callback
- (20) void* _lpspi_slave_edma_handle::userData

48.3 Macro Definition Documentation

48.3.1 `#define FSL_LPSPI_EDMA_DRIVER_VERSION (MAKE_VERSION(2, 4, 2))`

48.4 Typedef Documentation

48.4.1 `typedef void(* lpspi_master_edma_transfer_callback_t)(LPSPI_Type *base, lpspi_master_edma_handle_t *handle, status_t status, void *userData)`

Parameters

<i>base</i>	LPSPI peripheral base address.
<i>handle</i>	Pointer to the handle for the LPSPI master.
<i>status</i>	Success or error code describing whether the transfer completed.
<i>userData</i>	Arbitrary pointer-dataSized value passed from the application.

48.4.2 **typedef void(* lpspi_slave_edma_transfer_callback_t)(LPSPI_Type *base, lpspi_slave_edma_handle_t *handle, status_t status, void *userData)**

Parameters

<i>base</i>	LPSPI peripheral base address.
<i>handle</i>	Pointer to the handle for the LPSPI slave.
<i>status</i>	Success or error code describing whether the transfer completed.
<i>userData</i>	Arbitrary pointer-dataSized value passed from the application.

48.5 Function Documentation

48.5.1 **void LPSPI_MasterTransferCreateHandleEDMA (LPSPI_Type * *base*, lpspi_master_edma_handle_t * *handle*, lpspi_master_edma_transfer_callback_t *callback*, void * *userData*, edma_handle_t * *edmaRxRegToRxDataHandle*, edma_handle_t * *edmaTxDataToTxRegHandle*)**

This function initializes the LPSPI eDMA handle which can be used for other LPSPI transactional APIs. Usually, for a specified LPSPI instance, call this API once to get the initialized handle.

Note that the LPSPI eDMA has a separated (Rx and Tx as two sources) or shared (Rx and Tx are the same source) DMA request source. (1) For a separated DMA request source, enable and set the Rx DMAMUX source for edmaRxRegToRxDataHandle and Tx DMAMUX source for edmaTxDataToTxRegHandle. (2) For a shared DMA request source, enable and set the Rx/Tx DMAMUX source for edmaRxRegToRxDataHandle.

Parameters

<i>base</i>	LPSPI peripheral base address.
-------------	--------------------------------

<i>handle</i>	LPSPI handle pointer to lpspi_master_edma_handle_t.
<i>callback</i>	LPSPI callback.
<i>userData</i>	callback function parameter.
<i>edmaRxRegTo-RxDataHandle</i>	edmaRxRegToRxDataHandle pointer to edma_handle_t.
<i>edmaTxData-ToTxReg-Handle</i>	edmaTxDataToTxRegHandle pointer to edma_handle_t.

48.5.2 status_t LPSPI_MasterTransferEDMA (**LPSPI_Type * base,** **lpspi_master_edma_handle_t * handle, lpspi_transfer_t * transfer**)

This function transfers data using eDMA. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.

Note: The transfer data size should be an integer multiple of bytesPerFrame if bytesPerFrame is less than or equal to 4. For bytesPerFrame greater than 4: The transfer data size should be equal to bytesPerFrame if the bytesPerFrame is not an integer multiple of 4. Otherwise, the transfer data size can be an integer multiple of bytesPerFrame.

Parameters

<i>base</i>	LPSPI peripheral base address.
<i>handle</i>	pointer to lpspi_master_edma_handle_t structure which stores the transfer state.
<i>transfer</i>	pointer to lpspi_transfer_t structure.

Returns

status of status_t.

48.5.3 status_t LPSPI_MasterTransferPrepareEDMALite (**LPSPI_Type * base,** **lpspi_master_edma_handle_t * handle, uint32_t configFlags**)

This function is preparing to transfer data using eDMA, work with LPSPI_MasterTransferEDMALite.

Parameters

<i>base</i>	LPSPI peripheral base address.
<i>handle</i>	pointer to lpspi_master_edma_handle_t structure which stores the transfer state.
<i>configFlags</i>	transfer configuration flags. _lpspi_transfer_config_flag_for_master .

Returns

Indicates whether LPSPI master transfer was successful or not.

Return values

<i>kStatus_Success</i>	Execution successfully.
<i>kStatus_LPSPI_Busy</i>	The LPSPI device is busy.

48.5.4 **status_t LPSPI_MasterTransferEDMALite (LPSPI_Type * *base*, lpspi_master_edma_handle_t * *handle*, lpspi_transfer_t * *transfer*)**

This function transfers data using eDMA. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.

Note: This API is only for transfer through DMA without configuration. Before calling this API, you must call LPSPI_MasterTransferPrepareEDMALite to configure it once. The transfer data size should be an integer multiple of bytesPerFrame if bytesPerFrame is less than or equal to 4. For bytesPerFrame greater than 4: The transfer data size should be equal to bytesPerFrame if the bytesPerFrame is not an integer multiple of 4. Otherwise, the transfer data size can be an integer multiple of bytesPerFrame.

Parameters

<i>base</i>	LPSPI peripheral base address.
<i>handle</i>	pointer to lpspi_master_edma_handle_t structure which stores the transfer state.
<i>transfer</i>	pointer to lpspi_transfer_t structure, config field is not used.

Returns

Indicates whether LPSPI master transfer was successful or not.

Return values

<i>kStatus_Success</i>	Execution successfully.
<i>kStatus_LPSPI_Busy</i>	The LPSPI device is busy.
<i>kStatus_InvalidArgument</i>	The transfer structure is invalid.

48.5.5 void LPSPI_MasterTransferAbortEDMA (**LPSPI_Type** * *base*, **lpspi_master_edma_handle_t** * *handle*)

This function aborts a transfer which is using eDMA.

Parameters

<i>base</i>	LPSPI peripheral base address.
<i>handle</i>	pointer to lpspi_master_edma_handle_t structure which stores the transfer state.

48.5.6 status_t LPSPI_MasterTransferGetCountEDMA (**LPSPI_Type** * *base*, **lpspi_master_edma_handle_t** * *handle*, **size_t** * *count*)

This function gets the master eDMA transfer remaining bytes.

Parameters

<i>base</i>	LPSPI peripheral base address.
<i>handle</i>	pointer to lpspi_master_edma_handle_t structure which stores the transfer state.
<i>count</i>	Number of bytes transferred so far by the EDMA transaction.

Returns

status of **status_t**.

48.5.7 void LPSPI_SlaveTransferCreateHandleEDMA (**LPSPI_Type** * *base*, **lpspi_slave_edma_handle_t** * *handle*, **lpspi_slave_edma_transfer_callback_t** *callback*, **void** * *userData*, **edma_handle_t** * *edmaRxRegToRxDataHandle*, **edma_handle_t** * *edmaTxDataToTxRegHandle*)

This function initializes the LPSPI eDMA handle which can be used for other LPSPI transactional APIs. Usually, for a specified LPSPI instance, call this API once to get the initialized handle.

Note that LPSPI eDMA has a separated (Rx and Tx as two sources) or shared (Rx and Tx as the same source) DMA request source.

(1) For a separated DMA request source, enable and set the Rx DMAMUX source for edmaRxRegToRxDataHandle and Tx DMAMUX source for edmaTxDataToTxRegHandle. (2) For a shared DMA request source, enable and set the Rx/Rx DMAMUX source for edmaRxRegToRxDataHandle .

Parameters

<i>base</i>	LPSPI peripheral base address.
<i>handle</i>	LPSPI handle pointer to lpspi_slave_edma_handle_t.
<i>callback</i>	LPSPI callback.
<i>userData</i>	callback function parameter.
<i>edmaRxRegToRxDataHandle</i>	edmaRxRegToRxDataHandle pointer to edma_handle_t.
<i>edmaTxDataToTxRegHandle</i>	edmaTxDataToTxRegHandle pointer to edma_handle_t.

48.5.8 status_t LPSPI_SlaveTransferEDMA (LPSPI_Type * *base*, lpspi_slave_edma_handle_t * *handle*, lpspi_transfer_t * *transfer*)

This function transfers data using eDMA. This is a non-blocking function, which return right away. When all data is transferred, the callback function is called.

Note: The transfer data size should be an integer multiple of bytesPerFrame if bytesPerFrame is less than or equal to 4. For bytesPerFrame greater than 4: The transfer data size should be equal to bytesPerFrame if the bytesPerFrame is not an integer multiple of 4. Otherwise, the transfer data size can be an integer multiple of bytesPerFrame.

Parameters

<i>base</i>	LPSPI peripheral base address.
<i>handle</i>	pointer to lpspi_slave_edma_handle_t structure which stores the transfer state.
<i>transfer</i>	pointer to lpspi_transfer_t structure.

Returns

status of status_t.

48.5.9 void LPSPI_SlaveTransferAbortEDMA (**LPSPI_Type** * *base*, **lpspi_slave_edma_handle_t** * *handle*)

This function aborts a transfer which is using eDMA.

Parameters

<i>base</i>	LPSPI peripheral base address.
<i>handle</i>	pointer to lpspi_slave_edma_handle_t structure which stores the transfer state.

48.5.10 **status_t LPSPI_SlaveTransferGetCountEDMA (LPSPI_Type * *base*, lpspi_slave_edma_handle_t * *handle*, size_t * *count*)**

This function gets the slave eDMA transfer remaining bytes.

Parameters

<i>base</i>	LPSPI peripheral base address.
<i>handle</i>	pointer to lpspi_slave_edma_handle_t structure which stores the transfer state.
<i>count</i>	Number of bytes transferred so far by the eDMA transaction.

Returns

status of status_t.

Chapter 49

LPSPI FreeRTOS Driver

49.1 Overview

Driver version

- #define `FSL_LPSPI_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 3, 1))`
LPSPI FreeRTOS driver version 2.3.1.

LPSPI RTOS Operation

- `status_t LPSPI_RTOS_Init (lpspi_rtos_handle_t *handle, LPSPI_Type *base, const lpspi_master_config_t *masterConfig, uint32_t srcClock_Hz)`
Initializes LPSPI.
- `status_t LPSPI_RTOS_Deinit (lpspi_rtos_handle_t *handle)`
Deinitializes the LPSPI.
- `status_t LPSPI_RTOS_Transfer (lpspi_rtos_handle_t *handle, lpspi_transfer_t *transfer)`
Performs SPI transfer.

49.2 Macro Definition Documentation

49.2.1 #define FSL_LPSPI_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 3, 1))

49.3 Function Documentation

49.3.1 `status_t LPSPI_RTOS_Init (lpspi_rtos_handle_t * handle, LPSPI_Type * base, const lpspi_master_config_t * masterConfig, uint32_t srcClock_Hz)`

This function initializes the LPSPI module and related RTOS context.

Parameters

<code>handle</code>	The RTOS LPSPI handle, the pointer to an allocated space for RTOS context.
<code>base</code>	The pointer base address of the LPSPI instance to initialize.
<code>masterConfig</code>	Configuration structure to set-up LPSPI in master mode.

<i>srcClock_Hz</i>	Frequency of input clock of the LPSPI module.
--------------------	-----------------------------------------------

Returns

status of the operation.

49.3.2 status_t LPSPI_RTOS_Deinit (*Ipspi_rtos_handle_t * handle*)

This function deinitializes the LPSPI module and related RTOS context.

Parameters

<i>handle</i>	The RTOS LPSPI handle.
---------------	------------------------

49.3.3 status_t LPSPI_RTOS_Transfer (*Ipspi_rtos_handle_t * handle*, *Ipspi_transfer_t * transfer*)

This function performs an SPI transfer according to data given in the transfer structure.

Parameters

<i>handle</i>	The RTOS LPSPI handle.
<i>transfer</i>	Structure specifying the transfer parameters.

Returns

status of the operation.

Chapter 50

Lpuart_edma_driver

50.1 Overview

Data Structures

- struct `_lpuart_edma_handle`
LPUART eDMA handle. [More...](#)

Typedefs

- `typedef void(* lpuart_edma_transfer_callback_t)(LPUART_Type *base, _lpuart_edma_handle_t *handle, status_t status, void *userData)`
LPUART transfer callback function.

Driver version

- `#define FSL_LPUART_EDMA_DRIVER_VERSION (MAKE_VERSION(2, 6, 0))`
LPUART EDMA driver version.

eDMA transactional

- `void LPUART_TransferCreateHandleEDMA (LPUART_Type *base, _lpuart_edma_handle_t *handle, lpuart_edma_transfer_callback_t callback, void *userData, edma_handle_t *txEdmaHandle, edma_handle_t *rxEdmaHandle)`
Initializes the LPUART handle which is used in transactional functions.
- `status_t LPUART_SendEDMA (LPUART_Type *base, _lpuart_edma_handle_t *handle, lpuart_transfer_t *xfer)`
Sends data using eDMA.
- `status_t LPUART_ReceiveEDMA (LPUART_Type *base, _lpuart_edma_handle_t *handle, lpuart_transfer_t *xfer)`
Receives data using eDMA.
- `void LPUART_TransferAbortSendEDMA (LPUART_Type *base, _lpuart_edma_handle_t *handle)`
Aborts the sent data using eDMA.
- `void LPUART_TransferAbortReceiveEDMA (LPUART_Type *base, _lpuart_edma_handle_t *handle)`
Aborts the received data using eDMA.
- `status_t LPUART_TransferGetSendCountEDMA (LPUART_Type *base, _lpuart_edma_handle_t *handle, uint32_t *count)`
Gets the number of bytes written to the LPUART TX register.
- `status_t LPUART_TransferGetReceiveCountEDMA (LPUART_Type *base, _lpuart_edma_handle_t *handle, uint32_t *count)`
Gets the number of received bytes.
- `void LPUART_TransferEdmaHandleIRQ (LPUART_Type *base, void *lpuartEdmaHandle)`
LPUART eDMA IRQ handle function.

50.2 Data Structure Documentation

50.2.1 struct _lpuart_edma_handle

Data Fields

- `lpuart_edma_transfer_callback_t callback`
Callback function.
- `void *userData`
LPUART callback function parameter.
- `size_t rxDataSizeAll`
Size of the data to receive.
- `size_t txDataSizeAll`
Size of the data to send out.
- `edma_handle_t *txEdmaHandle`
The eDMA TX channel used.
- `edma_handle_t *rxEdmaHandle`
The eDMA RX channel used.
- `uint8_t nbytes`
eDMA minor byte transfer count initially configured.
- `volatile uint8_t txState`
TX transfer state.
- `volatile uint8_t rxState`
RX transfer state.

Field Documentation

- (1) `lpuart_edma_transfer_callback_t _lpuart_edma_handle::callback`
- (2) `void* _lpuart_edma_handle::userData`
- (3) `size_t _lpuart_edma_handle::rxDataSizeAll`
- (4) `size_t _lpuart_edma_handle::txDataSizeAll`
- (5) `edma_handle_t* _lpuart_edma_handle::txEdmaHandle`
- (6) `edma_handle_t* _lpuart_edma_handle::rxEdmaHandle`
- (7) `uint8_t _lpuart_edma_handle::nbytes`
- (8) `volatile uint8_t _lpuart_edma_handle::txState`

50.3 Macro Definition Documentation

50.3.1 #define FSL_LPUART_EDMA_DRIVER_VERSION (MAKE_VERSION(2, 6, 0))

50.4 Typedef Documentation

50.4.1 `typedef void(* lpuart_edma_transfer_callback_t)(LPUART_Type *base, lpuart_edma_handle_t *handle, status_t status, void *userData)`

50.5 Function Documentation

50.5.1 `void LPUART_TransferCreateHandleEDMA (LPUART_Type * base, lpuart_edma_handle_t * handle, lpuart_edma_transfer_callback_t callback, void * userData, edma_handle_t * txEdmaHandle, edma_handle_t * rxEdmaHandle)`

Note

This function disables all LPUART interrupts.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	Pointer to lpuart_edma_handle_t structure.
<i>callback</i>	Callback function.
<i>userData</i>	User data.
<i>txEdmaHandle</i>	User requested DMA handle for TX DMA transfer.
<i>rxEdmaHandle</i>	User requested DMA handle for RX DMA transfer.

50.5.2 `status_t LPUART_SendEDMA (LPUART_Type * base, lpuart_edma_handle_t * handle, lpuart_transfer_t * xfer)`

This function sends data using eDMA. This is a non-blocking function, which returns right away. When all data is sent, the send callback function is called.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>xfer</i>	LPUART eDMA transfer structure. See lpuart_transfer_t .

Return values

<i>kStatus_Success</i>	if succeed, others failed.
<i>kStatus_LPUART_TxBusy</i>	Previous transfer on going.
<i>kStatus_InvalidArgument</i>	Invalid argument.

50.5.3 **status_t LPUART_ReceiveEDMA (LPUART_Type * *base*, lpuart_edma_handle_t * *handle*, lpuart_transfer_t * *xfer*)**

This function receives data using eDMA. This is non-blocking function, which returns right away. When all data is received, the receive callback function is called.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	Pointer to lpuart_edma_handle_t structure.
<i>xfer</i>	LPUART eDMA transfer structure, see lpuart_transfer_t .

Return values

<i>kStatus_Success</i>	if succeed, others fail.
<i>kStatus_LPUART_Rx-Busy</i>	Previous transfer ongoing.
<i>kStatus_InvalidArgument</i>	Invalid argument.

50.5.4 **void LPUART_TransferAbortSendEDMA (LPUART_Type * *base*, lpuart_edma_handle_t * *handle*)**

This function aborts the sent data using eDMA.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	Pointer to lpuart_edma_handle_t structure.

50.5.5 void LPUART_TransferAbortReceiveEDMA (LPUART_Type * *base*, lpuart_edma_handle_t * *handle*)

This function aborts the received data using eDMA.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	Pointer to lpuart_edma_handle_t structure.

50.5.6 status_t LPUART_TransferGetSendCountEDMA (LPUART_Type * *base*, lpuart_edma_handle_t * *handle*, uint32_t * *count*)

This function gets the number of bytes written to the LPUART TX register by DMA.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>count</i>	Send bytes count.

Return values

<i>kStatus_NoTransferInProgress</i>	No send in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <i>count</i> ;

50.5.7 status_t LPUART_TransferGetReceiveCountEDMA (LPUART_Type * *base*, lpuart_edma_handle_t * *handle*, uint32_t * *count*)

This function gets the number of received bytes.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>count</i>	Receive bytes count.

Return values

<i>kStatus_NoTransferInProgress</i>	No receive in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter count;

50.5.8 void LPUART_TransferEdmaHandleIRQ (**LPUART_Type** * *base*, **void** * *lpuartEdmaHandle*)

This function handles the LPUART tx complete IRQ request and invoke user callback. It is not set to static so that it can be used in user application.

Note

This function is used as default IRQ handler by double weak mechanism. If user's specific IRQ handler is implemented, make sure this function is invoked in the handler.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>lpuartEdmaHandle</i>	LPUART handle pointer.

Chapter 51

Lpuart_freertos_driver

51.1 Overview

Data Structures

- struct `_lpuart_rtos_config`
LPUART RTOS configuration structure. [More...](#)

Typedefs

- typedef struct `_lpuart_rtos_config` `lpuart_rtos_config_t`
LPUART RTOS configuration structure.

Driver version

- #define `FSL_LPUART_FREERTOS_DRIVER_VERSION` (`MAKE_VERSION(2, 6, 0)`)
LPUART FreeRTOS driver version.

LPUART RTOS Operation

- int `LPUART_RTOS_Init` (`lpuart_rtos_handle_t *handle, lpuart_handle_t *t_handle, const lpuart_rtos_config_t *cfg`)
Initializes an LPUART instance for operation in RTOS.
- int `LPUART_RTOS_Deinit` (`lpuart_rtos_handle_t *handle`)
Deinitializes an LPUART instance for operation.

LPUART transactional Operation

- int `LPUART_RTOS_Send` (`lpuart_rtos_handle_t *handle, uint8_t *buffer, uint32_t length`)
Sends data in the background.
- int `LPUART_RTOS_Receive` (`lpuart_rtos_handle_t *handle, uint8_t *buffer, uint32_t length, size_t *received`)
Receives data.
- int `LPUART_RTOS_SetRxTimeout` (`lpuart_rtos_handle_t *handle, uint32_t rx_timeout_constant_ms, uint32_t rx_timeout_multiplier_ms`)
Set RX timeout in runtime.
- int `LPUART_RTOS_SetTxTimeout` (`lpuart_rtos_handle_t *handle, uint32_t tx_timeout_constant_ms, uint32_t tx_timeout_multiplier_ms`)
Set TX timeout in runtime.

51.2 Data Structure Documentation

51.2.1 struct _lpuart_rtos_config

Data Fields

- `LPUART_Type * base`
UART base address.
- `uint32_t srclk`
UART source clock in Hz.
- `uint32_t baudrate`
Desired communication speed.
- `lpuart_parity_mode_t parity`
Parity setting.
- `lpuart_stop_bit_count_t stopbits`
Number of stop bits to use.
- `uint8_t * buffer`
Buffer for background reception.
- `uint32_t buffer_size`
Size of buffer for background reception.
- `uint32_t rx_timeout_constant_ms`
RX timeout applied per receive.
- `uint32_t rx_timeout_multiplier_ms`
RX timeout added for each byte of the receive.
- `uint32_t tx_timeout_constant_ms`
TX timeout applied per transmission.
- `uint32_t tx_timeout_multiplier_ms`
TX timeout added for each byte of the transmission.
- `bool enableRxRTS`
RX RTS enable.
- `bool enableTxCTS`
TX CTS enable.
- `lpuart_transmit_cts_source_t txCtsSource`
TX CTS source.
- `lpuart_transmit_cts_config_t txCtsConfig`
TX CTS configure.

Field Documentation

- (1) `uint32_t _lpuart_rtos_config::rx_timeout_multiplier_ms`
- (2) `uint32_t _lpuart_rtos_config::tx_timeout_multiplier_ms`

51.3 Macro Definition Documentation

51.3.1 #define FSL_LPUART_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 6, 0))

51.4 Typedef Documentation

51.4.1 `typedef struct _lpuart_rtos_config lpuart_rtos_config_t`

51.5 Function Documentation

51.5.1 `int LPUART_RTOS_Init (lpuart_rtos_handle_t * handle, lpuart_handle_t * t_handle, const lpuart_rtos_config_t * cfg)`

Parameters

<i>handle</i>	The RTOS LPUART handle, the pointer to an allocated space for RTOS context.
<i>t_handle</i>	The pointer to an allocated space to store the transactional layer internal state.
<i>cfg</i>	The pointer to the parameters required to configure the LPUART after initialization.

Returns

0 succeed, others failed

51.5.2 `int LPUART_RTOS_Deinit (lpuart_rtos_handle_t * handle)`

This function deinitializes the LPUART module, sets all register value to the reset value, and releases the resources.

Parameters

<i>handle</i>	The RTOS LPUART handle.
---------------	-------------------------

51.5.3 `int LPUART_RTOS_Send (lpuart_rtos_handle_t * handle, uint8_t * buffer, uint32_t length)`

This function sends data. It is an synchronous API. If the hardware buffer is full, the task is in the blocked state.

Parameters

<i>handle</i>	The RTOS LPUART handle.
<i>buffer</i>	The pointer to buffer to send.
<i>length</i>	The number of bytes to send.

51.5.4 int LPUART_RTOS_Receive (*Ipuart_rtos_handle_t * handle, uint8_t * buffer, uint32_t length, size_t * received*)

This function receives data from LPUART. It is an synchronous API. If any data is immediately available it is returned immediately and the number of bytes received.

Parameters

<i>handle</i>	The RTOS LPUART handle.
<i>buffer</i>	The pointer to buffer where to write received data.
<i>length</i>	The number of bytes to receive.
<i>received</i>	The pointer to a variable of size_t where the number of received data is filled.

51.5.5 int LPUART_RTOS_SetRxTimeout (*Ipuart_rtos_handle_t * handle, uint32_t rx_timeout_constant_ms, uint32_t rx_timeout_multiplier_ms*)

This function can modify RX timeout between initialization and receive.

param handle The RTOS LPUART handle. param rx_timeout_constant_ms RX timeout applied per receive. param rx_timeout_multiplier_ms RX timeout added for each byte of the receive.

51.5.6 int LPUART_RTOS_SetTxTimeout (*Ipuart_rtos_handle_t * handle, uint32_t tx_timeout_constant_ms, uint32_t tx_timeout_multiplier_ms*)

This function can modify TX timeout between initialization and send.

param handle The RTOS LPUART handle. param tx_timeout_constant_ms TX timeout applied per transmission. param tx_timeout_multiplier_ms TX timeout added for each byte of the transmission.

Chapter 52

Ltc_edma_driver

52.1 Overview

Data Structures

- struct `_ltc_edma_handle`
LTC eDMA handle. [More...](#)

Typedefs

- `typedef void(* ltc_edma_callback_t)(LTC_Type *base, ltc_edma_handle_t *handle, status_t status, void *userData)`
LTC eDMA callback function.
- `typedef status_t(* ltc_edma_state_machine_t)(LTC_Type *base, ltc_edma_handle_t *handle)`
LTC eDMA state machine function.

Functions

- `void LTC_CreateHandleEDMA (LTC_Type *base, ltc_edma_handle_t *handle, ltc_edma_callback_t callback, void *userData, edma_handle_t *inputFifoEdmaHandle, edma_handle_t *outputFifoEdmaHandle)`
Init the LTC eDMA handle which is used in transactional functions.

Driver version

- `#define FSL_LTC_EDMA_DRIVER_VERSION (MAKE_VERSION(2, 0, 15))`
LTC EDMA driver version.

52.2 Data Structure Documentation

52.2.1 struct _ltc_edma_handle

It is defined only for private usage inside LTC eDMA driver.

Data Fields

- `ltc_edma_callback_t callback`
Callback function.
- `void * userData`
LTC callback function parameter.
- `edma_handle_t * inputFifoEdmaHandle`
The eDMA TX channel used.

- **edma_handle_t * outputFifoEdmaHandle**
The eDMA RX channel used.
- **ltc_edma_state_machine_t state_machine**
State machine.
- **uint32_t state**
Internal state.
- **const uint8_t * inData**
Input data.
- **uint8_t * outData**
Output data.
- **uint32_t size**
Size of input and output data in bytes.
- **uint32_t modeReg**
LTC mode register.
- **uint8_t * counter**
Input counter (updates on return)
- **const uint8_t * key**
Input key to use for forward AES cipher.
- **uint32_t keySize**
Size of the input key, in bytes.
- **uint8_t * counterlast**
Output cipher of last counter, for chained CTR calls.
- **uint32_t * szLeft**
Output number of bytes in left unused in counterlast block.
- **uint32_t lastSize**
Last size.

Field Documentation

- (1) `ltc_edma_callback_t _ltc_edma_handle::callback`
- (2) `void* _ltc_edma_handle::userData`
- (3) `edma_handle_t* _ltc_edma_handle::inputFifoEdmaHandle`
- (4) `edma_handle_t* _ltc_edma_handle::outputFifoEdmaHandle`
- (5) `ltc_edma_state_machine_t _ltc_edma_handle::state_machine`
- (6) `uint32_t _ltc_edma_handle::state`
- (7) `const uint8_t* _ltc_edma_handle::inData`
- (8) `uint8_t* _ltc_edma_handle::outData`
- (9) `uint32_t _ltc_edma_handle::size`
- (10) `uint32_t _ltc_edma_handle::modeReg`
- (11) `uint32_t _ltc_edma_handle::keySize`

Must be 16, 24, or 32.

- (12) `uint8_t* _ltc_edma_handle::counterlast`

NULL can be passed if chained calls are not used.

- (13) `uint32_t* _ltc_edma_handle::szLeft`

NULL can be passed if chained calls are not used.

- (14) `uint32_t _ltc_edma_handle::lastSize`

52.3 Macro Definition Documentation

52.3.1 #define FSL_LTC_EDMA_DRIVER_VERSION (MAKE_VERSION(2, 0, 15))

Version 2.0.15.

52.4 Typedef Documentation

52.4.1 `typedef void(* ltc_edma_callback_t)(LTC_Type *base, ltc_edma_handle_t *handle, status_t status, void *userData)`

52.4.2 `typedef status_t(* ltc_edma_state_machine_t)(LTC_Type *base, ltc_edma_handle_t *handle)`

It is defined only for private usage inside LTC eDMA driver.

52.5 Function Documentation

52.5.1 `void LTC_CreateHandleEDMA (LTC_Type * base, ltc_edma_handle_t * handle, ltc_edma_callback_t callback, void * userData, edma_handle_t * inputFifoEdmaHandle, edma_handle_t * outputFifoEdmaHandle)`

Parameters

<i>base</i>	LTC module base address
<i>handle</i>	Pointer to <code>ltc_edma_handle_t</code> structure
<i>callback</i>	Callback function, NULL means no callback.
<i>userData</i>	Callback function parameter.
<i>inputFifoEdmaHandle</i>	User requested eDMA handle for Input FIFO eDMA.
<i>outputFifoEdmaHandle</i>	User requested eDMA handle for Output FIFO eDMA.

Chapter 53

Ltc_edma_driver_aes

53.1 Overview

Macros

- #define `LTC_AES_DecryptCtrEDMA`(base, handle, input, output, size, counter, key, keySize, counterlast, szLeft) `LTC_AES_CryptCtrEDMA`(base, handle, input, output, size, counter, key, keySize, counterlast, szLeft)
AES CTR decrypt is mapped to the AES CTR generic operation.
- #define `LTC_AES_EncryptCtrEDMA`(base, handle, input, output, size, counter, key, keySize, counterlast, szLeft) `LTC_AES_CryptCtrEDMA`(base, handle, input, output, size, counter, key, keySize, counterlast, szLeft)
AES CTR encrypt is mapped to the AES CTR generic operation.

Functions

- `status_t LTC_AES_EncryptEcbEDMA` (LTC_Type *base, `ltc_edma_handle_t` *handle, const uint8_t *plaintext, uint8_t *ciphertext, uint32_t size, const uint8_t *key, uint32_t keySize)
Encrypts AES using the ECB block mode.
- `status_t LTC_AES_DecryptEcbEDMA` (LTC_Type *base, `ltc_edma_handle_t` *handle, const uint8_t *ciphertext, uint8_t *plaintext, uint32_t size, const uint8_t *key, uint32_t keySize, `ltc_aes_key_t` keyType)
Decrypts AES using ECB block mode.
- `status_t LTC_AES_EncryptCbcEDMA` (LTC_Type *base, `ltc_edma_handle_t` *handle, const uint8_t *plaintext, uint8_t *ciphertext, uint32_t size, const uint8_t iv[`LTC_AES_IV_SIZE`], const uint8_t *key, uint32_t keySize)
Encrypts AES using CBC block mode.
- `status_t LTC_AES_DecryptCbcEDMA` (LTC_Type *base, `ltc_edma_handle_t` *handle, const uint8_t *ciphertext, uint8_t *plaintext, uint32_t size, const uint8_t iv[`LTC_AES_IV_SIZE`], const uint8_t *key, uint32_t keySize, `ltc_aes_key_t` keyType)
Decrypts AES using CBC block mode.
- `status_t LTC_AES_CryptCtrEDMA` (LTC_Type *base, `ltc_edma_handle_t` *handle, const uint8_t *input, uint8_t *output, uint32_t size, uint8_t counter[`LTC_AES_BLOCK_SIZE`], const uint8_t *key, uint32_t keySize, uint8_t counterlast[`LTC_AES_BLOCK_SIZE`], uint32_t *szLeft)
Encrypts or decrypts AES using CTR block mode.

53.2 Function Documentation

53.2.1 `status_t LTC_AES_EncryptEcbEDMA (LTC_Type * base, ltc_edma_handle_t * handle, const uint8_t * plaintext, uint8_t * ciphertext, uint32_t size, const uint8_t * key, uint32_t keySize)`

Encrypts AES using the ECB block mode.

Parameters

	<i>base</i>	LTC peripheral base address
	<i>handle</i>	pointer to ltc_edma_handle_t structure which stores the transaction state.
	<i>plaintext</i>	Input plain text to encrypt
out	<i>ciphertext</i>	Output cipher text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.
	<i>key</i>	Input key to use for encryption
	<i>keySize</i>	Size of the input key, in bytes. Must be 16, 24, or 32.

Returns

Status from encrypt operation

53.2.2 status_t LTC_AES_DecryptEcbEDMA (LTC_Type * *base*, ltc_edma_handle_t * *handle*, const uint8_t * *ciphertext*, uint8_t * *plaintext*, uint32_t *size*, const uint8_t * *key*, uint32_t *keySize*, ltc_aes_key_t *keyType*)

Decrypts AES using ECB block mode.

Parameters

	<i>base</i>	LTC peripheral base address
	<i>handle</i>	pointer to ltc_edma_handle_t structure which stores the transaction state.
	<i>ciphertext</i>	Input cipher text to decrypt
out	<i>plaintext</i>	Output plain text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.
	<i>key</i>	Input key.
	<i>keySize</i>	Size of the input key, in bytes. Must be 16, 24, or 32.
	<i>keyType</i>	Input type of the key (allows to directly load decrypt key for AES ECB decrypt operation.)

Returns

Status from decrypt operation

53.2.3 `status_t LTC_AES_EncryptCbcEDMA(LTC_Type * base, Itc_edma_handle_t * handle, const uint8_t * plaintext, uint8_t * ciphertext, uint32_t size, const uint8_t iv[LTC_AES_IV_SIZE], const uint8_t * key, uint32_t keySize)`

Parameters

	<i>base</i>	LTC peripheral base address
	<i>handle</i>	pointer to ltc_edma_handle_t structure which stores the transaction state.
	<i>plaintext</i>	Input plain text to encrypt
out	<i>ciphertext</i>	Output cipher text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.
	<i>iv</i>	Input initial vector to combine with the first input block.
	<i>key</i>	Input key to use for encryption
	<i>keySize</i>	Size of the input key, in bytes. Must be 16, 24, or 32.

Returns

Status from encrypt operation

**53.2.4 status_t LTC_AES_DecryptCbcEDMA (LTC_Type * *base*,
 ltc_edma_handle_t * *handle*, const uint8_t * *ciphertext*, uint8_t * *plaintext*,
 uint32_t *size*, const uint8_t *iv*[LTC_AES_IV_SIZE], const uint8_t * *key*,
 uint32_t *keySize*, ltc_aes_key_t *keyType*)**

Parameters

	<i>base</i>	LTC peripheral base address
	<i>handle</i>	pointer to ltc_edma_handle_t structure which stores the transaction state.
	<i>ciphertext</i>	Input cipher text to decrypt
out	<i>plaintext</i>	Output plain text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.
	<i>iv</i>	Input initial vector to combine with the first input block.
	<i>key</i>	Input key to use for decryption

	<i>keySize</i>	Size of the input key, in bytes. Must be 16, 24, or 32.
	<i>keyType</i>	Input type of the key (allows to directly load decrypt key for AES CBC decrypt operation.)

Returns

Status from decrypt operation

53.2.5 status_t LTC_AES_CryptCtrEDMA (LTC_Type * *base*, ltc_edma_handle_t * *handle*, const uint8_t * *input*, uint8_t * *output*, uint32_t *size*, uint8_t *counter*[LTC_AES_BLOCK_SIZE], const uint8_t * *key*, uint32_t *keySize*, uint8_t *counterlast*[LTC_AES_BLOCK_SIZE], uint32_t * *szLeft*)

Encrypts or decrypts AES using CTR block mode. AES CTR mode uses only forward AES cipher and same algorithm for encryption and decryption. The only difference between encryption and decryption is that, for encryption, the input argument is plain text and the output argument is cipher text. For decryption, the input argument is cipher text and the output argument is plain text.

Parameters

	<i>base</i>	LTC peripheral base address
	<i>handle</i>	pointer to ltc_edma_handle_t structure which stores the transaction state.
	<i>input</i>	Input data for CTR block mode
out	<i>output</i>	Output data for CTR block mode
	<i>size</i>	Size of input and output data in bytes
in,out	<i>counter</i>	Input counter (updates on return)
	<i>key</i>	Input key to use for forward AES cipher
	<i>keySize</i>	Size of the input key, in bytes. Must be 16, 24, or 32.
out	<i>counterlast</i>	Output cipher of last counter, for chained CTR calls. NULL can be passed if chained calls are not used.

out	<i>szLeft</i>	Output number of bytes in left unused in counterlast block. NULL can be passed if chained calls are not used.
-----	---------------	---------------------------------------------------------------------------------------------------------------

Returns

Status from encrypt operation

Chapter 54

Qspi_edma_driver

54.1 Overview

Data Structures

- struct `_qspi_edma_handle`

QSPI DMA transfer handle, users should not touch the content of the handle. [More...](#)

Typedefs

- `typedef void(* qspi_edma_callback_t)(QuadSPI_Type *base, qspi_edma_handle_t *handle, status_t status, void *userData)`
QSPI eDMA transfer callback function for finish and error.

Driver version

- `#define FSL_QSPI_EDMA_DRIVER_VERSION (MAKE_VERSION(2, 2, 2))`
QSPI EDMA driver version 2.2.2.

eDMA Transactional

- `void QSPI_TransferTxCreateHandleEDMA (QuadSPI_Type *base, qspi_edma_handle_t *handle, qspi_edma_callback_t callback, void *userData, edma_handle_t *dmaHandle)`
Initializes the QSPI handle for send which is used in transactional functions and set the callback.
- `void QSPI_TransferRxCreateHandleEDMA (QuadSPI_Type *base, qspi_edma_handle_t *handle, qspi_edma_callback_t callback, void *userData, edma_handle_t *dmaHandle)`
Initializes the QSPI handle for receive which is used in transactional functions and set the callback.
- `status_t QSPI_TransferSendEDMA (QuadSPI_Type *base, qspi_edma_handle_t *handle, qspi_transfer_t *xfer)`
Transfers QSPI data using an eDMA non-blocking method.
- `status_t QSPI_TransferReceiveEDMA (QuadSPI_Type *base, qspi_edma_handle_t *handle, qspi_transfer_t *xfer)`
Receives data using an eDMA non-blocking method.
- `void QSPI_TransferAbortSendEDMA (QuadSPI_Type *base, qspi_edma_handle_t *handle)`
Aborts the sent data using eDMA.
- `void QSPI_TransferAbortReceiveEDMA (QuadSPI_Type *base, qspi_edma_handle_t *handle)`
Aborts the receive data using eDMA.
- `status_t QSPI_TransferGetSendCountEDMA (QuadSPI_Type *base, qspi_edma_handle_t *handle, size_t *count)`
Gets the transferred counts of send.
- `status_t QSPI_TransferGetReceiveCountEDMA (QuadSPI_Type *base, qspi_edma_handle_t *handle, size_t *count)`
Gets the status of the receive transfer.

54.2 Data Structure Documentation

54.2.1 struct _qspi_edma_handle

Data Fields

- **edma_handle_t * dmaHandle**
eDMA handler for QSPI send
- **size_t transferSize**
Bytes need to transfer.
- **uint8_t nbytes**
eDMA minor byte transfer count initially configured.
- **uint8_t count**
The transfer data count in a DMA request.
- **uint32_t state**
Internal state for QSPI eDMA transfer.
- **qspi_edma_callback_t callback**
Callback for users while transfer finish or error occurred.
- **void * userData**
User callback parameter.

Field Documentation

- (1) **size_t _qspi_edma_handle::transferSize**
- (2) **uint8_t _qspi_edma_handle::nbytes**

54.3 Macro Definition Documentation

54.3.1 #define FSL_QSPI_EDMA_DRIVER_VERSION (MAKE_VERSION(2, 2, 2))

54.4 Function Documentation

54.4.1 void QSPI_TransferTxCreateHandleEDMA (QuadSPI_Type * *base*, qspi_edma_handle_t * *handle*, qspi_edma_callback_t *callback*, void * *userData*, edma_handle_t * *dmaHandle*)

Parameters

<i>base</i>	QSPI peripheral base address
<i>handle</i>	Pointer to qspi_edma_handle_t structure

<i>callback</i>	QSPI callback, NULL means no callback.
<i>userData</i>	User callback function data.
<i>dmaHandle</i>	User requested eDMA handle for eDMA transfer

54.4.2 void QSPI_TransferRxCreateHandleEDMA (QuadSPI_Type * *base*, qspi_edma_handle_t * *handle*, qspi_edma_callback_t *callback*, void * *userData*, edma_handle_t * *dmaHandle*)

Parameters

<i>base</i>	QSPI peripheral base address
<i>handle</i>	Pointer to qspi_edma_handle_t structure
<i>callback</i>	QSPI callback, NULL means no callback.
<i>userData</i>	User callback function data.
<i>dmaHandle</i>	User requested eDMA handle for eDMA transfer

54.4.3 status_t QSPI_TransferSendEDMA (QuadSPI_Type * *base*, qspi_edma_handle_t * *handle*, qspi_transfer_t * *xfer*)

This function writes data to the QSPI transmit FIFO. This function is non-blocking.

Parameters

<i>base</i>	Pointer to QuadSPI Type.
<i>handle</i>	Pointer to qspi_edma_handle_t structure
<i>xfer</i>	QSPI transfer structure.

54.4.4 status_t QSPI_TransferReceiveEDMA (QuadSPI_Type * *base*, qspi_edma_handle_t * *handle*, qspi_transfer_t * *xfer*)

This function receive data from the QSPI receive buffer/FIFO. This function is non-blocking. Users shall notice that this receive size shall not bigger than 64 bytes. As this interface is used to read flash status registers. For flash contents read, please use AHB bus read, this is much more efficiency.

Parameters

<i>base</i>	Pointer to QuadSPI Type.
<i>handle</i>	Pointer to qspi_edma_handle_t structure
<i>xfer</i>	QSPI transfer structure.

54.4.5 void QSPI_TransferAbortSendEDMA (QuadSPI_Type * *base*, qspi_edma_handle_t * *handle*)

This function aborts the sent data using eDMA.

Parameters

<i>base</i>	QSPI peripheral base address.
<i>handle</i>	Pointer to qspi_edma_handle_t structure

54.4.6 void QSPI_TransferAbortReceiveEDMA (QuadSPI_Type * *base*, qspi_edma_handle_t * *handle*)

This function abort receive data which using eDMA.

Parameters

<i>base</i>	QSPI peripheral base address.
<i>handle</i>	Pointer to qspi_edma_handle_t structure

54.4.7 status_t QSPI_TransferGetSendCountEDMA (QuadSPI_Type * *base*, qspi_edma_handle_t * *handle*, size_t * *count*)

Parameters

<i>base</i>	Pointer to QuadSPI Type.
<i>handle</i>	Pointer to qspi_edma_handle_t structure.

<i>count</i>	Bytes sent.
--------------	-------------

Return values

<i>kStatus_Success</i>	Succeed get the transfer count.
<i>kStatus_NoTransferInProgress</i>	There is not a non-blocking transaction currently in progress.

54.4.8 **status_t QSPI_TransferGetReceiveCountEDMA (QuadSPI_Type * *base*, qspi_edma_handle_t * *handle*, size_t * *count*)**

Parameters

<i>base</i>	Pointer to QuadSPI Type.
<i>handle</i>	Pointer to qspi_edma_handle_t structure
<i>count</i>	Bytes received.

Return values

<i>kStatus_Success</i>	Succeed get the transfer count.
<i>kStatus_NoTransferInProgress</i>	There is not a non-blocking transaction currently in progress.

54.5 SAI EDMA Driver

54.5.1 Overview

Data Structures

- struct `sai_edma_handle`

SAI DMA transfer handle, users should not touch the content of the handle. [More...](#)

Typedefs

- typedef void(* `sai_edma_callback_t`)(I2S_Type *base, `sai_edma_handle_t` *handle, `status_t` status, void *userData)
SAI eDMA transfer callback function for finish and error.
- typedef enum `_sai_edma_interleave` `sai_edma_interleave_t`
sai interleave type

Enumerations

- enum `_sai_edma_interleave` {

kSAI_EDMAInterleavePerChannelSample,

kSAI_EDMAInterleavePerChannelBlock
 }
sai interleave type

Driver version

- #define `FSL_SAI_EDMA_DRIVER_VERSION` (`MAKE_VERSION(2, 7, 0)`)
Version 2.7.0.

eDMA Transactional

- void `SAI_TransferTxCreateHandleEDMA` (I2S_Type *base, `sai_edma_handle_t` *handle, `sai_edma_callback_t` callback, void *userData, `edma_handle_t` *txDmaHandle)
Initializes the SAI eDMA handle.
- void `SAI_TransferRxCreateHandleEDMA` (I2S_Type *base, `sai_edma_handle_t` *handle, `sai_edma_callback_t` callback, void *userData, `edma_handle_t` *rxDmaHandle)
Initializes the SAI Rx eDMA handle.
- void `SAI_TransferSetInterleaveType` (`sai_edma_handle_t` *handle, `sai_edma_interleave_t` interleaveType)
Initializes the SAI interleave type.
- void `SAI_TransferTxSetConfigEDMA` (I2S_Type *base, `sai_edma_handle_t` *handle, `sai_transceiver_t` *saiConfig)
Configures the SAI Tx.

- void **SAI_TransferRxSetConfigEDMA** (I2S_Type *base, sai_edma_handle_t *handle, sai_transceiver_t *saiConfig)
Configures the SAI Rx.
- status_t **SAI_TransferSendEDMA** (I2S_Type *base, sai_edma_handle_t *handle, sai_transfer_t *xfer)
Performs a non-blocking SAI transfer using DMA.
- status_t **SAI_TransferReceiveEDMA** (I2S_Type *base, sai_edma_handle_t *handle, sai_transfer_t *xfer)
Performs a non-blocking SAI receive using eDMA.
- status_t **SAI_TransferSendLoopEDMA** (I2S_Type *base, sai_edma_handle_t *handle, sai_transfer_t *xfer, uint32_t loopTransferCount)
Performs a non-blocking SAI loop transfer using eDMA.
- status_t **SAI_TransferReceiveLoopEDMA** (I2S_Type *base, sai_edma_handle_t *handle, sai_transfer_t *xfer, uint32_t loopTransferCount)
Performs a non-blocking SAI loop transfer using eDMA.
- void **SAI_TransferTerminateSendEDMA** (I2S_Type *base, sai_edma_handle_t *handle)
Terminate all SAI send.
- void **SAI_TransferTerminateReceiveEDMA** (I2S_Type *base, sai_edma_handle_t *handle)
Terminate all SAI receive.
- void **SAI_TransferAbortSendEDMA** (I2S_Type *base, sai_edma_handle_t *handle)
Aborts a SAI transfer using eDMA.
- void **SAI_TransferAbortReceiveEDMA** (I2S_Type *base, sai_edma_handle_t *handle)
Aborts a SAI receive using eDMA.
- status_t **SAI_TransferGetSendCountEDMA** (I2S_Type *base, sai_edma_handle_t *handle, size_t *count)
Gets byte count sent by SAI.
- status_t **SAI_TransferGetReceiveCountEDMA** (I2S_Type *base, sai_edma_handle_t *handle, size_t *count)
Gets byte count received by SAI.
- uint32_t **SAI_TransferGetValidTransferSlotsEDMA** (I2S_Type *base, sai_edma_handle_t *handle)
Gets valid transfer slot.

54.5.2 Data Structure Documentation

54.5.2.1 struct sai_edma_handle

Data Fields

- edma_handle_t * dmaHandle
DMA handler for SAI send.
- uint8_t nbytes
eDMA minor byte transfer count initially configured.
- uint8_t bytesPerFrame
Bytes in a frame.
- uint8_t channelMask
Enabled channel mask value, reference _sai_channel_mask.
- uint8_t channelNums
total enabled channel nums

- `uint8_t channel`
Which data channel.
- `uint8_t count`
The transfer data count in a DMA request.
- `uint32_t state`
Internal state for SAI eDMA transfer.
- `sai_edma_callback_t callback`
Callback for users while transfer finish or error occurs.
- `void *userData`
User callback parameter.
- `uint8_t tcd [(SAI_XFER_QUEUE_SIZE+1U)*sizeof(edma_tcd_t)]`
TCD pool for eDMA transfer.
- `sai_transfer_t saiQueue [SAI_XFER_QUEUE_SIZE]`
Transfer queue storing queued transfer.
- `size_t transferSize [SAI_XFER_QUEUE_SIZE]`
Data bytes need to transfer.
- `sai_edma_interleave_t interleaveType`
Transfer interleave type.
- `volatile uint8_t queueUser`
Index for user to queue transfer.
- `volatile uint8_t queueDriver`
Index for driver to get the transfer data and size.

Field Documentation

- (1) `uint8_t sai_edma_handle::nbytes`
- (2) `uint8_t sai_edma_handle::tcd[(SAI_XFER_QUEUE_SIZE+1U)*sizeof(edma_tcd_t)]`
- (3) `sai_transfer_t sai_edma_handle::saiQueue[SAI_XFER_QUEUE_SIZE]`
- (4) `volatile uint8_t sai_edma_handle::queueUser`

54.5.3 Enumeration Type Documentation

54.5.3.1 enum _sai_edma_interleave

SAI data interleave per channel sample

|LEFT CHANNEL | RIGHT CHANNEL | LEFT CHANNEL | RIGHT CHANNEL | LEFT CHANNEL | RIGHT CHANNEL | |

SAI data interleave per channel block

|LEFT CHANNEL | LEFT CHANNEL | LEFT CHANNEL | ... | **RIGHT CHANNEL | RIGHT CHANNEL | RIGHT CHANNEL | RIGHT CHANNEL | ...|**

54.5.4 Function Documentation

54.5.4.1 **void SAI_TransferTxCreateHandleEDMA (I2S_Type * *base*, sai_edma_handle_t * *handle*, sai_edma_callback_t *callback*, void * *userData*, edma_handle_t * *txDmaHandle*)**

This function initializes the SAI master DMA handle, which can be used for other SAI master transactional APIs. Usually, for a specified SAI instance, call this API once to get the initialized handle.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.
<i>callback</i>	Pointer to user callback function.
<i>userData</i>	User parameter passed to the callback function.
<i>txDmaHandle</i>	eDMA handle pointer, this handle shall be static allocated by users.

54.5.4.2 void SAI_TransferRxCreateHandleEDMA (I2S_Type * *base*, sai_edma_handle_t * *handle*, sai_edma_callback_t *callback*, void * *userData*, edma_handle_t * *rxDmaHandle*)

This function initializes the SAI slave DMA handle, which can be used for other SAI master transactional APIs. Usually, for a specified SAI instance, call this API once to get the initialized handle.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.
<i>callback</i>	Pointer to user callback function.
<i>userData</i>	User parameter passed to the callback function.
<i>rxDmaHandle</i>	eDMA handle pointer, this handle shall be static allocated by users.

54.5.4.3 void SAI_TransferSetInterleaveType (sai_edma_handle_t * *handle*, sai_edma_interleave_t *interleaveType*)

This function initializes the SAI DMA handle member interleaveType, it shall be called only when application would like to use type kSAI_EDMAInterleavePerChannelBlock, since the default interleaveType is kSAI_EDMAInterleavePerChannelSample always

Parameters

<i>handle</i>	SAI eDMA handle pointer.
<i>interleaveType</i>	Multi channel interleave type.

54.5.4.4 void SAI_TransferTxSetConfigEDMA (I2S_Type * *base*, sai_edma_handle_t * *handle*, sai_transceiver_t * *saiConfig*)

Enumerator

Note

kSAI_EDMAInterleavePerChannelSampl **kSAI_EDMAInterleavePerChannelBlock** SAI eDMA supports data transfer in a multiple SAI channels if the FIFO Combine feature is supported. To activate the multi-channel transfer enable SAI channels by filling the channelMask of sai_transceiver_t with the corresponding values of _sai_channel_mask enum, enable the FIFO Combine mode by assigning kSAI_FifoCombineModeEnabledOnWrite to the fifoCombine member of sai_fifo_combine_t which is a member of sai_transceiver_t. This is an example of multi-channel data transfer configuration step.

```
*     sai_transceiver_t config;
*     SAI_GetClassicI2SConfig(&config, kSAI_WordWidth16bits,
*                             kSAI_Stereo, kSAI_Channel0Mask|kSAI_Channel1Mask);
*     config fifo fifoCombine = kSAI_FifoCombineModeEnabledOnWrite
*             ;
*     SAI_TransferTxSetConfigEDMA(I2S0, &edmaHandle, &config);
*
```

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.
<i>saiConfig</i>	sai configurations.

54.5.4.5 void SAI_TransferRxSetConfigEDMA (I2S_Type * *base*, sai_edma_handle_t * *handle*, sai_transceiver_t * *saiConfig*)

Note

SAI eDMA supports data transfer in a multiple SAI channels if the FIFO Combine feature is supported. To activate the multi-channel transfer enable SAI channels by filling the channelMask of sai_transceiver_t with the corresponding values of _sai_channel_mask enum, enable the FIFO Combine mode by assigning kSAI_FifoCombineModeEnabledOnRead to the fifoCombine member of sai_fifo_combine_t which is a member of sai_transceiver_t. This is an example of multi-channel data transfer configuration step.

```
*     sai_transceiver_t config;
*     SAI_GetClassicI2SConfig(&config, kSAI_WordWidth16bits,
*                             kSAI_Stereo, kSAI_Channel0Mask|kSAI_Channel1Mask);
*     config fifo fifoCombine = kSAI_FifoCombineModeEnabledOnRead
*             ;
*     SAI_TransferRxSetConfigEDMA(I2S0, &edmaHandle, &config);
*
```

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.
<i>saiConfig</i>	sai configurations.

54.5.4.6 status_t SAI_TransferSendEDMA (I2S_Type * *base*, sai_edma_handle_t * *handle*, sai_transfer_t * *xfer*)

Note

This interface returns immediately after the transfer initiates. Call SAI_GetTransferStatus to poll the transfer status and check whether the SAI transfer is finished.

This function support multi channel transfer,

1. for the sai IP support fifo combine mode, application should enable the fifo combine mode, no limitation on channel numbers
2. for the sai IP not support fifo combine mode, sai edma provide another solution which using EDMA modulo feature, but support 2 or 4 channels only.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.
<i>xfer</i>	Pointer to the DMA transfer structure.

Return values

<i>kStatus_Success</i>	Start a SAI eDMA send successfully.
<i>kStatus_InvalidArgument</i>	The input argument is invalid.
<i>kStatus_TxBusy</i>	SAI is busy sending data.

54.5.4.7 status_t SAI_TransferReceiveEDMA (I2S_Type * *base*, sai_edma_handle_t * *handle*, sai_transfer_t * *xfer*)

Note

This interface returns immediately after the transfer initiates. Call the SAI_GetReceiveRemaining-Bytes to poll the transfer status and check whether the SAI transfer is finished.

This function support multi channel transfer,

1. for the sai IP support fifo combine mode, application should enable the fifo combine mode, no limitation on channel numbers
2. for the sai IP not support fifo combine mode, sai edma provide another solution which using EDMA modulo feature, but support 2 or 4 channels only.

Parameters

<i>base</i>	SAI base pointer
<i>handle</i>	SAI eDMA handle pointer.
<i>xfer</i>	Pointer to DMA transfer structure.

Return values

<i>kStatus_Success</i>	Start a SAI eDMA receive successfully.
<i>kStatus_InvalidArgument</i>	The input argument is invalid.
<i>kStatus_RxBusy</i>	SAI is busy receiving data.

54.5.4.8 **status_t SAI_TransferSendLoopEDMA (I2S_Type * *base*, sai_edma_handle_t * *handle*, sai_transfer_t * *xfer*, uint32_t *loopTransferCount*)**

Note

This function support loop transfer only,such as A->B->...->A, application must be aware of that the more counts of the loop transfer, then more tcd memory required, as the function use the tcd pool in sai_edma_handle_t, so application could redefine the SAI_XFER_QUEUE_SIZE to determine the proper TCD pool size. This function support one sai channel only.

Once the loop transfer start, application can use function SAI_TransferAbortSendEDMA to stop the loop transfer.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.
<i>xfer</i>	Pointer to the DMA transfer structure, should be a array with elements counts >=1(loopTransferCount).

<i>loopTransferCount</i>	the counts of xfer array.
--------------------------	---------------------------

Return values

<i>kStatus_Success</i>	Start a SAI eDMA send successfully.
<i>kStatus_InvalidArgument</i>	The input argument is invalid.

54.5.4.9 status_t SAI_TransferReceiveLoopEDMA (I2S_Type * *base*, sai_edma_handle_t * *handle*, sai_transfer_t * *xfer*, uint32_t *loopTransferCount*)

Note

This function support loop transfer only,such as A->B->...->A, application must be aware of that the more counts of the loop transfer, then more tcd memory required, as the function use the tcd pool in sai_edma_handle_t, so application could redefine the SAI_XFER_QUEUE_SIZE to determine the proper TCD pool size. This function support one sai channel only.

Once the loop transfer start, application can use function SAI_TransferAbortReceiveEDMA to stop the loop transfer.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.
<i>xfer</i>	Pointer to the DMA transfer structure, should be a array with elements counts >=1(<i>loopTransferCount</i>).
<i>loopTransferCount</i>	the counts of xfer array.

Return values

<i>kStatus_Success</i>	Start a SAI eDMA receive successfully.
<i>kStatus_InvalidArgument</i>	The input argument is invalid.

54.5.4.10 void SAI_TransferTerminateSendEDMA (I2S_Type * *base*, sai_edma_handle_t * *handle*)

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI_TransferAbortSendEDMA.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.

54.5.4.11 void SAI_TransferTerminateReceiveEDMA (I2S_Type * *base*, sai_edma_handle_t * *handle*)

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI_TransferAbortReceiveEDMA.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.

54.5.4.12 void SAI_TransferAbortSendEDMA (I2S_Type * *base*, sai_edma_handle_t * *handle*)

This function only aborts the current transfer slots, the other transfer slots' information still kept in the handler. If users want to terminate all transfer slots, just call SAI_TransferTerminateSendEDMA.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.

54.5.4.13 void SAI_TransferAbortReceiveEDMA (I2S_Type * *base*, sai_edma_handle_t * *handle*)

This function only aborts the current transfer slots, the other transfer slots' information still kept in the handler. If users want to terminate all transfer slots, just call SAI_TransferTerminateReceiveEDMA.

Parameters

<i>base</i>	SAI base pointer
-------------	------------------

<i>handle</i>	SAI eDMA handle pointer.
---------------	--------------------------

54.5.4.14 status_t SAI_TransferGetSendCountEDMA (I2S_Type * *base*, sai_edma_handle_t * *handle*, size_t * *count*)

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.
<i>count</i>	Bytes count sent by SAI.

Return values

<i>kStatus_Success</i>	Succeed get the transfer count.
<i>kStatus_NoTransferInProgress</i>	There is no non-blocking transaction in progress.

54.5.4.15 status_t SAI_TransferGetReceiveCountEDMA (I2S_Type * *base*, sai_edma_handle_t * *handle*, size_t * *count*)

Parameters

<i>base</i>	SAI base pointer
<i>handle</i>	SAI eDMA handle pointer.
<i>count</i>	Bytes count received by SAI.

Return values

<i>kStatus_Success</i>	Succeed get the transfer count.
<i>kStatus_NoTransferInProgress</i>	There is no non-blocking transaction in progress.

54.5.4.16 uint32_t SAI_TransferGetValidTransferSlotsEDMA (I2S_Type * *base*, sai_edma_handle_t * *handle*)

This function can be used to query the valid transfer request slot that the application can submit. It should be called in the critical section, that means the application could call it in the corresponding callback function or disable IRQ before calling it in the application, otherwise, the returned value may not correct.

Parameters

<i>base</i>	SAI base pointer
<i>handle</i>	SAI eDMA handle pointer.

Return values

<i>valid</i>	slot count that application submit.
--------------	-------------------------------------

54.6 Da7212

54.6.1 Overview

Data Structures

- struct `_da7212_pll_config`
`da7212 pll configuration` *More...*
- struct `_da7212_audio_format`
`da7212 audio format` *More...*
- struct `da7212_config`
`DA7212 configure structure.` *More...*
- struct `_da7212_handle`
`da7212 codec handler` *More...*

Macros

- `#define DA7212_I2C_HANDLER_SIZE CODEC_I2C_MASTER_HANDLER_SIZE`
`da7212 handle size`
- `#define DA7212_ADDRESS (0x1A)`
`DA7212 I2C address.`
- `#define DA7212_HEADPHONE_MAX_VOLUME_VALUE 0x3FU`
`da7212 volume setting range`

Typedefs

- `typedef enum _da7212_Input da7212_Input_t`
`DA7212 input source select.`
- `typedef enum _da7212_Output da7212_Output_t`
`DA7212 output device select.`
- `typedef enum _da7212_dac_source da7212_dac_source_t`
`DA7212 functionality.`
- `typedef enum _da7212_volume da7212_volume_t`
`DA7212 volume.`
- `typedef enum _da7212_protocol da7212_protocol_t`
`The audio data transfer protocol choice.`
- `typedef enum _da7212_sys_clk_source da7212_sys_clk_source_t`
`da7212 system clock source`
- `typedef enum _da7212_pll_clk_source da7212_pll_clk_source_t`
`DA7212 pll clock source.`
- `typedef enum _da7212_pll_out_clk da7212_pll_out_clk_t`
`DA7212 output clock frequency.`
- `typedef enum _da7212_master_bits da7212_master_bits_t`
`master mode bits per frame`
- `typedef struct _da7212_pll_config da7212_pll_config_t`
`da7212 pll configuration`
- `typedef struct _da7212_audio_format da7212_audio_format_t`
`da7212 audio format`

- `typedef struct da7212_config da7212_config_t`
DA7212 configure structure.
- `typedef struct _da7212_handle da7212_handle_t`
da7212 codec handler

Enumerations

- `enum _da7212_Input {`
 `kDA7212_Input_AUX = 0x0,`
 `kDA7212_Input_MIC1_Dig,`
 `kDA7212_Input_MIC1_An,`
 `kDA7212_Input_MIC2 }`
DA7212 input source select.
- `enum _da7212_play_channel {`
 `kDA7212_HeadphoneLeft = 1U,`
 `kDA7212_HeadphoneRight = 2U,`
 `kDA7212_Speaker = 4U }`
da7212 play channel
- `enum _da7212_Output {`
 `kDA7212_Output_HP = 0x0,`
 `kDA7212_Output_SP }`
DA7212 output device select.
- `enum _da7212_module {`
 `kDA7212_ModuleADC,`
 `kDA7212_ModuleDAC,`
 `kDA7212_ModuleHeadphone,`
 `kDA7212_ModuleSpeaker }`
DA7212 module.
- `enum _da7212_dac_source {`
 `kDA7212_DACSourceADC = 0x0U,`
 `kDA7212_DACSourceInputStream = 0x3U }`
DA7212 functionality.
- `enum _da7212_volume {`

```

kDA7212_DACGainMute = 0x7,
kDA7212_DACGainM72DB = 0x17,
kDA7212_DACGainM60DB = 0x1F,
kDA7212_DACGainM54DB = 0x27,
kDA7212_DACGainM48DB = 0x2F,
kDA7212_DACGainM42DB = 0x37,
kDA7212_DACGainM36DB = 0x3F,
kDA7212_DACGainM30DB = 0x47,
kDA7212_DACGainM24DB = 0x4F,
kDA7212_DACGainM18DB = 0x57,
kDA7212_DACGainM12DB = 0x5F,
kDA7212_DACGainM6DB = 0x67,
kDA7212_DACGain0DB = 0x6F,
kDA7212_DACGain6DB = 0x77,
kDA7212_DACGain12DB = 0x7F }

```

DA7212 volume.

- enum `_da7212_protocol` {

kDA7212_BusI2S = 0x0,

kDA7212_BusLeftJustified,

kDA7212_BusRightJustified,

kDA7212_BusDSPMode }

The audio data transfer protocol choice.

- enum `_da7212_sys_clk_source` {

kDA7212_SysClkSourceMCLK = 0U,

kDA7212_SysClkSourcePLL = 1U << 14 }

da7212 system clock source

- enum `_da7212_pll_clk_source` { kDA7212_PLLClkSourceMCLK = 0U }

DA7212 pll clock source.

- enum `_da7212_pll_out_clk` {

kDA7212_PLLOutputClk11289600 = 11289600U,

kDA7212_PLLOutputClk12288000 = 12288000U }

DA7212 output clock frequency.

- enum `_da7212_master_bits` {

kDA7212_MasterBits32PerFrame = 0U,

kDA7212_MasterBits64PerFrame = 1U,

kDA7212_MasterBits128PerFrame = 2U,

kDA7212_MasterBits256PerFrame = 3U }

master mode bits per frame

Functions

- `status_t DA7212_Init(da7212_handle_t *handle, da7212_config_t *codecConfig)`

DA7212 initialize function.
- `status_t DA7212_ConfigAudioFormat(da7212_handle_t *handle, uint32_t masterClock_Hz, uint32_t sampleRate_Hz, uint32_t dataBits)`

Set DA7212 audio format.

- **status_t DA7212_SetPLLConfig (da7212_handle_t *handle, da7212_pll_config_t *config)**
DA7212 set PLL configuration This function will enable the GPIO1 FLL clock output function, so user can see the generated fll output clock frequency from WM8904 GPIO1.
- **void DA7212_ChangeHPVolume (da7212_handle_t *handle, da7212_volume_t volume)**
Set DA7212 playback volume.
- **void DA7212_Mute (da7212_handle_t *handle, bool isMuted)**
Mute or unmute DA7212.
- **void DA7212_ChangeInput (da7212_handle_t *handle, da7212_Input_t DA7212_Input)**
Set the input data source of DA7212.
- **void DA7212_ChangeOutput (da7212_handle_t *handle, da7212_Output_t DA7212_Output)**
Set the output device of DA7212.
- **status_t DA7212_SetChannelVolume (da7212_handle_t *handle, uint32_t channel, uint32_t volume)**
Set module volume.
- **status_t DA7212_SetChannelMute (da7212_handle_t *handle, uint32_t channel, bool isMute)**
Set module mute.
- **status_t DA7212_SetProtocol (da7212_handle_t *handle, da7212_protocol_t protocol)**
Set protocol for DA7212.
- **status_t DA7212_SetMasterModeBits (da7212_handle_t *handle, uint32_t bitWidth)**
Set master mode bits per frame for DA7212.
- **status_t DA7212_WriteRegister (da7212_handle_t *handle, uint8_t u8Register, uint8_t u8RegisterData)**
Write a register for DA7212.
- **status_t DA7212_ReadRegister (da7212_handle_t *handle, uint8_t u8Register, uint8_t *pu8RegisterData)**
Get a register value of DA7212.
- **status_t DA7212_Deinit (da7212_handle_t *handle)**
Deinit DA7212.

Driver version

- #define **FSL_DA7212_DRIVER_VERSION (MAKE_VERSION(2, 3, 0))**
CLOCK driver version 2.3.0.

54.6.2 Data Structure Documentation

54.6.2.1 struct _da7212_pll_config

Data Fields

- **da7212_pll_clk_source_t source**
pll reference clock source
- **uint32_t refClock_HZ**
pll reference clock frequency
- **da7212_pll_out_clk_t outputClock_HZ**
pll output clock frequency

54.6.2.2 struct _da7212_audio_format

Data Fields

- `uint32_t mclk_HZ`
master clock frequency
- `uint32_t sampleRate`
sample rate
- `uint32_t bitWidth`
bit width
- `bool isBclkInvert`
bit clock invertet

54.6.2.3 struct da7212_config

Data Fields

- `bool isMaster`
If DA7212 is master, true means master, false means slave.
- `da7212_protocol_t protocol`
Audio bus format, can be I2S, LJ, RJ or DSP mode.
- `da7212_dac_source_t dacSource`
DA7212 data source.
- `da7212_audio_format_t format`
audio format
- `uint8_t slaveAddress`
device address
- `codec_i2c_config_t i2cConfig`
i2c configuration
- `da7212_sys_clk_source_t sysClkSource`
system clock source
- `da7212_pll_config_t * pll`
pll configuration
- `da7212_Input_t inputSource`
AD212 input source.

Field Documentation

- (1) `bool da7212_config::isMaster`
- (2) `da7212_protocol_t da7212_config::protocol`
- (3) `da7212_dac_source_t da7212_config::dacSource`

54.6.2.4 struct _da7212_handle

Data Fields

- `da7212_config_t * config`
da7212 config pointer

- `uint8_t i2cHandle [DA7212_I2C_HANDLER_SIZE]`
i2c handle

54.6.3 Macro Definition Documentation

54.6.3.1 `#define FSL_DA7212_DRIVER_VERSION (MAKE_VERSION(2, 3, 0))`

54.6.4 Enumeration Type Documentation

54.6.4.1 `enum _da7212_Input`

Enumerator

- `kDA7212_Input_AUX` Input from AUX.
- `kDA7212_Input_MIC1_Dig` Input from MIC1 Digital.
- `kDA7212_Input_MIC1_An` Input from Mic1 Analog.
- `kDA7212_Input_MIC2` Input from MIC2.

54.6.4.2 `enum _da7212_play_channel`

Enumerator

- `kDA7212_HeadphoneLeft` headphone left
- `kDA7212_HeadphoneRight` headphone right
- `kDA7212_Speaker` speaker channel

54.6.4.3 `enum _da7212_Output`

Enumerator

- `kDA7212_Output_HP` Output to headphone.
- `kDA7212_Output_SP` Output to speaker.

54.6.4.4 `enum _da7212_module`

Enumerator

- `kDA7212_ModuleADC` module ADC
- `kDA7212_ModuleDAC` module DAC
- `kDA7212_ModuleHeadphone` module headphone
- `kDA7212_ModuleSpeaker` module speaker

54.6.4.5 enum _da7212_dac_source

Enumerator

kDA7212_DACSourceADC DAC source from ADC.
kDA7212_DACSourceInputStream DAC source from.

54.6.4.6 enum _da7212_volume

Enumerator

kDA7212_DACGainMute Mute DAC.
kDA7212_DACGainM72DB DAC volume -72db.
kDA7212_DACGainM60DB DAC volume -60db.
kDA7212_DACGainM54DB DAC volume -54db.
kDA7212_DACGainM48DB DAC volume -48db.
kDA7212_DACGainM42DB DAC volume -42db.
kDA7212_DACGainM36DB DAC volume -36db.
kDA7212_DACGainM30DB DAC volume -30db.
kDA7212_DACGainM24DB DAC volume -24db.
kDA7212_DACGainM18DB DAC volume -18db.
kDA7212_DACGainM12DB DAC volume -12db.
kDA7212_DACGainM6DB DAC volume -6db.
kDA7212_DACGain0DB DAC volume +0db.
kDA7212_DACGain6DB DAC volume +6db.
kDA7212_DACGain12DB DAC volume +12db.

54.6.4.7 enum _da7212_protocol

Enumerator

kDA7212_BusI2S I2S Type.
kDA7212_BusLeftJustified Left justified.
kDA7212_BusRightJustified Right Justified.
kDA7212_BusDSPMode DSP mode.

54.6.4.8 enum _da7212_sys_clk_source

Enumerator

kDA7212_SysClkSourceMCLK da7212 system clock soure from MCLK
kDA7212_SysClkSourcePLL da7212 system clock soure from pLL

54.6.4.9 enum _da7212_pll_clk_source

Enumerator

kDA7212_PLLClkSourceMCLK DA7212 PLL clock source from MCLK.

54.6.4.10 enum _da7212_pll_out_clk

Enumerator

kDA7212_PLLOutputClk11289600 output 112896000U

kDA7212_PLLOutputClk12288000 output 12288000U

54.6.4.11 enum _da7212_master_bits

Enumerator

kDA7212_MasterBits32PerFrame master mode bits32 per frame

kDA7212_MasterBits64PerFrame master mode bits64 per frame

kDA7212_MasterBits128PerFrame master mode bits128 per frame

kDA7212_MasterBits256PerFrame master mode bits256 per frame

54.6.5 Function Documentation

54.6.5.1 status_t DA7212_Init (da7212_handle_t * *handle*, da7212_config_t * *codecConfig*)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>codecConfig</i>	<p>Codec configure structure. This parameter can be NULL, if NULL, set as default settings. The default setting:</p> <pre>* sgtl_init_t codec_config * codec_config.route = kDA7212_RoutePlayback * codec_config.bus = <i>kDA7212_BusI2S</i> * codec_config.isMaster = <i>false</i> *</pre>

54.6.5.2 status_t DA7212_ConfigAudioFormat (da7212_handle_t * *handle*, uint32_t *masterClock_Hz*, uint32_t *sampleRate_Hz*, uint32_t *dataBits*)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>masterClock_Hz</i>	Master clock frequency in Hz. If DA7212 is slave, use the frequency of master, if DA7212 as master, it should be 1228000 while sample rate frequency is 8k/12K/16K/24K/32K/48K/96K, 11289600 whie sample rate is 11.025K/22.05K/44.1K
<i>sampleRate_Hz</i>	Sample rate frequency in Hz.
<i>dataBits</i>	How many bits in a word of a audio frame, DA7212 only supports 16/20/24/32 bits.

54.6.5.3 **status_t DA7212_SetPLLConfig (da7212_handle_t * *handle*, da7212_pll_config_t * *config*)**

Parameters

<i>handle</i>	DA7212 handler pointer.
<i>config</i>	PLL configuration pointer.

54.6.5.4 **void DA7212_ChangeHPVolume (da7212_handle_t * *handle*, da7212_volume_t *volume*)**

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>volume</i>	The volume of playback.

54.6.5.5 **void DA7212_Mute (da7212_handle_t * *handle*, bool *isMuted*)**

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>isMuted</i>	True means mute, false means unmute.

54.6.5.6 **void DA7212_ChangeInput (da7212_handle_t * *handle*, da7212_Input_t *DA7212_Input*)**

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>DA7212_Input</i>	Input data source.

54.6.5.7 void DA7212_ChangeOutput (*da7212_handle_t * handle, da7212_Output_t DA7212_Output*)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>DA7212_Output</i>	Output device of DA7212.

54.6.5.8 status_t DA7212_SetChannelVolume (*da7212_handle_t * handle, uint32_t channel, uint32_t volume*)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>channel</i>	shoule be a value of _da7212_channel.
<i>volume</i>	volume range 0 - 0x3F mapped to range -57dB - 6dB.

54.6.5.9 status_t DA7212_SetChannelMute (*da7212_handle_t * handle, uint32_t channel, bool isMute*)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>channel</i>	shoule be a value of _da7212_channel.
<i>isMute</i>	true is mute, false is unmute.

54.6.5.10 status_t DA7212_SetProtocol (*da7212_handle_t * handle, da7212_protocol_t protocol*)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>protocol</i>	da7212_protocol_t.

54.6.5.11 status_t DA7212_SetMasterModeBits (*da7212_handle_t * handle*, *uint32_t bitWidth*)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>bitWidth</i>	audio data bitwidth.

54.6.5.12 status_t DA7212_WriteRegister (*da7212_handle_t * handle*, *uint8_t u8Register*, *uint8_t u8RegisterData*)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>u8Register</i>	DA7212 register address to be written.
<i>u8RegisterData</i>	Data to be written into register

54.6.5.13 status_t DA7212_ReadRegister (*da7212_handle_t * handle*, *uint8_t u8Register*, *uint8_t * pu8RegisterData*)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>u8Register</i>	DA7212 register address to be read.
<i>pu8RegisterData</i>	Pointer where the read out value to be stored.

54.6.5.14 status_t DA7212_Deinit (*da7212_handle_t * handle*)

Parameters

<i>handle</i>	DA7212 handle pointer.
---------------	------------------------

54.6.6 Da7212_adapter

54.6.6.1 Overview

Macros

- `#define HAL_CODEC_DA7212_HANDLER_SIZE (DA7212_I2C_HANDLER_SIZE + 4)`
codec handler size

Functions

- `status_t HAL_CODEC_DA7212_Init (void *handle, void *config)`
Codec initilization.
- `status_t HAL_CODEC_DA7212_Deinit (void *handle)`
Codec de-initilization.
- `status_t HAL_CODEC_DA7212_SetFormat (void *handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)`
set audio data format.
- `status_t HAL_CODEC_DA7212_SetVolume (void *handle, uint32_t playChannel, uint32_t volume)`
set audio codec module volume.
- `status_t HAL_CODEC_DA7212_SetMute (void *handle, uint32_t playChannel, bool isMute)`
set audio codec module mute.
- `status_t HAL_CODEC_DA7212_SetPower (void *handle, uint32_t module, bool powerOn)`
set audio codec module power.
- `status_t HAL_CODEC_DA7212_SetRecord (void *handle, uint32_t recordSource)`
codec set record source.
- `status_t HAL_CODEC_DA7212_SetRecordChannel (void *handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)`
codec set record channel.
- `status_t HAL_CODEC_DA7212_SetPlay (void *handle, uint32_t playSource)`
codec set play source.
- `status_t HAL_CODEC_DA7212_ModuleControl (void *handle, uint32_t cmd, uint32_t data)`
codec module control.
- `static status_t HAL_CODEC_Init (void *handle, void *config)`
Codec initilization.
- `static status_t HAL_CODEC_Deinit (void *handle)`
Codec de-initilization.
- `static status_t HAL_CODEC_SetFormat (void *handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)`
set audio data format.
- `static status_t HAL_CODEC_SetVolume (void *handle, uint32_t playChannel, uint32_t volume)`
set audio codec module volume.
- `static status_t HAL_CODEC_SetMute (void *handle, uint32_t playChannel, bool isMute)`
set audio codec module mute.
- `static status_t HAL_CODEC_SetPower (void *handle, uint32_t module, bool powerOn)`
set audio codec module power.
- `static status_t HAL_CODEC_SetRecord (void *handle, uint32_t recordSource)`
codec set record source.

- static `status_t HAL_CODEC_SetRecordChannel` (void *handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)
codec set record channel.
- static `status_t HAL_CODEC_SetPlay` (void *handle, uint32_t playSource)
codec set play source.
- static `status_t HAL_CODEC_ModuleControl` (void *handle, uint32_t cmd, uint32_t data)
codec module control.

54.6.6.2 Function Documentation

54.6.6.2.1 `status_t HAL_CODEC_DA7212_Init(void * handle, void * config)`

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

`kStatus_Success` is success, else initial failed.

54.6.6.2.2 `status_t HAL_CODEC_DA7212_Deinit(void * handle)`

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

`kStatus_Success` is success, else de-initial failed.

54.6.6.2.3 `status_t HAL_CODEC_DA7212_SetFormat(void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)`

Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus_Success is success, else configure failed.

54.6.6.2.4 status_t HAL_CODEC_DA7212_SetVolume (void * *handle*, uint32_t *playChannel*, uint32_t *volume*)

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

54.6.6.2.5 status_t HAL_CODEC_DA7212_SetMute (void * *handle*, uint32_t *playChannel*, bool *isMute*)

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus_Success is success, else configure failed.

54.6.6.2.6 status_t HAL_CODEC_DA7212_SetPower (void * *handle*, uint32_t *module*, bool *powerOn*)

Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

Returns

kStatus_Success is success, else configure failed.

54.6.6.2.7 status_t HAL_CODEC_DA7212_SetRecord (void * *handle*, uint32_t *recordSource*)

Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

54.6.6.2.8 status_t HAL_CODEC_DA7212_SetRecordChannel (void * *handle*, uint32_t *leftRecordChannel*, uint32_t *rightRecordChannel*)

Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

54.6.6.2.9 status_t HAL_CODEC_DA7212_SetPlay (void * *handle*, uint32_t *playSource*)

Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of _codec_play_source.

Returns

kStatus_Success is success, else configure failed.

54.6.6.2.10 status_t HAL_CODEC_DA7212_ModuleControl (void * *handle*, uint32_t *cmd*, uint32_t *data*)

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference _codec_module_ctrl_cmd.
<i>data</i>	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.

Returns

kStatus_Success is success, else configure failed.

54.6.6.2.11 static status_t HAL_CODEC_Init (void * *handle*, void * *config*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus_Success is success, else initial failed.

54.6.6.2.12 static status_t HAL_CODEC_Deinit (void * *handle*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus_Success is success, else de-initial failed.

54.6.6.2.13 static status_t HAL_CODEC_SetFormat(void * *handle*, uint32_t *mclk*, uint32_t *sampleRate*, uint32_t *bitWidth*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus_Success is success, else configure failed.

54.6.6.2.14 static status_t HAL_CODEC_SetVolume(void * *handle*, uint32_t *playChannel*, uint32_t *volume*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

54.6.6.2.15 static status_t HAL_CODEC_SetMute(void * *handle*, uint32_t *playChannel*, bool *isMute*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus_Success is success, else configure failed.

54.6.6.2.16 static status_t HAL_CODEC_SetPower (void * *handle*, uint32_t *module*, bool *powerOn*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

Returns

kStatus_Success is success, else configure failed.

54.6.6.2.17 static status_t HAL_CODEC_SetRecord (void * *handle*, uint32_t *recordSource*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

54.6.6.2.18 static status_t HAL_CODEC_SetRecordChannel (void * *handle*, uint32_t *leftRecordChannel*, uint32_t *rightRecordChannel*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

54.6.6.2.19 static status_t HAL_CODEC_SetPlay (void * *handle*, uint32_t *playSource*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of _codec_play_source.

Returns

kStatus_Success is success, else configure failed.

54.6.6.2.20 static status_t HAL_CODEC_ModuleControl (void * *handle*, uint32_t *cmd*, uint32_t *data*) [inline], [static]

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference _codec_module_ctrl_cmd.
<i>data</i>	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.

Returns

kStatus_Success is success, else configure failed.

54.6.7 CODEC Adapter

54.6.7.1 Overview

Enumerations

- enum {

kCODEC_WM8904,
 kCODEC_WM8960,
 kCODEC_WM8524,
 kCODEC_SGTL5000,
 kCODEC_DA7212,
 kCODEC_CS42888,
 kCODEC_CS42448,
 kCODEC_AK4497,
 kCODEC_AK4458,
 kCODEC_TFA9XXX,
 kCODEC_TFA9896,
 kCODEC_WM8962,
 kCODEC_PCM512X,
 kCODEC_PCM186X }
- codec type*

54.6.7.2 Enumeration Type Documentation

54.6.7.2.1 anonymous enum

Enumerator

kCODEC_WM8904 wm8904
kCODEC_WM8960 wm8960
kCODEC_WM8524 wm8524
kCODEC_SGTL5000 sgtl5000
kCODEC_DA7212 da7212
kCODEC_CS42888 CS42888.
kCODEC_CS42448 CS42448.
kCODEC_AK4497 AK4497.
kCODEC_AK4458 ak4458
kCODEC_TFA9XXX tfa9xxx
kCODEC_TFA9896 tfa9896
kCODEC_WM8962 wm8962
kCODEC_PCM512X pcm512x
kCODEC_PCM186X pcm186x

54.6.8 Sgtl5000_adapter

54.6.8.1 Overview

Macros

- #define `HAL_CODEC_SGTL_HANDLER_SIZE` (`SGTL_I2C_HANDLER_SIZE` + 4)
codec handler size

Functions

- `status_t HAL_CODEC_SGTL5000_Init` (void *handle, void *config)
Codec initilization.
- `status_t HAL_CODEC_SGTL5000_Deinit` (void *handle)
Codec de-initilization.
- `status_t HAL_CODEC_SGTL5000_SetFormat` (void *handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)
set audio data format.
- `status_t HAL_CODEC_SGTL5000_SetVolume` (void *handle, uint32_t playChannel, uint32_t volume)
set audio codec module volume.
- `status_t HAL_CODEC_SGTL5000_SetMute` (void *handle, uint32_t playChannel, bool isMute)
set audio codec module mute.
- `status_t HAL_CODEC_SGTL5000_SetPower` (void *handle, uint32_t module, bool powerOn)
set audio codec module power.
- `status_t HAL_CODEC_SGTL5000_SetRecord` (void *handle, uint32_t recordSource)
codec set record source.
- `status_t HAL_CODEC_SGTL5000_SetRecordChannel` (void *handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)
codec set record channel.
- `status_t HAL_CODEC_SGTL5000_SetPlay` (void *handle, uint32_t playSource)
codec set play source.
- `status_t HAL_CODEC_SGTL5000_ModuleControl` (void *handle, uint32_t cmd, uint32_t data)
codec module control.
- static `status_t HAL_CODEC_Init` (void *handle, void *config)
Codec initilization.
- static `status_t HAL_CODEC_Deinit` (void *handle)
Codec de-initilization.
- static `status_t HAL_CODEC_SetFormat` (void *handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)
set audio data format.
- static `status_t HAL_CODEC_SetVolume` (void *handle, uint32_t playChannel, uint32_t volume)
set audio codec module volume.
- static `status_t HAL_CODEC_SetMute` (void *handle, uint32_t playChannel, bool isMute)
set audio codec module mute.
- static `status_t HAL_CODEC_SetPower` (void *handle, uint32_t module, bool powerOn)
set audio codec module power.
- static `status_t HAL_CODEC_SetRecord` (void *handle, uint32_t recordSource)
codec set record source.

- static `status_t HAL_CODEC_SetRecordChannel` (void *handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)
codec set record channel.
- static `status_t HAL_CODEC_SetPlay` (void *handle, uint32_t playSource)
codec set play source.
- static `status_t HAL_CODEC_ModuleControl` (void *handle, uint32_t cmd, uint32_t data)
codec module control.

54.6.8.2 Function Documentation

54.6.8.2.1 `status_t HAL_CODEC_SGTL5000_Init(void * handle, void * config)`

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

`kStatus_Success` is success, else initial failed.

54.6.8.2.2 `status_t HAL_CODEC_SGTL5000_Deinit(void * handle)`

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

`kStatus_Success` is success, else de-initial failed.

54.6.8.2.3 `status_t HAL_CODEC_SGTL5000_SetFormat(void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)`

Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus_Success is success, else configure failed.

54.6.8.2.4 status_t HAL_CODEC_SGTL5000_SetVolume (void * *handle*, uint32_t *playChannel*, uint32_t *volume*)

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

54.6.8.2.5 status_t HAL_CODEC_SGTL5000_SetMute (void * *handle*, uint32_t *playChannel*, bool *isMute*)

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus_Success is success, else configure failed.

54.6.8.2.6 status_t HAL_CODEC_SGTL5000_SetPower (void * *handle*, uint32_t *module*, bool *powerOn*)

Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

Returns

kStatus_Success is success, else configure failed.

54.6.8.2.7 status_t HAL_CODEC_SGTL5000_SetRecord (void * *handle*, uint32_t *recordSource*)

Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

54.6.8.2.8 status_t HAL_CODEC_SGTL5000_SetRecordChannel (void * *handle*, uint32_t *leftRecordChannel*, uint32_t *rightRecordChannel*)

Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

54.6.8.2.9 status_t HAL_CODEC_SGTL5000_SetPlay (void * *handle*, uint32_t *playSource*)

Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of _codec_play_source.

Returns

kStatus_Success is success, else configure failed.

54.6.8.2.10 **status_t HAL_CODEC_SGTL5000_ModuleControl (void * *handle*, uint32_t *cmd*, uint32_t *data*)**

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference _codec_module_ctrl_cmd.
<i>data</i>	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.

Returns

kStatus_Success is success, else configure failed.

54.6.8.2.11 **static status_t HAL_CODEC_Init (void * *handle*, void * *config*) [inline], [static]**

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus_Success is success, else initial failed.

54.6.8.2.12 **static status_t HAL_CODEC_Deinit (void * *handle*) [inline], [static]**

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus_Success is success, else de-initial failed.

54.6.8.2.13 static status_t HAL_CODEC_SetFormat(void * *handle*, uint32_t *mclk*, uint32_t *sampleRate*, uint32_t *bitWidth*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus_Success is success, else configure failed.

54.6.8.2.14 static status_t HAL_CODEC_SetVolume(void * *handle*, uint32_t *playChannel*, uint32_t *volume*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

54.6.8.2.15 static status_t HAL_CODEC_SetMute(void * *handle*, uint32_t *playChannel*, bool *isMute*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus_Success is success, else configure failed.

54.6.8.2.16 static status_t HAL_CODEC_SetPower (void * *handle*, uint32_t *module*, bool *powerOn*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

Returns

kStatus_Success is success, else configure failed.

54.6.8.2.17 static status_t HAL_CODEC_SetRecord (void * *handle*, uint32_t *recordSource*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

54.6.8.2.18 static status_t HAL_CODEC_SetRecordChannel (void * *handle*, uint32_t *leftRecordChannel*, uint32_t *rightRecordChannel*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

54.6.8.2.19 static status_t HAL_CODEC_SetPlay (void * *handle*, uint32_t *playSource*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of _codec_play_source.

Returns

kStatus_Success is success, else configure failed.

54.6.8.2.20 static status_t HAL_CODEC_ModuleControl (void * *handle*, uint32_t *cmd*, uint32_t *data*) [inline], [static]

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference _codec_module_ctrl_cmd.
<i>data</i>	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.

Returns

kStatus_Success is success, else configure failed.

54.6.9 Wm8960_adapter

54.6.9.1 Overview

Macros

- `#define HAL_CODEC_WM8960_HANDLER_SIZE (WM8960_I2C_HANDLER_SIZE + 4)`
codec handler size

Functions

- `status_t HAL_CODEC_WM8960_Init (void *handle, void *config)`
Codec initilization.
- `status_t HAL_CODEC_WM8960_Deinit (void *handle)`
Codec de-initilization.
- `status_t HAL_CODEC_WM8960_SetFormat (void *handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)`
set audio data format.
- `status_t HAL_CODEC_WM8960_SetVolume (void *handle, uint32_t playChannel, uint32_t volume)`
set audio codec module volume.
- `status_t HAL_CODEC_WM8960_SetMute (void *handle, uint32_t playChannel, bool isMute)`
set audio codec module mute.
- `status_t HAL_CODEC_WM8960_SetPower (void *handle, uint32_t module, bool powerOn)`
set audio codec module power.
- `status_t HAL_CODEC_WM8960_SetRecord (void *handle, uint32_t recordSource)`
codec set record source.
- `status_t HAL_CODEC_WM8960_SetRecordChannel (void *handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)`
codec set record channel.
- `status_t HAL_CODEC_WM8960_SetPlay (void *handle, uint32_t playSource)`
codec set play source.
- `status_t HAL_CODEC_WM8960_ModuleControl (void *handle, uint32_t cmd, uint32_t data)`
codec module control.
- `static status_t HAL_CODEC_Init (void *handle, void *config)`
Codec initilization.
- `static status_t HAL_CODEC_Deinit (void *handle)`
Codec de-initilization.
- `static status_t HAL_CODEC_SetFormat (void *handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)`
set audio data format.
- `static status_t HAL_CODEC_SetVolume (void *handle, uint32_t playChannel, uint32_t volume)`
set audio codec module volume.
- `static status_t HAL_CODEC_SetMute (void *handle, uint32_t playChannel, bool isMute)`
set audio codec module mute.
- `static status_t HAL_CODEC_SetPower (void *handle, uint32_t module, bool powerOn)`
set audio codec module power.
- `static status_t HAL_CODEC_SetRecord (void *handle, uint32_t recordSource)`
codec set record source.

- static `status_t HAL_CODEC_SetRecordChannel` (void *handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)
codec set record channel.
- static `status_t HAL_CODEC_SetPlay` (void *handle, uint32_t playSource)
codec set play source.
- static `status_t HAL_CODEC_ModuleControl` (void *handle, uint32_t cmd, uint32_t data)
codec module control.

54.6.9.2 Function Documentation

54.6.9.2.1 `status_t HAL_CODEC_WM8960_Init(void * handle, void * config)`

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

`kStatus_Success` is success, else initial failed.

54.6.9.2.2 `status_t HAL_CODEC_WM8960_Deinit(void * handle)`

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

`kStatus_Success` is success, else de-initial failed.

54.6.9.2.3 `status_t HAL_CODEC_WM8960_SetFormat(void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)`

Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus_Success is success, else configure failed.

54.6.9.2.4 status_t HAL_CODEC_WM8960_SetVolume (void * *handle*, uint32_t *playChannel*, uint32_t *volume*)

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

54.6.9.2.5 status_t HAL_CODEC_WM8960_SetMute (void * *handle*, uint32_t *playChannel*, bool *isMute*)

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus_Success is success, else configure failed.

54.6.9.2.6 status_t HAL_CODEC_WM8960_SetPower (void * *handle*, uint32_t *module*, bool *powerOn*)

Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

Returns

kStatus_Success is success, else configure failed.

54.6.9.2.7 status_t HAL_CODEC_WM8960_SetRecord (void * *handle*, uint32_t *recordSource*)

Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

54.6.9.2.8 status_t HAL_CODEC_WM8960_SetRecordChannel (void * *handle*, uint32_t *leftRecordChannel*, uint32_t *rightRecordChannel*)

Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

54.6.9.2.9 status_t HAL_CODEC_WM8960_SetPlay (void * *handle*, uint32_t *playSource*)

Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of _codec_play_source.

Returns

kStatus_Success is success, else configure failed.

54.6.9.2.10 status_t HAL_CODEC_WM8960_ModuleControl (void * *handle*, uint32_t *cmd*, uint32_t *data*)

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference _codec_module_ctrl_cmd.
<i>data</i>	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.

Returns

kStatus_Success is success, else configure failed.

54.6.9.2.11 static status_t HAL_CODEC_Init (void * *handle*, void * *config*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus_Success is success, else initial failed.

54.6.9.2.12 static status_t HAL_CODEC_Deinit (void * *handle*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus_Success is success, else de-initial failed.

54.6.9.2.13 static status_t HAL_CODEC_SetFormat(void * *handle*, uint32_t *mclk*, uint32_t *sampleRate*, uint32_t *bitWidth*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus_Success is success, else configure failed.

54.6.9.2.14 static status_t HAL_CODEC_SetVolume(void * *handle*, uint32_t *playChannel*, uint32_t *volume*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

54.6.9.2.15 static status_t HAL_CODEC_SetMute(void * *handle*, uint32_t *playChannel*, bool *isMute*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus_Success is success, else configure failed.

54.6.9.2.16 static status_t HAL_CODEC_SetPower (void * *handle*, uint32_t *module*, bool *powerOn*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

Returns

kStatus_Success is success, else configure failed.

54.6.9.2.17 static status_t HAL_CODEC_SetRecord (void * *handle*, uint32_t *recordSource*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

54.6.9.2.18 static status_t HAL_CODEC_SetRecordChannel (void * *handle*, uint32_t *leftRecordChannel*, uint32_t *rightRecordChannel*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

54.6.9.2.19 static status_t HAL_CODEC_SetPlay (void * *handle*, uint32_t *playSource*) [inline], [static]

Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of _codec_play_source.

Returns

kStatus_Success is success, else configure failed.

54.6.9.2.20 static status_t HAL_CODEC_ModuleControl (void * *handle*, uint32_t *cmd*, uint32_t *data*) [inline], [static]

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference _codec_module_ctrl_cmd.
<i>data</i>	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.

Returns

kStatus_Success is success, else configure failed.

54.7 Sgtl5000

54.7.1 Overview

Data Structures

- struct `_sgtl_audio_format`
Audio format configuration. [More...](#)
- struct `_sgtl_config`
Initailize structure of sgtl5000. [More...](#)
- struct `_sgtl_handle`
SGTL codec handler. [More...](#)

Macros

- #define `CHIP_ID` 0x0000U
Define the register address of sgtl5000.
- #define `SGTL5000_HEADPHONE_MAX_VOLUME_VALUE` 0x7FU
SGTL5000 volume setting range.
- #define `SGTL5000_I2C_ADDR` 0x0A
SGTL5000 I2C address.
- #define `SGTL_I2C_HANDLER_SIZE` CODEC_I2C_MASTER_HANDLER_SIZE
sgtl handle size
- #define `SGTL_I2C_BITRATE` 100000U
sgtl i2c baudrate

Typedefs

- typedef enum `_sgtl5000_module` `sgtl_module_t`
Modules in Sgtl5000 board.
- typedef enum `_sgtl_route` `sgtl_route_t`
Sgtl5000 data route.
- typedef enum `_sgtl_protocol` `sgtl_protocol_t`
The audio data transfer protocol choice.
- typedef enum `_sgtl_sclk_edge` `sgtl_sclk_edge_t`
SGTL SCLK valid edge.
- typedef struct `_sgtl_audio_format` `sgtl_audio_format_t`
Audio format configuration.
- typedef struct `_sgtl_config` `sgtl_config_t`
Initailize structure of sgtl5000.
- typedef struct `_sgtl_handle` `sgtl_handle_t`
SGTL codec handler.

Enumerations

- enum `_sgtl5000_module` {

 `kSGTL_ModuleADC` = 0x0,

 `kSGTL_ModuleDAC`,

 `kSGTL_ModuleDAP`,

 `kSGTL_ModuleHP`,

 `kSGTL_ModuleI2SIN`,

 `kSGTL_ModuleI2SOUT`,

 `kSGTL_ModuleLineIn`,

 `kSGTL_ModuleLineOut`,

 `kSGTL_ModuleMicin` }

Modules in Sgtl5000 board.

- enum `_sgtl_route` {

 `kSGTL_RouteBypass` = 0x0,

 `kSGTL_RoutePlayback`,

 `kSGTL_RoutePlaybackandRecord`,

 `kSGTL_RoutePlaybackwithDAP`,

 `kSGTL_RoutePlaybackwithDAPandRecord`,

 `kSGTL_RouteRecord` }

Sgtl5000 data route.

- enum `_sgtl_protocol` {

 `kSGTL_BusI2S` = 0x0,

 `kSGTL_BusLeftJustified`,

 `kSGTL_BusRightJustified`,

 `kSGTL_BusPCMA`,

 `kSGTL_BusPCMB` }

The audio data transfer protocol choice.

- enum {

 `kSGTL_HeadphoneLeft` = 0,

 `kSGTL_HeadphoneRight` = 1,

 `kSGTL_LineoutLeft` = 2,

 `kSGTL_LineoutRight` = 3 }

sgtl play channel

- enum {

 `kSGTL_RecordSourceLineIn` = 0U,

 `kSGTL_RecordSourceMic` = 1U }

sgtl record source _sgtl_record_source

- enum {

 `kSGTL_PlaySourceLineIn` = 0U,

 `kSGTL_PlaySourceDAC` = 1U }

sgtl play source _stgl_play_source

- enum `_sgtl_sclk_edge` {

 `kSGTL_SclkValidEdgeRising` = 0U,

 `kSGTL_SclkValidEdgeFailling` = 1U }

SGTL SCLK valid edge.

Functions

- `status_t SGTL_Init (sgtl_handle_t *handle, sgtl_config_t *config)`
sgtl5000 initialize function.
- `status_t SGTL_SetDataRoute (sgtl_handle_t *handle, sgtl_route_t route)`
Set audio data route in sgtl5000.
- `status_t SGTL_SetProtocol (sgtl_handle_t *handle, sgtl_protocol_t protocol)`
Set the audio transfer protocol.
- `void SGTL_SetMasterSlave (sgtl_handle_t *handle, bool master)`
Set sgtl5000 as master or slave.
- `status_t SGTL_SetVolume (sgtl_handle_t *handle, sgtl_module_t module, uint32_t volume)`
Set the volume of different modules in sgtl5000.
- `uint32_t SGTL_GetVolume (sgtl_handle_t *handle, sgtl_module_t module)`
Get the volume of different modules in sgtl5000.
- `status_t SGTL_SetMute (sgtl_handle_t *handle, sgtl_module_t module, bool mute)`
Mute/unmute modules in sgtl5000.
- `status_t SGTL_EnableModule (sgtl_handle_t *handle, sgtl_module_t module)`
Enable expected devices.
- `status_t SGTL_DisableModule (sgtl_handle_t *handle, sgtl_module_t module)`
Disable expected devices.
- `status_t SGTL_Deinit (sgtl_handle_t *handle)`
Deinit the sgtl5000 codec.
- `status_t SGTL_ConfigDataFormat (sgtl_handle_t *handle, uint32_t mclk, uint32_t sample_rate, uint32_t bits)`
Configure the data format of audio data.
- `status_t SGTL_SetPlay (sgtl_handle_t *handle, uint32_t playSource)`
Select SGTL codec play source.
- `status_t SGTL_SetRecord (sgtl_handle_t *handle, uint32_t recordSource)`
Select SGTL codec record source.
- `status_t SGTL_WriteReg (sgtl_handle_t *handle, uint16_t reg, uint16_t val)`
Write register to sgtl using I2C.
- `status_t SGTL_ReadReg (sgtl_handle_t *handle, uint16_t reg, uint16_t *val)`
Read register from sgtl using I2C.
- `status_t SGTL_ModifyReg (sgtl_handle_t *handle, uint16_t reg, uint16_t clr_mask, uint16_t val)`
Modify some bits in the register using I2C.

Driver version

- `#define FSL_SGTL5000_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))`
CLOCK driver version 2.1.1.

54.7.2 Data Structure Documentation

54.7.2.1 struct _sgtl_audio_format

Data Fields

- `uint32_t mclk_HZ`

- `uint32_t sampleRate`
*master clock
Sample rate.*
- `uint32_t bitWidth`
Bit width.
- `sgtl_sclk_edge_t sclkEdge`
sclk valid edge

54.7.2.2 struct _sgtl_config

Data Fields

- `sgtl_route_t route`
Audio data route.
- `sgtl_protocol_t bus`
Audio transfer protocol.
- `bool master_slave`
Master or slave.
- `sgtl_audio_format_t format`
audio format
- `uint8_t slaveAddress`
code device slave address
- `codec_i2c_config_t i2cConfig`
i2c bus configuration

Field Documentation

(1) `sgtl_route_t _sgtl_config::route`

(2) `bool _sgtl_config::master_slave`

True means master, false means slave.

54.7.2.3 struct _sgtl_handle

Data Fields

- `sgtl_config_t * config`
sgtl config pointer
- `uint8_t i2cHandle [SGTL_I2C_HANDLER_SIZE]`
i2c handle

54.7.3 Macro Definition Documentation

54.7.3.1 #define FSL_SGTL5000_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))

54.7.3.2 #define CHIP_ID 0x0000U

54.7.3.3 #define SGTL5000_I2C_ADDR 0x0A

54.7.4 Typedef Documentation

54.7.4.1 typedef enum _sgtl5000_module sgtl_module_t

54.7.4.2 typedef enum _sgtl_route sgtl_route_t

Note

Only provide some typical data route, not all route listed. Users cannot combine any routes, once a new route is set, the previous one would be replaced.

54.7.4.3 typedef enum _sgtl_protocol sgtl_protocol_t

Sgtl5000 only supports I2S format and PCM format.

54.7.4.4 typedef struct _sgtl_audio_format sgtl_audio_format_t

54.7.5 Enumeration Type Documentation

54.7.5.1 enum _sgtl5000_module

Enumerator

- kSGTL_ModuleADC* ADC module in SGTL5000.
- kSGTL_ModuleDAC* DAC module in SGTL5000.
- kSGTL_ModuleDAP* DAP module in SGTL5000.
- kSGTL_ModuleHP* Headphone module in SGTL5000.
- kSGTL_ModuleI2SIN* I2S-IN module in SGTL5000.
- kSGTL_ModuleI2SOUT* I2S-OUT module in SGTL5000.
- kSGTL_ModuleLineIn* Line-in module in SGTL5000.
- kSGTL_ModuleLineOut* Line-out module in SGTL5000.
- kSGTL_ModuleMicin* Microphone module in SGTL5000.

54.7.5.2 enum _sgtl_route

Note

Only provide some typical data route, not all route listed. Users cannot combine any routes, once a new route is set, the previous one would be replaced.

Enumerator

- kSGTL_RouteBypass* LINEIN->Headphone.
- kSGTL_RoutePlayback* I2SIN->DAC->Headphone.
- kSGTL_RoutePlaybackandRecord* I2SIN->DAC->Headphone, LINEIN->ADC->I2SOUT.
- kSGTL_RoutePlaybackwithDAP* I2SIN->DAP->DAC->Headphone.
- kSGTL_RoutePlaybackwithDAPandRecord* I2SIN->DAP->DAC->HP, LINEIN->ADC->I2SOUT.
- kSGTL_RouteRecord* LINEIN->ADC->I2SOUT.

54.7.5.3 enum _sgtl_protocol

Sgtl5000 only supports I2S format and PCM format.

Enumerator

- kSGTL_BusI2S* I2S Type.
- kSGTL_BusLeftJustified* Left justified.
- kSGTL_BusRightJustified* Right Justified.
- kSGTL_BusPCMA* PCMA.
- kSGTL_BusPCMB* PCMB.

54.7.5.4 anonymous enum

Enumerator

- kSGTL_HeadphoneLeft* headphone left channel
- kSGTL_HeadphoneRight* headphone right channel
- kSGTL_LineoutLeft* lineout left channel
- kSGTL_LineoutRight* lineout right channel

54.7.5.5 anonymous enum

Enumerator

- kSGTL_RecordSourceLineIn* record source line in
- kSGTL_RecordSourceMic* record source single end

54.7.5.6 anonymous enum

Enumerator

kSGTL_PlaySourceLineIn play source line in
kSGTL_PlaySourceDAC play source line in

54.7.5.7 enum _sgtl_sclk_edge

Enumerator

kSGTL_SclkValidEdgeRising SCLK valid edge.
kSGTL_SclkValidEdgeFailling SCLK failling edge.

54.7.6 Function Documentation

54.7.6.1 status_t SGTL_Init(sgtl_handle_t * *handle*, sgtl_config_t * *config*)

This function calls SGTL_I2CInit(), and in this function, some configurations are fixed. The second parameter can be NULL. If users want to change the SGTL5000 settings, a configure structure should be prepared.

Note

If the codec_config is NULL, it would initialize sgtl5000 using default settings. The default setting:

```
* sgtl_init_t codec_config
* codec_config.route = kSGTL_RoutePlaybackandRecord
* codec_config.bus = kSGTL_BusI2S
* codec_config.master = slave
*
```

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>config</i>	sgtl5000 configuration structure. If this pointer equals to NULL, it means using the default configuration.

Returns

Initialization status

54.7.6.2 status_t SGTL_SetDataRoute (sgtl_handle_t * *handle*, sgtl_route_t *route*)

This function would set the data route according to route. The route cannot be combined, as all route would enable different modules.

Note

If a new route is set, the previous route would not work.

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>route</i>	Audio data route in sgtl5000.

54.7.6.3 status_t SGTL_SetProtocol (sgtl_handle_t * *handle*, sgtl_protocol_t *protocol*)

Sgtl5000 only supports I2S, I2S left, I2S right, PCM A, PCM B format.

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>protocol</i>	Audio data transfer protocol.

54.7.6.4 void SGTL_SetMasterSlave (sgtl_handle_t * *handle*, bool *master*)

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>master</i>	1 represent master, 0 represent slave.

54.7.6.5 status_t SGTL_SetVolume (sgtl_handle_t * *handle*, sgtl_module_t *module*, uint32_t *volume*)

This function would set the volume of sgtl5000 modules. This interface set module volume. The function assume that left channel and right channel has the same volume.

kSGTL_ModuleADC volume range: 0 - 0xF, 0dB - 22.5dB
kSGTL_ModuleDAC volume range: 0x3C - 0xF0, 0dB - -90dB
kSGTL_ModuleHP volume range: 0 - 0x7F, 12dB - -51.5dB
kSGTL_ModuleLineOut volume range: 0 - 0x1F, 0.5dB steps

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>module</i>	Sgtl5000 module, such as DAC, ADC and etc.
<i>volume</i>	Volume value need to be set. The value is the exact value in register.

54.7.6.6 **uint32_t SGTL_GetVolume (sgtl_handle_t * *handle*, sgtl_module_t *module*)**

This function gets the volume of sgtl5000 modules. This interface get DAC module volume. The function assume that left channel and right channel has the same volume.

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>module</i>	Sgtl5000 module, such as DAC, ADC and etc.

Returns

Module value, the value is exact value in register.

54.7.6.7 **status_t SGTL_SetMute (sgtl_handle_t * *handle*, sgtl_module_t *module*, bool *mute*)**

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>module</i>	Sgtl5000 module, such as DAC, ADC and etc.
<i>mute</i>	True means mute, and false means unmute.

54.7.6.8 **status_t SGTL_EnableModule (sgtl_handle_t * *handle*, sgtl_module_t *module*)**

Parameters

<i>handle</i>	Sgtl5000 handle structure.
---------------	----------------------------

<i>module</i>	Module expected to enable.
---------------	----------------------------

54.7.6.9 status_t SGTL_DisableModule (*sgtl_handle_t * handle, sgtl_module_t module*)

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>module</i>	Module expected to enable.

54.7.6.10 status_t SGTL_Deinit (*sgtl_handle_t * handle*)

Shut down Sgtl5000 modules.

Parameters

<i>handle</i>	Sgtl5000 handle structure pointer.
---------------	------------------------------------

54.7.6.11 status_t SGTL_ConfigDataFormat (*sgtl_handle_t * handle, uint32_t mclk, uint32_t sample_rate, uint32_t bits*)

This function would configure the registers about the sample rate, bit depths.

Parameters

<i>handle</i>	Sgtl5000 handle structure pointer.
<i>mclk</i>	Master clock frequency of I2S.
<i>sample_rate</i>	Sample rate of audio file running in sgtl5000. Sgtl5000 now supports 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48k and 96k sample rate.
<i>bits</i>	Bit depth of audio file (Sgtl5000 only supports 16bit, 20bit, 24bit and 32 bit in HW).

54.7.6.12 status_t SGTL_SetPlay (*sgtl_handle_t * handle, uint32_t playSource*)

Parameters

<i>handle</i>	Sgtl5000 handle structure pointer.
<i>playSource</i>	play source value, reference _sgtl_play_source.

Returns

kStatus_Success, else failed.

54.7.6.13 status_t SGTL_SetRecord (*sgtl_handle_t * handle, uint32_t recordSource*)

Parameters

<i>handle</i>	Sgtl5000 handle structure pointer.
<i>recordSource</i>	record source value, reference _sgtl_record_source.

Returns

kStatus_Success, else failed.

54.7.6.14 status_t SGTL_WriteReg (*sgtl_handle_t * handle, uint16_t reg, uint16_t val*)

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>reg</i>	The register address in sgtl.
<i>val</i>	Value needs to write into the register.

54.7.6.15 status_t SGTL_ReadReg (*sgtl_handle_t * handle, uint16_t reg, uint16_t * val*)

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>reg</i>	The register address in sgtl.

<i>val</i>	Value written to.
------------	-------------------

54.7.6.16 status_t SGTL_ModifyReg (*srtl_handle_t * handle, uint16_t reg, uint16_t clr_mask, uint16_t val*)

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>reg</i>	The register address in srtl.
<i>clr_mask</i>	The mask code for the bits want to write. The bit you want to write should be 0.
<i>val</i>	Value needs to write into the register.

54.8 Wm8960

54.8.1 Overview

Data Structures

- struct `_wm8960_audio_format`
wm8960 audio format [More...](#)
- struct `_wm8960_master_sysclk_config`
wm8960 master system clock configuration [More...](#)
- struct `wm8960_config`
Initialize structure of WM8960. [More...](#)
- struct `_wm8960_handle`
wm8960 codec handler [More...](#)

Macros

- #define `WM8960_I2C_HANDLER_SIZE` CODEC_I2C_MASTER_HANDLER_SIZE
wm8960 handle size
- #define `WM8960_LINVOL` 0x0U
Define the register address of WM8960.
- #define `WM8960_CACHEREGNUM` 56U
Cache register number.
- #define `WM8960_CLOCK2_BCLK_DIV_MASK` 0xFU
WM8960 CLOCK2 bits.
- #define `WM8960_IFACE1_FORMAT_MASK` 0x03U
WM8960_IFACE1 FORMAT bits.
- #define `WM8960_IFACE1_WL_MASK` 0x0CU
WM8960_IFACE1 WL bits.
- #define `WM8960_IFACE1_LRP_MASK` 0x10U
WM8960_IFACE1 LRP bit.
- #define `WM8960_IFACE1_DLRSWAP_MASK` 0x20U
WM8960_IFACE1 DLRSWAP bit.
- #define `WM8960_IFACE1_MS_MASK` 0x40U
WM8960_IFACE1 MS bit.
- #define `WM8960_IFACE1_BCLKINV_MASK` 0x80U
WM8960_IFACE1 BCLKINV bit.
- #define `WM8960_IFACE1_ALRSWAP_MASK` 0x100U
WM8960_IFACE1 ALRSWAP bit.
- #define `WM8960_POWER1_VREF_MASK` 0x40U
WM8960_POWER1.
- #define `WM8960_POWER2_DACL_MASK` 0x100U
WM8960_POWER2.
- #define `WM8960_I2C_ADDR` 0x1A
WM8960 I2C address.
- #define `WM8960_I2C_BAUDRATE` (100000U)
WM8960 I2C baudrate.
- #define `WM8960_ADC_MAX_VOLUME_vVALUE` 0xFFU
WM8960 maximum volume value.

Typedefs

- `typedef enum _wm8960_module` `wm8960_module_t`
`Modules in WM8960 board.`
- `typedef enum _wm8960_play_source` `wm8960_play_source_t`
`wm8960 play source`
- `typedef enum _wm8960_route` `wm8960_route_t`
`WM8960 data route.`
- `typedef enum _wm8960_protocol` `wm8960_protocol_t`
`The audio data transfer protocol choice.`
- `typedef enum _wm8960_input` `wm8960_input_t`
`wm8960 input source`
- `typedef enum _wm8960_sysclk_source` `wm8960_sysclk_source_t`
`wm8960 sysclk source`
- `typedef struct _wm8960_audio_format` `wm8960_audio_format_t`
`wm8960 audio format`
- `typedef struct _wm8960_master_sysclk_config` `wm8960_master_sysclk_config_t`
`wm8960 master system clock configuration`
- `typedef struct` `wm8960_config` `wm8960_config_t`
`Initialize structure of WM8960.`
- `typedef struct _wm8960_handle` `wm8960_handle_t`
`wm8960 codec handler`

Enumerations

- `enum _wm8960_module {`
`kWM8960_ModuleADC = 0,`
`kWM8960_ModuleDAC = 1,`
`kWM8960_ModuleVREF = 2,`
`kWM8960_ModuleHP = 3,`
`kWM8960_ModuleMICB = 4,`
`kWM8960_ModuleMIC = 5,`
`kWM8960_ModuleLineIn = 6,`
`kWM8960_ModuleLineOut = 7,`
`kWM8960_ModuleSpeaker = 8,`
`kWM8960_ModuleOMIX = 9 }`
`Modules in WM8960 board.`
- `enum {`
`kWM8960_HeadphoneLeft = 1,`
`kWM8960_HeadphoneRight = 2,`
`kWM8960_SpeakerLeft = 4,`
`kWM8960_SpeakerRight = 8 }`
`wm8960 play channel`
- `enum _wm8960_play_source {`
`kWM8960_PlaySourcePGA = 1,`
`kWM8960_PlaySourceInput = 2,`

```

kWM8960_PlaySourceDAC = 4 }

wm8960 play source
• enum _wm8960_route {
    kWM8960_RouteBypass = 0,
    kWM8960_RoutePlayback = 1,
    kWM8960_RoutePlaybackandRecord = 2,
    kWM8960_RouteRecord = 5 }
    WM8960 data route.

• enum _wm8960_protocol {
    kWM8960_BusI2S = 2,
    kWM8960_BusLeftJustified = 1,
    kWM8960_BusRightJustified = 0,
    kWM8960_BusPCMA = 3,
    kWM8960_BusPCMB = 3 | (1 << 4) }
    The audio data transfer protocol choice.

• enum _wm8960_input {
    kWM8960_InputClosed = 0,
    kWM8960_InputSingleEndedMic = 1,
    kWM8960_InputDifferentialMicInput2 = 2,
    kWM8960_InputDifferentialMicInput3 = 3,
    kWM8960_InputLineINPUT2 = 4,
    kWM8960_InputLineINPUT3 = 5 }
    wm8960 input source

• enum {
    kWM8960_AudioSampleRate8KHz = 8000U,
    kWM8960_AudioSampleRate11025Hz = 11025U,
    kWM8960_AudioSampleRate12KHz = 12000U,
    kWM8960_AudioSampleRate16KHz = 16000U,
    kWM8960_AudioSampleRate22050Hz = 22050U,
    kWM8960_AudioSampleRate24KHz = 24000U,
    kWM8960_AudioSampleRate32KHz = 32000U,
    kWM8960_AudioSampleRate44100Hz = 44100U,
    kWM8960_AudioSampleRate48KHz = 48000U,
    kWM8960_AudioSampleRate96KHz = 96000U,
    kWM8960_AudioSampleRate192KHz = 192000U,
    kWM8960_AudioSampleRate384KHz = 384000U }

    audio sample rate definition

• enum {
    kWM8960_AudioBitWidth16bit = 16U,
    kWM8960_AudioBitWidth20bit = 20U,
    kWM8960_AudioBitWidth24bit = 24U,
    kWM8960_AudioBitWidth32bit = 32U }

    audio bit width

• enum _wm8960_sysclk_source {
    kWM8960_SysClkSourceMclk = 0U,
    kWM8960_SysClkSourceInternalPLL = 1U }

```

wm8960 sysclk source

Functions

- **status_t WM8960_Init** (*wm8960_handle_t* **handle*, const *wm8960_config_t* **config*)
WM8960 initialize function.
- **status_t WM8960_Deinit** (*wm8960_handle_t* **handle*)
Deinit the WM8960 codec.
- **status_t WM8960_SetDataRoute** (*wm8960_handle_t* **handle*, *wm8960_route_t* *route*)
Set audio data route in WM8960.
- **status_t WM8960_SetLeftInput** (*wm8960_handle_t* **handle*, *wm8960_input_t* *input*)
Set left audio input source in WM8960.
- **status_t WM8960_SetRightInput** (*wm8960_handle_t* **handle*, *wm8960_input_t* *input*)
Set right audio input source in WM8960.
- **status_t WM8960_SetProtocol** (*wm8960_handle_t* **handle*, *wm8960_protocol_t* *protocol*)
Set the audio transfer protocol.
- **void WM8960_SetMasterSlave** (*wm8960_handle_t* **handle*, bool *master*)
Set WM8960 as master or slave.
- **status_t WM8960_SetVolume** (*wm8960_handle_t* **handle*, *wm8960_module_t* *module*, uint32_t *volume*)
Set the volume of different modules in WM8960.
- **uint32_t WM8960_GetVolume** (*wm8960_handle_t* **handle*, *wm8960_module_t* *module*)
Get the volume of different modules in WM8960.
- **status_t WM8960_SetMute** (*wm8960_handle_t* **handle*, *wm8960_module_t* *module*, bool *is-Enabled*)
Mute modules in WM8960.
- **status_t WM8960_SetModule** (*wm8960_handle_t* **handle*, *wm8960_module_t* *module*, bool *is-Enabled*)
Enable/disable expected devices.
- **status_t WM8960_SetPlay** (*wm8960_handle_t* **handle*, uint32_t *playSource*)
SET the WM8960 play source.
- **status_t WM8960_ConfigDataFormat** (*wm8960_handle_t* **handle*, uint32_t *sysclk*, uint32_t *sample_rate*, uint32_t *bits*)
Configure the data format of audio data.
- **status_t WM8960_SetJackDetect** (*wm8960_handle_t* **handle*, bool *isEnabled*)
Enable/disable jack detect feature.
- **status_t WM8960_WriteReg** (*wm8960_handle_t* **handle*, uint8_t *reg*, uint16_t *val*)
Write register to WM8960 using I2C.
- **status_t WM8960_ReadReg** (uint8_t *reg*, uint16_t **val*)
Read register from WM8960 using I2C.
- **status_t WM8960_ModifyReg** (*wm8960_handle_t* **handle*, uint8_t *reg*, uint16_t *mask*, uint16_t *val*)
Modify some bits in the register using I2C.

Driver version

- #define **FSL_WM8960_DRIVER_VERSION** (MAKE_VERSION(2, 2, 4))
CLOCK driver version 2.2.4.

54.8.2 Data Structure Documentation

54.8.2.1 struct _wm8960_audio_format

Data Fields

- `uint32_t mclk_HZ`
master clock frequency
- `uint32_t sampleRate`
sample rate
- `uint32_t bitWidth`
bit width

54.8.2.2 struct _wm8960_master_sysclk_config

Data Fields

- `wm8960_sysclk_source_t sysclkSource`
sysclk source
- `uint32_t sysclkFreq`
PLL output frequency value.

54.8.2.3 struct wm8960_config

Data Fields

- `wm8960_route_t route`
Audio data route.
- `wm8960_protocol_t bus`
Audio transfer protocol.
- `wm8960_audio_format_t format`
Audio format.
- `bool master_slave`
Master or slave.
- `wm8960_master_sysclk_config_t masterClock`
master clock configurations
- `bool enableSpeaker`
True means enable class D speaker as output, false means no.
- `wm8960_input_t leftInputSource`
Left input source for WM8960.
- `wm8960_input_t rightInputSource`
Right input source for WM8960.
- `wm8960_play_source_t playSource`
play source
- `uint8_t slaveAddress`
wm8960 device address
- `codec_i2c_config_t i2cConfig`
i2c configuration

Field Documentation

- (1) `wm8960_route_t` `wm8960_config::route`
- (2) `bool` `wm8960_config::master_slave`

54.8.2.4 struct _wm8960_handle

Data Fields

- `const wm8960_config_t * config`
wm8904 config pointer
- `uint8_t i2cHandle [WM8960_I2C_HANDLER_SIZE]`
i2c handle

54.8.3 Macro Definition Documentation

54.8.3.1 #define WM8960_LINVOL 0x0U

54.8.3.2 #define WM8960_I2C_ADDR 0x1A

54.8.4 Typedef Documentation

54.8.4.1 typedef enum _wm8960_module wm8960_module_t

54.8.4.2 typedef enum _wm8960_route wm8960_route_t

Only provide some typical data route, not all route listed. Note: Users cannot combine any routes, once a new route is set, the previous one would be replaced.

54.8.4.3 typedef enum _wm8960_protocol wm8960_protocol_t

WM8960 only supports I2S format and PCM format.

54.8.5 Enumeration Type Documentation

54.8.5.1 enum _wm8960_module

Enumerator

- kWM8960_ModuleADC* ADC module in WM8960.
- kWM8960_ModuleDAC* DAC module in WM8960.
- kWM8960_ModuleVREF* VREF module.
- kWM8960_ModuleHP* Headphone.

kWM8960_ModuleMICB Mic bias.
kWM8960_ModuleMIC Input Mic.
kWM8960_ModuleLineIn Analog in PGA.
kWM8960_ModuleLineOut Line out module.
kWM8960_ModuleSpeaker Speaker module.
kWM8960_ModuleOMIX Output mixer.

54.8.5.2 anonymous enum

Enumerator

kWM8960_HeadphoneLeft wm8960 headphone left channel
kWM8960_HeadphoneRight wm8960 headphone right channel
kWM8960_SpeakerLeft wm8960 speaker left channel
kWM8960_SpeakerRight wm8960 speaker right channel

54.8.5.3 enum _wm8960_play_source

Enumerator

kWM8960_PlaySourcePGA wm8960 play source PGA
kWM8960_PlaySourceInput wm8960 play source Input
kWM8960_PlaySourceDAC wm8960 play source DAC

54.8.5.4 enum _wm8960_route

Only provide some typical data route, not all route listed. Note: Users cannot combine any routes, once a new route is set, the previous one would be replaced.

Enumerator

kWM8960_RouteBypass LINEIN->Headphone.
kWM8960_RoutePlayback I2SIN->DAC->Headphone.
kWM8960_RoutePlaybackandRecord I2SIN->DAC->Headphone, LINEIN->ADC->I2SOUT.
kWM8960_RouteRecord LINEIN->ADC->I2SOUT.

54.8.5.5 enum _wm8960_protocol

WM8960 only supports I2S format and PCM format.

Enumerator

kWM8960_BusI2S I2S type.

kWM8960_BusLeftJustified Left justified mode.
kWM8960_BusRightJustified Right justified mode.
kWM8960_BusPCMA PCM A mode.
kWM8960_BusPCMB PCM B mode.

54.8.5.6 enum _wm8960_input

Enumerator

kWM8960_InputClosed Input device is closed.
kWM8960_InputSingleEndedMic Input as single ended mic, only use L/RINPUT1.
kWM8960_InputDifferentialMicInput2 Input as differential mic, use L/RINPUT1 and L/RINPUT2.
kWM8960_InputDifferentialMicInput3 Input as differential mic, use L/RINPUT1 and L/RINPUT3.
kWM8960_InputLineINPUT2 Input as line input, only use L/RINPUT2.
kWM8960_InputLineINPUT3 Input as line input, only use L/RINPUT3.

54.8.5.7 anonymous enum

Enumerator

kWM8960_AudioSampleRate8KHz Sample rate 8000 Hz.
kWM8960_AudioSampleRate11025Hz Sample rate 11025 Hz.
kWM8960_AudioSampleRate12KHz Sample rate 12000 Hz.
kWM8960_AudioSampleRate16KHz Sample rate 16000 Hz.
kWM8960_AudioSampleRate22050Hz Sample rate 22050 Hz.
kWM8960_AudioSampleRate24KHz Sample rate 24000 Hz.
kWM8960_AudioSampleRate32KHz Sample rate 32000 Hz.
kWM8960_AudioSampleRate44100Hz Sample rate 44100 Hz.
kWM8960_AudioSampleRate48KHz Sample rate 48000 Hz.
kWM8960_AudioSampleRate96KHz Sample rate 96000 Hz.
kWM8960_AudioSampleRate192KHz Sample rate 192000 Hz.
kWM8960_AudioSampleRate384KHz Sample rate 384000 Hz.

54.8.5.8 anonymous enum

Enumerator

kWM8960_AudioBitWidth16bit audio bit width 16
kWM8960_AudioBitWidth20bit audio bit width 20
kWM8960_AudioBitWidth24bit audio bit width 24
kWM8960_AudioBitWidth32bit audio bit width 32

54.8.5.9 enum _wm8960_sysclk_source

Enumerator

kWM8960_SysClkSourceMclk sysclk source from external MCLK
kWM8960_SysClkSourceInternalPLL sysclk source from internal PLL

54.8.6 Function Documentation

54.8.6.1 status_t WM8960_Init (*wm8960_handle_t * handle*, *const wm8960_config_t * config*)

The second parameter is NULL to WM8960 in this version. If users want to change the settings, they have to use *wm8960_write_reg()* or *wm8960_modify_reg()* to set the register value of WM8960. Note: If the *codec_config* is NULL, it would initialize WM8960 using default settings. The default setting: *codec_config->route* = *kWM8960_RoutePlaybackandRecord* *codec_config->bus* = *kWM8960_BusI2S* *codec_config->master* = slave

Parameters

<i>handle</i>	WM8960 handle structure.
<i>config</i>	WM8960 configuration structure.

54.8.6.2 status_t WM8960_Deinit (*wm8960_handle_t * handle*)

This function close all modules in WM8960 to save power.

Parameters

<i>handle</i>	WM8960 handle structure pointer.
---------------	----------------------------------

54.8.6.3 status_t WM8960_SetDataRoute (*wm8960_handle_t * handle*, *wm8960_route_t route*)

This function would set the data route according to route. The route cannot be combined, as all route would enable different modules. Note: If a new route is set, the previous route would not work.

Parameters

<i>handle</i>	WM8960 handle structure.
<i>route</i>	Audio data route in WM8960.

54.8.6.4 status_t WM8960_SetLeftInput (*wm8960_handle_t * handle*, *wm8960_input_t input*)

Parameters

<i>handle</i>	WM8960 handle structure.
<i>input</i>	Audio input source.

54.8.6.5 status_t WM8960_SetRightInput (*wm8960_handle_t * handle*, *wm8960_input_t input*)

Parameters

<i>handle</i>	WM8960 handle structure.
<i>input</i>	Audio input source.

54.8.6.6 status_t WM8960_SetProtocol (*wm8960_handle_t * handle*, *wm8960_protocol_t protocol*)

WM8960 only supports I2S, left justified, right justified, PCM A, PCM B format.

Parameters

<i>handle</i>	WM8960 handle structure.
<i>protocol</i>	Audio data transfer protocol.

54.8.6.7 void WM8960_SetMasterSlave (*wm8960_handle_t * handle*, *bool master*)

Parameters

<i>handle</i>	WM8960 handle structure.
<i>master</i>	1 represent master, 0 represent slave.

54.8.6.8 status_t WM8960_SetVolume (*wm8960_handle_t * handle, wm8960_module_t module, uint32_t volume*)

This function would set the volume of WM8960 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

Module:kWM8960_ModuleADC, volume range value: 0 is mute, 1-255 is -97db to 30db
 Module:kWM8960_ModuleDAC, volume range value: 0 is mute, 1-255 is -127db to 0db
 Module:kWM8960_ModuleHP, volume range value: 0 - 2F is mute, 0x30 - 0x7F is -73db to 6db
 Module:kWM8960_ModuleLineIn, volume range value: 0 - 0x3F is -17.25db to 30db
 Module:kWM8960_ModuleSpeaker, volume range value: 0 - 2F is mute, 0x30 - 0x7F is -73db to 6db

Parameters

<i>handle</i>	WM8960 handle structure.
<i>module</i>	Module to set volume, it can be ADC, DAC, Headphone and so on.
<i>volume</i>	Volume value need to be set.

54.8.6.9 uint32_t WM8960_GetVolume (*wm8960_handle_t * handle, wm8960_module_t module*)

This function gets the volume of WM8960 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

Parameters

<i>handle</i>	WM8960 handle structure.
<i>module</i>	Module to set volume, it can be ADC, DAC, Headphone and so on.

Returns

Volume value of the module.

54.8.6.10 status_t WM8960_SetMute (*wm8960_handle_t * handle, wm8960_module_t module, bool isEnabled*)

Parameters

<i>handle</i>	WM8960 handle structure.
<i>module</i>	Modules need to be mute.
<i>isEnabled</i>	Mute or unmute, 1 represent mute.

54.8.6.11 status_t WM8960_SetModule (*wm8960_handle_t * handle, wm8960_module_t module, bool isEnabled*)

Parameters

<i>handle</i>	WM8960 handle structure.
<i>module</i>	Module expected to enable.
<i>isEnabled</i>	Enable or disable moudles.

54.8.6.12 status_t WM8960_SetPlay (*wm8960_handle_t * handle, uint32_t playSource*)

Parameters

<i>handle</i>	WM8960 handle structure.
<i>playSource</i>	play source , can be a value combine of kWM8960_ModuleHeadphoneSourcePG-A, kWM8960_ModuleHeadphoneSourceDAC, kWM8960_ModulePlaySourceInput, kWM8960_ModulePlayMonoRight, kWM8960_ModulePlayMonoLeft.

Returns

kStatus_WM8904_Success if successful, different code otherwise..

54.8.6.13 status_t WM8960_ConfigDataFormat (*wm8960_handle_t * handle, uint32_t sysclk, uint32_t sample_rate, uint32_t bits*)

This function would configure the registers about the sample rate, bit depths.

Parameters

<i>handle</i>	WM8960 handle structure pointer.
<i>sysclk</i>	system clock of the codec which can be generated by MCLK or PLL output.
<i>sample_rate</i>	Sample rate of audio file running in WM8960. WM8960 now supports 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48k and 96k sample rate.
<i>bits</i>	Bit depth of audio file (WM8960 only supports 16bit, 20bit, 24bit and 32 bit in HW).

54.8.6.14 status_t WM8960_SetJackDetect (*wm8960_handle_t * handle, bool isEnabled*)

Parameters

<i>handle</i>	WM8960 handle structure.
<i>isEnabled</i>	Enable or disable moudles.

54.8.6.15 status_t WM8960_WriteReg (*wm8960_handle_t * handle, uint8_t reg, uint16_t val*)

Parameters

<i>handle</i>	WM8960 handle structure.
<i>reg</i>	The register address in WM8960.
<i>val</i>	Value needs to write into the register.

54.8.6.16 status_t WM8960_ReadReg (*uint8_t reg, uint16_t * val*)

Parameters

<i>reg</i>	The register address in WM8960.
<i>val</i>	Value written to.

54.8.6.17 status_t WM8960_ModifyReg (*wm8960_handle_t * handle, uint8_t reg, uint16_t mask, uint16_t val*)

Parameters

<i>handle</i>	WM8960 handle structure.
<i>reg</i>	The register address in WM8960.
<i>mask</i>	The mask code for the bits want to write. The bit you want to write should be 0.
<i>val</i>	Value needs to write into the register.

54.9 Serial_port_swo

54.9.1 Overview

Data Structures

- struct `_serial_port_swo_config`
serial port swo config struct [More...](#)

Macros

- #define `SERIAL_PORT_SWO_HANDLE_SIZE` (12U)
serial port swo handle size

Typedefs

- typedef enum
`_serial_port_swo_protocol` `serial_port_swo_protocol_t`
serial port swo protocol
- typedef struct
`_serial_port_swo_config` `serial_port_swo_config_t`
serial port swo config struct

Enumerations

- enum `_serial_port_swo_protocol` {
`kSerialManager_SwoProtocolManchester` = 1U,
`kSerialManager_SwoProtocolNrz` = 2U }
serial port swo protocol

54.9.2 Data Structure Documentation

54.9.2.1 struct _serial_port_swo_config

Data Fields

- `uint32_t clockRate`
clock rate
- `uint32_t baudRate`
baud rate
- `uint32_t port`
Port used to transfer data.
- `serial_port_swo_protocol_t protocol`
SWO protocol.

54.9.3 Enumeration Type Documentation

54.9.3.1 enum _serial_port_swo_protocol

Enumerator

kSerialManager_SwoProtocolManchester SWO Manchester protocol.

kSerialManager_SwoProtocolNrz SWO UART/NRZ protocol.

54.10 Serial_port_uart

54.10.1 Overview

Macros

- #define **SERIAL_PORT_UART_DMA_RECEIVE_DATA_LENGTH** (64U)
serial port uart handle size
- #define **SERIAL_USE_CONFIGURE_STRUCTURE** (0U)
Enable or disable the configure structure pointer.

Typedefs

- typedef enum
_serial_port_uart_parity_mode **serial_port_uart_parity_mode_t**
serial port uart parity mode
- typedef enum
_serial_port_uart_stop_bit_count **serial_port_uart_stop_bit_count_t**
serial port uart stop bit count

Enumerations

- enum **_serial_port_uart_parity_mode** {
 kSerialManager_UartParityDisabled = 0x0U,
 kSerialManager_UartParityEven = 0x2U,
 kSerialManager_UartParityOdd = 0x3U }
serial port uart parity mode
- enum **_serial_port_uart_stop_bit_count** {
 kSerialManager_UartOneStopBit = 0U,
 kSerialManager_UartTwoStopBit = 1U }
serial port uart stop bit count

54.10.2 Enumeration Type Documentation

54.10.2.1 enum _serial_port_uart_parity_mode

Enumerator

kSerialManager_UartParityDisabled Parity disabled.
kSerialManager_UartParityEven Parity even enabled.
kSerialManager_UartParityOdd Parity odd enabled.

54.10.2.2 enum _serial_port_uart_stop_bit_count

Enumerator

kSerialManager_UartOneStopBit One stop bit.

kSerialManager_UartTwoStopBit Two stop bits.

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, Kinetis, Processor Expert, and Tower are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, Cortex, Keil, Mbed, Mbed Enabled, and Vision are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2021 NXP B.V.

