A PDP-10 processor written in Verilog
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
.gitignore
KV10-PRM.tex
Makefile
Notes
README.adoc
TODO
alu-steps.v
alu.v
alu.vh
apr.v
barrel.v
cache.v
constants.vh
disasm.vh
functions.vh
io.vh
mem-sram.v
mem-sync.v
mem.v
opcodes.vh
pag.v
sram.v
tb-alu.v
tb-apr.v

README.adoc

KV10 - A PDP-10 Processor

Here is the Verilog code to implement a PDP-10 processor. It’s most definitely still in development though it’s executing processor diagnostics in the simulator and has even run on a real FPGA once or twice.