EE2026 Digital Design

Chua Dingjuan elechuad@nus.edu.sg

Module Lecture Structure

Contents

Part 1 (Combinational Logic)

- Number systems + Verilog
- Boolean Algebra and logic gates + Verilog
- Gate-level design and minimization + Verilog
- Combinational logic blocks and design + Verilog

Part 2 (Sequential Logic)

- Introduction to Sequential Logic Flip-flops + Verilog
- Counters + Verilog
- Combining combinational/sequential building blocks + Verilog
- Finite State Machine Design + Modeling of FSMs in Verilog

Module Organization (Refer Canvas)

Week	Lab	Lecture	Tutorial
WK 1		√	
WK 2	(CDE Day, no classes on WED PM)	✓	Tutorial – 1
WK 3	Lab 1	✓	Tutorial – 2
WK 4	Lab 2	√	Tutorial – 3
WK 5	Lab 3 (Wed AM and Wed PM)	√ No Lecture on Monday due to LNY PH	Tutorial – 4
WK 6	Lab 3 (Mon AM)	√ Mid-Term Quiz	
Recess Week			

Module Organization (Refer Canvas)

Week	Lab	Lecture	Tutorial
WK 7	Project 1	√ Counters	Tutorial – 5
WK 8	Project 2	√ FSM1	Tutorial – 6
WK 9	Project 3	√ Guest Lecture + FSM2	Tutorial – 7
WK 10	Verilog Evaluation		Tutorial – 8
WK 11			
WK 12	Project 4 - Assessment and Demo		
WK 13		Final Quiz	

No final exam [©]

Module Assessment

Component	Assessment Weight
Quizzes	Total 40%
Mid-Term Quiz	20%
Part 2 Weekly Canvas Quizzes Quiz (MCQ, MRQ, FIB etc, three attempts. Due Sunday of the following week. Eg. W6 quiz is due recess week Sunday.	5%
o Part 2 Final Quiz	15%
Labs	Total 30%
 Lab Assignment 1 	3%
 Lab Assignment 2 	6%
 Lab Assignment 3 	10%
 Verilog Evaluation 	11%
Design Project – Team Work	Total 30%
Project basic features (specified)Enhanced features (open-ended)	30%

Expected Learning Outcomes

Expected learning outcome (Part-2)


- Be able to describe simple sequential logic circuits based on functional descriptions
- Be able to describe simple sequential logic circuits based on state transition diagrams
- Be able to design complex logic circuits using Hardware Description Languages (Verilog) and/or sequential/combinational building blocks/IPs
- Be able to simulate complex blocks and verify their proper functionality through behavioural simulation
- Be able to design complex logic circuits for practical problems / applications


SEQUENTIAL CIRCUITS - I

©COPYRIGHT CHUA DINGJUAN. ALL RIGHTS RESERVED.



Design a circuit to do this >>





What is missing?


- Remembering the previous 1) state of the bulb -> MEMORY
- Responding to an input *EVENT* (cf. input value)

Digital Design © NUS Page 11

Sequential Logic Circuits?

Combinational Logic Circuits:

Outputs depend on current inputs



Sequential Logic Circuits:

- Outputs depend on *current and previous* inputs → Memory!
- Requires separation of previous, current, future : <u>states</u>
- O 2 Types of sequential circuits:

Synchronous	Asynchronous
Clocked: need a clock input	Unclocked
Responds to inputs at discrete time instants governed by a clock input	Responds whenever input signals change


Digital Design © NUS Page 12



The simplest memory element has two stable states :

Flip-Flop (FF) → it can store 1 bit of information

Most basic FF: Set-Reset (SR) Flip-flop / Latch




S	R	Output	Q+
0	0		
0	1		
1	0		
1	1		
0 0 is the rest state			

Implemented with NOR / NAND gates

Digital Design © NUS



SR Flip-flop (FF)



NOR Implementation


S	R	Output Q
0	0	
0	1	
1	0	
1	1	

Α	В	NOR

Digital Fundamentals © NUS Page 14



SR Flip-flop (FF)



NOR Implementation

S	R	Output Q
0	0	
0	1	
1	0	
1	1	

Α	В	NOR


Digital Fundamentals © NUS Page 15



The simplest memory element has two stable states :

Flip-Flop (FF) → it can store 1 bit of information

Most basic FF: Set-Reset (SR) Flip-flop / Latch



	• • •	Output	3
0	0	Hold	Q
0	1	Clear	0
1	0	Set	1
1	1	Invalid	Invalid
0 0 is the rest state			


Output

Implemented with NOR / NAND gates

Digital Design © NUS

SR Flip-flop (FF)

- FF can record and store transient events.
- Switching is not instantaneous → propagation delays




S	R	Output	
0	0	Hold	
0	1	Clear	
1	0	Set	
1	1	Invalid	
0	0 0 is the rest state		

1) Assume that the rest state is:

$$S = R = 0$$
; let $Q = 0$, $\overline{Q} = 1$

2) If $S \rightarrow Q$ while $R = 0 \Rightarrow Q = 1$, $\overline{Q} = 0$, i.e., the event (S going high) is recorded and stored as Q = 1.




Assume R=0:

Digital Design © NUS Page 23

A Simple Application...






- Mechanical switches bounce before settling down which may cause problems as inputs.
- Switch debouncing is a common use of S-R FFs.


S	R	Output	
0	0	Hold	
0	1	Clear	
1	0	Set	
1	1	Invalid	
0 0 is the rest state			

Digital Design © NUS

JK Flip Flop



The JK FF is based on SR with 2 improvements: ____ & ____



CLK	J	K	Q	
↑	0	0	0	0
↑	0	0	1	1
↑	0	1	0	0
↑	0	1	1	0
↑	1	0	0	1
↑	1	0	1	1
↑	1	1	0	1
↑	1	1	1	0
	chara	cteristi	c table	

falling


edge

The JK FF is a synchronous circuit:

- Clock input is a controlling input.
 It specifies when circuit read inputs / change outputs.
- Synchronous circuits respond only at the _____ clock edges
 i.e., LOW → HIGH, HIGH → LOW transitions
- At any other time, changing inputs have no effect on the output.

Digital Design © NUS Page 30


Respond @ Active Clock Edges



- When inputs don't change → FF outputs don't change.
- If inputs change → FF output changes state only at active clock edge.

Digital Design © NUS

FF Timing Parameters



 t_{setup} : minimum time before the *active* clock

edge by which FF inputs must be stable.

 t_{hold} : minimum time inputs must be stable after

active clock edge

 t_{nHI} : time taken for FF output to change state

from High to Low.

 t_{pLH} : time taken for FF output to change state

from Low to High.


What happens if inputs change state right at the active clock transition?

Answer: output is _______


Thus, input changes must meet required setup & hold times of device == Operating Speed of device

http://www.ti.com/product/SN74LS107A





74'107 with asynchronous clear




74'109 with direct set & direct clear

CLK	CLR	J	K	Q ⁺
X	L	X	Χ	L
\downarrow	Н	L	L	Q
\downarrow	Н	L	Н	L
\downarrow	Н	Н	L	Н
\downarrow	Н	Н	Н	$\overline{\mathbb{Q}}$

CLK	PR	CLR	J	K	Q ⁺
X	L	Н	Χ	Χ	Н
X	Н	L	X	Χ	L
X	L	L	X	Χ	not allowed
$\overline{}$	Н	Н	L	L	Q
\downarrow	Н	Н	L	Н	L
\downarrow	Н	Н	Н	L	H
\downarrow	Н	Н	Н	Н	$\overline{\mathbf{Q}}$

Digital Design © NUS Page 35

Other Flip-Flops...




Since T Flip-flops are easy to construct from other FFs, they are not often used commercially.

Digital Design © NUS


Verilog for Sequential Logic

Verilog Time! – D-FF



Digital Design © NUS Page 39

Verilog Time! – D-FF



↓ always @ (negedge ___)


↑ always @ (posedge ___)

end


endmodule

Digital Fundamentals © NUS Page 40

Verilog Time! – D-FF



modure	QII.	output q);
		Anything assigned in an always block must be declared as type reg
_		



```
always @ (posedge clk)
```

module dff / input d

begin

Conceptually, the **always** block runs once when sensitivity list changes value.

q = d;

posedge captures the $0 \rightarrow 1$ change in clk.

`always @ (posedge ___)

end

↓ always @ (negedge ___)

endmodule

If posedge / negedge is used in the sensitivity list, ALL signals must be used with posedge / negedge.

Digital Design © NUS Page 41

Blocking & Non-blocking

Verilog supports two types of assignments within



- blocking assignment
- Sequential evaluation
- Immediate assignment

```
always @ (*)
begin
x = y; 1) Evaluate y, assign result to x
z = ~x; 2) Evaluate ~x, assign result to z
end
```

Behaviour	X	у	Z
Initial Condition	0	0	1
y changes			
x = y			
z = ~x			

```
<= non-blocking asignment
```

- Sequential evaluation
- <u>Deferred</u> assignment

```
always @ (*)
begin
x <= y; 1) Evaluate y, defer assignment
z <= ~x; 2) Evaluate ~x, defer assignment
end 3) Assign x and z with new values</pre>
```

Behaviour	Х	У	Z	Deferred
Initial Condition	0	0	1	
y changes				
x <= y				
z <= ~x				
Assignment				

Example

```
always @ (A)
  begin

V = A | 3'b001;
Z <= V | 3'b100;
W = Z;
end</pre>
```

endmodule


Behaviour	A	V	Z	W	Deferred
Initial Condition	000	001	101	000	
A changes	010	001	101	000	
Stmt 1	010		101	000	
Stmt 2	010	011		000	
Stmt 3	010	011	101		
Assignment					


An event occurs on **A** at simulation time:

- Stmt 1 is executed and V is assigned immediately
- Stmt 2 is executed and defer assignment to Z
- Stmt 3 is executed using old value of Z.
- Z is assigned.

Digital Fundamentals Page 44

Two D Flip-Flops...






Assume initial outputs of FFs is '0' and D1 is '1'.

Behaviour	Q1	Q2
	0	0
After 1st rising edge		
After 2 nd rising edge		

Two D Flip-Flops... and Verilog!



Behaviour	Q1	Q2
	0	0
After 1 st rising edge	1	0
After 2 nd rising edge	1	1

always @ (posedge clk)
begin

$$q1 = d1;$$

 $q2 = q1;$

end

Behaviour	Q1	Q2
	0	0
After 1st rising edge		
After 2 nd rising edge		

always @ (posedge clk)
begin

end

Behaviour	Q1	Q2
	0	0
After 1st rising edge		
After 2 nd rising edge		

Basic Guidelines...

- #1: When modeling sequential logic, use nonblocking assignments.
- #2: When modeling simple combinational logic, use continuous assignments (assign).
- #3: When modeling complex combinational logic, use blocking assignments in an always block.
- #3: When modeling both sequential and combinational logic within the same always block, use nonblocking assignments.
- #4: Do not mix blocking and nonblocking assignments in the same always block.
- #5: Do not make assignments to the same variable from more than one always block.

Digital Fundamentals Page 52

Summary

- SR Flip Flop & Applications
- JK Flip Flop
- FF Timing Parameters
- Commercial JK Flip Flops
- Verilog description of D Flip Flop
- Blocking and Non-blocking procedural assignments
- Modeling of multiple D Flip-flops

Digital Design © NUS Page 53

FFS on Artix-7 FPGA


D Flip-Flop... in Vivado?

Verilog Code


```
module dff1 (input d,clk,
output reg q);

always @ (posedge clk)
begin
q <= d;
end
endmodule</pre>
```

Vivado RTL Schematic




Vivado Synthesized Schematic




D Flip-Flop with Clock Enable and Synchronous Reset

FDXX Primitives in 7series FPGA


D Flip-Flop with Clock Enable and Asynchronous Clear




D Flip-Flop with Clock Enable and Asynchronous Preset



D Flip-Flop with Clock Enable and Asynchronous Clear



D Flip-Flop with Clock Enable and Asynchronous Preset




Try this!

assign is used for	O	O	always @.
In continuous assignments, the code is executed	O	O	when any RHS signal changes
The code in the always block is executed when	O	O	module
always is used for	O	0	sequentially.
<= is a	O	O	non-blocking procedural assignment.
endmodule Is always paired with	O	O	continuous assignments.
The sensitivity list follows the	O	O	procedural assignments.
Code in always block is executed	O	O	a signal in the sensitivity list changes.

Practice Question

Given the circuit diagram below, complete the timing diagram below by filling in Q and \overline{Q} . Assume that the initial value of Q is '0' and include all propagation delays.



Digital Design © NUS