# EE2026 Digital Design

### COMBINATIONAL BLOCKS


Chua Dingjuan elechuad@nus.edu.sg

# **Combinational Building Blocks**


- Combinational logic is often grouped into larger functional 'blocks'
- This layer of abstraction hides gate-level details and emphasizes the function of the building block
- Common building blocks :
  - Multiplexers / Demultiplexers
  - Decoders Example BCD to 7-segment
  - Encoders
  - Adders Half Adders, Full Adders, Ripple Adders
  - Tri-State Logic Elements (Not Examinable)
- o Verilog modeling (parameter)

# Multiplexer

A multiplexer (MUX) is a combinational circuit element that selects data from one of 2<sup>N</sup> inputs and directs it to a single output, according to an N-bit selection signal




### **Functional block diagram**



Selection inputs allow one of the inputs to pass through to the output

### **Condensed truth table**

S <sub>1</sub>	S <sub>0</sub>	Z
0	0	I <sub>o</sub>
0	1	l <sub>1</sub>
1	0	l <sub>2</sub>
1	1	l <sub>3</sub>



# **Example: 4:1 MUX**

Multiplexers sometimes include enable input signal


$$Z = E \cdot (\overline{S_0}\overline{S_1}I_0 + S_0\overline{S_1}I_1 + \overline{S_0}S_1I_2 + S_0S_1I_3)$$

Е	S <sub>1</sub>	S <sub>0</sub>	l <sub>o</sub>	l <sub>1</sub>	l <sub>2</sub>		Z
0	Χ	Χ	Χ	Χ	Χ	Χ	0
1	0	0	0	Χ	Χ	Χ	0
1	0	0	1	Χ	X	Χ	1
1	0	1	Х	0	X	Χ	0
1	0	1	Х	1	Χ	Χ	1
1	1	0	Х	Χ	0	Χ	0
1	1	0	Х	Χ	1	Χ	1
1	1	1	Х	Χ	X	0	0
1	1	1	Χ	Χ	Χ	1	1

```
module mux41(Z,S,I0,I1,I2,I3,E);
    input I0, I1, I2, I3; // inputs
    input [1:0] S; // 2-bit selection signal
    input E; // enable
    output Z;
    assign Z = E ? ( S[1] ? (S[0] ? I3 : I2) : (S[0] ? I1 : I0) ) : 0;
endmodule
```

# Demultiplexer

A Demultiplexer (DEMUX) connects an input signal to any of 2<sup>N</sup> output lines, based on an N-bit selection control



# D S<sub>1</sub> S<sub>0</sub> Z<sub>0</sub> Z<sub>1</sub> Z<sub>2</sub> Z<sub>3</sub> 0 X X 0 0 0 0 1 0 0 1 0 0 0 1 0 1 0 0 1 0 1 1 1 0 0 0 1

Truth table

# **Example: 1:4 DEMUX**

### Boolean expression of output

$$Z_0 = D \cdot \overline{S_0} \cdot \overline{S_1}$$

$$Z_1 = D \cdot \underline{S_0} \cdot \overline{S_1}$$

$$Z_2 = D \cdot \overline{S_0} \cdot S_1$$

$$Z_3 = D \cdot S_0 \cdot S_1$$

D	S <sub>1</sub>	S <sub>0</sub>	Z <sub>0</sub>	Z <sub>1</sub>	Z <sub>2</sub>	$Z_3$
	Χ					
1	0	0	1	0	0	0
1	0					
1	1	0	0	0	1	0
1	1	1	0	0	0	1

### **module** demux41(Z0,Z1,Z2,Z3,S,D);

```
input D; // input
input [1:0] S; // 2-bit selection signal
output Z0, Z1, Z2, Z3;
assign Z0 = (S == 2'b00) ? D : 1'b0;
assign Z1 = (S == 2'b01) ? D : 1'b0;
assign Z2 = (S == 2'b10) ? D : 1'b0;
assign Z3 = (S == 2'b11) ? D : 1'b0;
```


### endmodule

# **MUX Application Example**

Multiplexers can be used as *lookup tables* (LUT) to perform logic functions!

Alyssa needs to implement the function  $Y = A\overline{B} + \overline{B}\overline{C} + \overline{A}BC$  for her project. However, the only part in her lab kit is an 8:1 multiplexer. How does she implement the function?

A	В	С	Υ
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	




### Decoder

Input: N-bit input code, Output: 2<sup>N</sup> outputs

A decoder asserts ONE output as a function of the input (these outputs are also called one-hot!)

### **Functional block diagram**



### **Truth Table**

A <sub>2</sub>	<b>A</b> <sub>1</sub>	$A_0$	Z <sub>0</sub>	Z <sub>1</sub>	Z <sub>2</sub>	$Z_3$	$Z_4$	Z <sub>5</sub>	Z <sub>6</sub>	<b>Z</b> <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

# **Example: Decoder 2-4**

# A 2:4 decoder has 2<sup>2</sup> output lines for *N* inputs


output can be single- or multi-bit

### **Enable signal**

- ∘ if E = 1, normal operation
- ∘ if E= 0, disable outputs (all 0's)

### Truth Table including Enable signal

	Inputs	;	Outputs				
Е	<b>A</b> <sub>1</sub>	$A_0$	Z <sub>0</sub>	Z <sub>1</sub>	Z <sub>2</sub>	<b>Z</b> <sub>3</sub>	
0	X	Χ	0	0	0	0	
1	0	0	1	0	0	0	
1	0	1	0	1	0	0	
1	1	0	0	0	1	0	
1	1	1	0	0	0	1	



**Functional block diagram** 

# **Decoder: Verilog**

Dataflow Verilog description of a 2:4 decoder.

What if we would like to implement a 16:4 decoder instead?

	Inputs	•	Outputs				
Е	<b>A</b> <sub>1</sub>	A <sub>0</sub>	Z <sub>0</sub>	Z <sub>1</sub>	Z <sub>2</sub>	<b>Z</b> <sub>3</sub>	
0	Χ	Χ	0	0	0	0	
1	0	0	1	0	0	0	
1	0	1	0	1	0	0	
1	1	0	0	0	1	0	
1	1	1	0	0	0	1	

### parameter

- o Parameters are <u>constants</u> in Verilog (hence illegal to modify their value at runtime).
- They are often used to customize modules, helping to create more reusable code.

Parameterized dataflow Verilog description (arbitrary bit width)

```
module decoder(Z,A,E);
    parameter M = 4; // parameterized design (sets # inputs)
    parameter N = 2**M; // parameterized design (sets # outputs=2^M)
    input [ M-1 : 0 ] A;
    input E;
    output [ 0 : N-1 ] Z;
    wire [N-1:0] zerovec = {N{1'b0}}; // replication operator to create all zeroes.
    assign Z = (E)? (1 << A): zerovec;
    // if enable=0, output is set to to zerovec (all zeroes)
    // if enable=1, shift "1" A times and fill all other positions with zeros
endmodule
```

### parameter

 Modules can also be configured by passing parameters at instantiation!

```
module decoder #(parameter M = 4) (Z,A,E);
    parameter N = 2**M;
    input [ M-1 : 0 ] A;
    input E;
    output [ 0 : N-1 ] Z;

    wire [N-1:0] zerovec = {N{1'b0}};
    assign Z = (E) ? (1 << A) : zerovec;
endmodule</pre>
```


```
module top (input [4:0] sw, output [15:0] led);


decoder #(2) u1 (led[3:0], sw[1:0], sw[4]); //This creates a 2:4 decoder
//decoder #(4) u2 (led[15:0], sw[3:0], sw[4]); //This creates a 4:16 decoder
```

### endmodule

# **Example: BCD-to-7 Segment Decoder**

Converts a BCD number into signals required to display that number on a 7-segment display







A 7-segment display. Each segment is an LED which will light when a logic T signal is applied to it

- 7-segment displays are of 2 types: common anode and common cathode
- Common anode display has all LED anodes connected and is active low, whereas the common cathode display is active high

# **Example - BCD-to-7 Segment Decoder**



**Functional block diagram** 




### **Truth Table**

D	С	В	Α	а	b	С	d	е	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
1	0	1	0	Х	X	X	Х	X	X	X
1	0	1	1	Х	X	X	X	X	X	X
1	1	0	0	Х	Х	Х	Х	Х	Х	Х
1	1	0	1	Х	X	X	X	X	X	X
1	1	1	0	Х	X	X	X	X	Х	X
1	1	1	1	Х	X	X	Х	X	X	X

### **Encoder**

- For different input bits (usually 2<sup>N</sup>), encoder generates a code with fewer bits (usually N bits) uniquely identifying the input
  - performs the inverse of the decoding function

### **Functional block diagram**



### **Truth Table (an 8-3 encoder)**

I <sub>o</sub>	I <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	l <sub>4</sub>	l <sub>5</sub>	I <sub>6</sub>	<b>I</b> <sub>7</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

# **Example: Priority Encoder**

- Generic encoders: error flagged if multiple input bits are 1
- Priority encoder allows multiple input bits to be 1
  - output set by the input bit with highest priority (i.e., most significant position), ignoring those with lower priority

	I <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	<b>I</b> <sub>4</sub>	l <sub>5</sub>	I <sub>6</sub>	<b>I</b> <sub>7</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>
1	0	0	0	0	0	0	0	0	0	0
X	1	0	0	0	0	0	0	0	0	1
X	X	1	0	0	0	0	0	0	1	0
Х	X	X	1	0	0	0	0	0	1	1
X	X	X	X	1	0	0	0	1	0	0
X	X	X	X	X	1	0	0	1	0	1
X	X	X	X	X	X	1	0	1	1	0
X	X	X	X	X	X	X	1	1	1	1

# **Example: Priority Encoder**

Dataflow Verilog description of 4-2 priority encoder


I <sub>0</sub>	1,	l <sub>2</sub>	<b>I</b> <sub>3</sub>	C <sub>1</sub>	C <sub>0</sub>
1	0	0	0	0	0
X	1	0	0	0	1
X	X	1	0	1	0
X	Χ	Χ	1	1	1


Use nested conditional operators, starting from MSB and progressively moving to the LSB

No clever parameterized dataflow Verilog description

### **Half Adders**

It is a one bit binary adder with two inputs of  $A_i$  and  $B_i$ 





A <sub>i</sub>	B <sub>i</sub>	Sum <sub>i</sub>	Carry <sub>i+1</sub>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = \overline{A} \cdot B + A \cdot \overline{B} = A \oplus B$$
$$C = A \cdot B$$

Carry in from previous bit cannot be added

```
module ha(S,Cout,A,B);
    input A, B;
    output S, Cout; // Cout is the carry output
    assign S = A ^ B;
    assign Cout = A & B;
endmodule
```


### **Full Adders**

Full adders can add carry bit from previous stage of addition

Carry 
$$\rightarrow C_{i+1}$$

$$A: A_n \dots A_{i+1} A_i \dots A_0$$

$$B: B_n \dots B_{i+1} B_i \dots B_0$$
Sum  $\rightarrow S_i$ 



$A_i$	$B_i$	$C_i$	S <sub>i</sub>	C <sub>i+1</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

# Full Adders (cont.)

### K-map for SUM

B <sub>i</sub> C <sub>i</sub>	0	1
00	0	1
01	1	0
11	0	1
10	1	0

Note:  $C_{i+1}$  is not a MSOP, but less overall hardware is reqd. if we use this expression. It allows sharing of  $A_i$  XOR  $B_i$  between SUM<sub>i</sub> and  $C_{i+1}$ .

### K-map for CARRY

B <sub>i</sub> C <sub>i</sub> A <sub>i</sub>	0	1
00	0	0
01	0	1
11	1	1
10	0	1

$$\begin{split} SUM &= \overline{A}_i \overline{B}_i C_i + \overline{A}_i B_i \overline{C}_i + A_i \overline{B}_i \overline{C}_i + A_i B_i C_i \\ &= \overline{A}_i (\overline{B}_i C_i + B_i \overline{C}_i) + A_i (\overline{B}_i \overline{C}_i + B_i C_i) \\ &= \overline{A}_i (B_i \oplus C_i) + A_i (\overline{B}_i \oplus C_i) \\ &= A_i \oplus B_i \oplus C_i \end{split}$$


$$C_{i+1} = A_i B_i + A_i \overline{B}_i C_i + \overline{A}_i B_i C_i$$
$$= A_i B_i + C_i (A_i \overline{B}_i + \overline{A}_i B_i)$$
$$= A_i B_i + C_i (A_i \oplus B_i)$$

### **Full Adder Circuit**

$$SUM = (A_i \oplus B_i) \oplus C_i$$


$$C_{i+1} = A_i B_i + C_i (A_i \oplus B_i)$$

Note: A full adder adds 3 bits (3 input signals, each of 1 bit).



```
module fa(S,Cout,A,B,Cin);
input A, B, Cin; // Cin is the carry input
output S, Cout; // Cout is the carry output
assign S = A ^ B ^ Cin;
assign Cout = A & B | Cin & (A ^ B);
endmodule
```

### **Parallel Adders**




# Parallel Adders (cont.)

In general, *n* full adders need to be used to form an *n*-bit adder

### Carry ripple effect

- output of each full adder is not available until the carry-in from the previous stage is delivered
- carry bits have to propagate from one stage to the next
- as the carries *ripple* through the carry chain  $\rightarrow$  also known as *ripple carry* adders



This slow rippling effect is substantially reduced by using carry look ahead adders


# Parallel Adders (cont.)

Structural Verilog description (parameterized, arbitrary bit width)

```
module rca(S,Cout,A,B,Cin); // 4-bit ripple carry adder
    parameter N = 4; // parameterized bit width
    input [N-1:0] A, B;
    input Cin; // Cin is the adder carry input (at LSB)
    output [N-1:0] S;
    output Cout; // Cout is the adder carry output (at MSB)
    wire [N:0] C; // carry inputs of all full adders + carry output of last one
    assign C[0] = Cin;
    assign Cout = C[N];
    genvar i; // temp variable used only in generate loop
       generate for(i=0;i<N;i=i+1) begin
           fa FAinstance (.S(S[i]),.Cout(C[i+1]),.A(A[i]),.B(B[i]),.Cin(C[i]));
            end
       endgenerate
endmodule
```

# **Magnitude Comparator**

Outputs are functions of relative magnitudes of input binary numbers A and B



**Functional block diagram** 

# **Magnitude Comparator: Truth Table**

### 2-bit magnitude comparator

<b>A</b> <sub>1</sub>	$A_0$	B <sub>1</sub>	B <sub>0</sub>	(A > B)	(A = B)	(A < B)
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

# K-maps for A>B and A<B

A>B

$A_1A_0$ $B_1B_0$	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0

$$(A > B) = A_1 \overline{B}_1 + A_0 \overline{B}_1 \overline{B}_0 + A_1 A_0 \overline{B}_0$$

A<B

$A_1A_0$ $B_1B_0$	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	) 1	0	1
10	1	1	0	0

$$(A < B) = \overline{A}_1 B_1 + \overline{A}_1 \overline{A}_0 B_0 + \overline{A}_0 B_1 B_0$$

# K-map for A=B

A=B

$A_1A_0$ $B_1B_0$	00	01	11	10
00	1	0	0	0
01	0	1	0	0
11	0	0	1	0
10	0	0	0	1

$$(A = B) = \overline{A}_1 \overline{A}_0 \overline{B}_1 \overline{B}_0 + \overline{A}_1 A_0 \overline{B}_1 B_0$$
$$+ A_1 A_0 B_1 B_0 + A_1 \overline{A}_0 B_1 \overline{B}_0$$

This can be generated indirectly

using (A<B) and (A>B)



$$(A = B) = \overline{(A < B)} \cdot \overline{(A > B)}$$

# Magnitude Comparator: Verilog

Dataflow Verilog description (parameterized, arbitrary bit width)

```
module magcomp(AgreaterB,AequalB,AlowerB,A,B);
    parameter N = 4;

input [N-1:0] A, B;
    output AgreaterB, AequalB, AlowerB;


assign AgreaterB = (A > B);
    assign AequalB = (A == B);
    assign AlowerB = (A < B);
    /* to reduce complexity at the cost of slightly worse performance: assign AlowerB = ~AgreaterB & ~AequalB */
endmodule</pre>
```

# **Tri-State Logic Elements**

Ordinarily, a digital device has 2 states

- tri-state devices also have high impedance state (Z)
  - floating output: the device does not force any voltage
  - voltage set by the output of some other device
  - if only one device is enabled at a time (all others in Z), multiple devices can drive the same node without conflicting
  - several tri-state logic gates
  - example: tri-state buffer with active-high enable

### **Functional block diagram**



### **Voltage table**

Ε	D	Υ
1	0	0
1	1	1
0	Χ	Z

← Z = high impedance

# **Tri-State Logic Gates: Verilog**

Dataflow Verilog description of various logic gates

### tristate buffer with active-high enable

```
module tristatebuffer(Y,D,E);
  input D, E;
  output Y;
  assign Y = E ? D : 1'bz;
endmodule
```

### tristate inverter with active-high enable

```
module tristateinv(Y,D,E);
  input D, E;
  output Y;
  assign Y = E ? ~D : 1'bz;
endmodule
```

### tristate buffer with active-low enable

```
module tristatebuffer(Y,D,E);
  input D, E;
  output Y;
  assign Y = E ? 1'bz : D;
endmodule
```

### tristate inverter with active-low enable


```
module tristateoinv(Y,D,E);
   input D, E;
   output Y;
   assign Y = E ? 1'bz : ~D;
endmodule
```

### **MUXes Based on Tri-State Elements**


Tri-state gates with common output implement MUXes

When Control = 00, tri-state device for  $A_0$  is enabled, others are disabled. Hence  $A_0$  is connected to  $X_0$ , etc.

Control signals select which input goes to X ⇒ effectively it behaves like a MUX



- Useful to connect several resources to same bus
  - avoids expensive point-to-point interconnection
  - the enabled resource drives the bus (others in Z may receive)



# **Summary**

Introduction to combinational building blocks and their Verilog description

Multiplexers / Demultiplexers

Decoders – Example BCD to 7-segment

**Encoders** 

Adders – Half Adders, Full Adders, Ripple Adders

Tri-State Logic Elements (Not Examinable)