

ELEC 3300

Introduction to Embedded Systems

Topic 7

Timer and Counter

Prof. VINOD Prasad


Course Overview

Introduction to
Embedded Systems

More about
Embedded Systems

Basic Computer
Structure

MCU Main Board




In this course, STM32 is used as a driving vehicle for delivering the concepts.

Expected Outcomes

- On successful completion of this topic, you will be able to
 - Summarize the importance of the timer in microprocessor
 - Distinguish the features of timer and counter
 - Demonstrate some applications of timers
 - Understand the timing diagram of the general-purpose timers in STM32.

Why TIMERS?



CLOCK – display real time in multiple time zones

ALARM – alarm at certain (later) time(s)

STOPWATCH – measure elapsed time of an event


TIMER – count down time and notify when count becomes zero (introduce a delay, count an event)

Timer-mode and counter-mode operation

- **Two modes of operation: TIMER and COUNTER modes**

Start as timer:

Switch
press one time




Generates predefined number of pulses
(based on the set time) for each press



Periodic
Waveform

Start as counter:

Switch
press one time




Generates one pulse for each press




Timer-Mode Operation

- An output pulse generated each time the counter reaches zero (or preset value) provides a signal with a software-programmable frequency.



- Applications:
 - A common use for this output is as a **baud rate generator** for a serial communication interface (different CLK frequencies for different baud rates). generating waveforms for audible tones.
(Try this <https://www.szynalski.com/tone-generator/>)
 - Timing the length of event




Counter-Mode Operation

- It is useful for interfacing to other devices that produce streams of possibly non-period pulses that must be counted.




- Applications:
 - Count the number of times that a user has pressed a key.



Real-world Examples of Counter-mode operation

Counting People (customers of 7-11 store)



Condition #1 - No person between LED and LDR:

LDR turns ON while receiving light from LED

- sufficient base current
- large collector current
- transistor ON (saturation)
- V_{out} is LOW.

Condition #2 - Person between LED and LDR:


LDR turns OFF as no light from LED

- No base current
- No collector current
- transistor OFF
- V_{out} is HIGH.

Counter value = number of pulses = number of people

Timer Structure


- Devices that use a high speed clock input to provide a series of time or count related events
- Building block of a timer



- Other important registers:
 - Counter Register, **Mode Register**, **Control Register**, **Status Register** (Mode Register: Timer Control Register, Status Register: Timer Status Register, Control Register: Timer Control Register, Implementation: Timer Implementation, Status Register: Timer Status Register, Control Register: Timer Control Register, Implementation: Timer Implementation, usually triggers a followup action like interrupt generation (Implementation))

Example 1 – Event Counting

- Say, you want a microprocessor to know how many times a user has pressed a key.
- We can connect the keypad to the microprocessor pin line, and then use Timer X to detect the key stroke which sends a pulse to pin.



Pseudo code:

Timer initialization

Turn on Timer X

.....

.....

while (the button is pressed)
Event counting


Read counter register

Description
Abstract idea of project (Define the functionality of the system)
Data format / representation
Programming Language
Communication Protocol
Physical connection (Pins assignment)
Hardware devices (Microcontroller, Peripherals)

Step 1: Initialization
Configure the type of Timer / Counter

Step 2: Implementation
Run / Stop the timer,
Read the counter register

Example 1 – Event Counting



Example 1 – Event Counting using STM32

Pinout & Configuration

Clock Configuration

Project Manager

Tools

Additional Software

Pinout

TIM1 Mode and Configuration

Mode

Slave Mode: Disable

Trigger Source: IT1_EDGE

Clock Source: Disable

Channel1: Disable

Channel2: Disable

Channel3: Disable

Channel4: Disable

Combined Channels: Disable

Activate-Break-Input

Use ETR as Clearing Source

Configuration

Reset Configuration

Parameter Settings User Constants NVIC Settings DMA Settings GPIO Settings

Configure the below parameters :

Search (Ctrl+F)

Counter Settings

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits)	0
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 8 bits value)	0
auto-reload preload	Disable
Slave Mode Controller	Slave mode disable

Pinout view System view

STM32F103VETx LQFP100

Pinout Diagram (LQFP100):

- Row 1: VDD, VSS, NC, NC, NC, NC, NC, NC, NC, NC
- Row 2: PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4
- Row 3: PC13, PC14, PC15, VSS, VDD, OSC, OSC, BKST, PC0
- Row 4: PC1, PC2, PC3, VSSA, VREF, VREF, VDDA, PA0, PA1
- Row 5: PA2, PA3, PA4, PA5, PA6, PA7, PA8, PA9, PA10, PA11
- Row 6: PA12, PA13, PA14, PA15, PA16, PA17, PA18, PA19, PA20, PA21
- Row 7: PA10, PA11, PA12, PA13, PA14, PA15, PA16, PA17, PA18, PA19
- Row 8: PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0
- Row 9: PA19, PA20, PA21, PA22, PA23, PA24, PA25, PA26, PA27, PA28
- Row 10: PA18, PA17, PA16, PA15, PA14, PA13, PA12, PA11, PA10, PA9
- Row 11: PA17, PA16, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8
- Row 12: PA16, PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7
- Row 13: PA15, PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6
- Row 14: PA14, PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5
- Row 15: PA13, PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4
- Row 16: PA12, PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3
- Row 17: PA11, PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2
- Row 18: PA10, PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1
- Row 19: PA9, PA8, PA7, PA6, PA5, PA4, PA3, PA2, PA1, PA0
- Row 20: NC, NC, NC, NC, NC, NC, NC, NC, NC, NC

TM1_C14

Example 1 – Event Counting using STM32

External switch

TIM1 Mode and Configuration

Mode

- Slave Mode: Disable
- Trigger Source: **T1_ED** (highlighted with a red box)
- Clock Source: Disable
- Channel1: Disable
- Channel2: Disable
- Channel3: Disable
- Channel4: Disable
- Combined Channels: Disable

Activate-Break-Input

Use ETR as Clearing Source

Configuration

Reset Configuration

Parameter Settings User Constants NVIC Settings DMA Settings GPIO Settings

Configure the below parameters :


Search (Ctrl+F)

Counter Settings

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bit...)	0
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 8 bits value)	0
auto-reload preload	Disable
Slave Mode Controller	Slave mode disable

Example 2 – Timing the Length of Events

- To measure how long (time) a key is being pressed:
- We can connect the keypad to a another pin.
- In this way, the timer X will run when pulse is high (or a key is held down). When pulse is low (or a key is released), the timer X will be stopped.



Pseudo code:

Timer initialization

Turn on Timer X

.....

.....

If the pulse is high, trigger the timer X

If the pulse is low, stop the timer X

Read counter register

- From the current counter value and the frequency of the input clock, we can calculate the time elapsed for the event.

Description

Abstract idea of project
(Define the functionality of the system)

Data format / representation

Programming Language

Communication Protocol

Physical connection (Pins assignment)

Hardware devices
(Microcontroller, Peripherals)

Step 1: Initialization



Configure the type of Timer / Counter

Step 2: Implementation

Run / Stop the timer,


Read the counter register

Example 2 – Timing the Length of Events



Assume that your application needs to time more than 8.192 ms. How will you achieve this?


Example 2 – Timing the Length of Events



Design Problem: The application engineer tells you that the time needed for an event is at least 1 sec. How will you meet the requirement? Assume clock frequency is 4 MHz.

$$\text{Solution: } N \cdot 2^{16} \cdot \frac{1}{4\text{MHz}} \geq 1 \text{ sec} \rightarrow N \geq 61,03$$

Example 2 – Timing the Length of Events



For every increment in 'N' (which happens when timer count hits FFFF), interrupt pulse will be generated at ITR0 of Timer 1, which triggers the input TI1_ED of Timer 2.

In-class Quiz (Question 1 – 4)

For Android devices, search **HKUST iLearn** at Play Store.



HKUST iLearn

The Hong Kong University of Science and..



For iOS devices, search **HKUST iLearn** at App Store.



HKUST iLearn

The Hong Kong University of Sc...

 GET

Example 2 – Timing the Length of Events

Timer 1

TIM1 Mode and Configuration

Mode

Slave Mode: Disable

Trigger Source: T11_ED

Clock Source: Internal Clock

Channel1: Disable

Channel2: Disable

Channel3: Disable

Channel4: Disable

Combined Channels: Disable

Activate-Break-Input

Use ETR as Clearing Source

Configuration

Reset Configuration

Parameter Settings User Constants NVIC Settings DMA Settings GPIO Settings

Configure the below parameters :

Search (Ctrl+F)

Counter Settings

Prescaler (PSC - 16 bits value) : 63

Counter Mode : Up

Counter Period (AutoReload Register - 16 bit...) : 0

Internal Clock Division (CKD) : No Division

Repetition Counter (RCR - 8 bits value) : 0

auto-reload preload : Disable

Slave Mode Controller : Slave mode disable

Example 2 – Timing the Length of Events

Categories A-Z

System Core >

Analog >

Timers >

RTC

TIM1

TIM2

TIM3

TIM4

TIM5

TIM6

TIM7

TIM8

Connectivity >

Multimedia >

Computing >

Middleware >

Timer 1

TIM1 Mode and Configuration

Mode

Slave Mode: Disable

Trigger Source: T11_ED

Clock Source: Internal Clock

Channel1: Disable

Channel2: Disable

Channel3: Disable

Channel4: Disable

Combined Channels: Disable

Activate-Break-Input

Use ETR as Clearing Source

...

Configuration

Reset Configuration

Parameter Settings User Constants NVIC Settings DMA Settings GPIO Settings

Configure the below parameters :

Search (Ctrl+F)

Repetition Counter (RCR - 8 bits value) : 0

auto-reload preload : Disable

Slave Mode Controller : Slave mode disable

Trigger Output (TRGO) Parameters

Master/Slave Mode (MSM bit) : Enable (Trigger delayed for master/slaves simultaneous...)

Trigger Event Selection : Update Event

Trigger

Trigger Filter (4 bits value) : 0

Example 2 – Timing the Length of Events

Gated mode: counter Active only when the level of input signal is High.

Timer 2

Categories A-Z

System Core

Analog

Timers

RTC

✓ TIM1

✓ TIM2

TIM3

TIM4

TIM5

TIM6

TIM7

TIM8

Connectivity

Multimedia

Computing

Middleware

Slave Mode Gated Mode

Trigger Source T/R0

Clock Source Disable

Channel1 Disable

Channel2 Disable

Channel3 Disable

Channel4 Disable

Combined Channels Disable

Use ETR as Clearing Source

XOR activation

Configuration

Reset Configuration

Parameter Settings User Constants NVIC Settings DMA Settings

Configure the below parameters :

Search (Ctrl+F)

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bit) 0


Internal Clock Division (CKD) No Division

auto-reload preload Disable

Slave Mode Controller Gated Mode

Program flow


- Timer can be used as a delay function call.



Main program is put under hold until the timer time out and trigger the interrupt, which will enable the main program to resume. Purpose - To introduce a delay to the main program.

Program flow

- Interrupt I/O allows the clock to interrupt the CPU announcing that the device requires attention. This allows CPU to ignore devices unless they request servicing via interrupt



Main program continues to run until the timer time out and triggers the interrupt. Upon receiving the interrupt signal, the main program will stop execution, branch to execute the ISR and return to resume the main program after completing the ISR.

STM32 : Structure of general-purpose timer (TIM2 -TIM5)


- The high-density STM32F103xx performance line devices include up to two advanced control timers, up to four general-purpose timers, two basic timers, two watchdog timers and a SysTick timer.
 - TIM1 / TIM8 – advanced control timers
 - TIM2 / TIM3 / TIM4 / TIM5 – general purpose timers
 - TIM6 / TIM7 – basic timers

Table 4 compares the features of the advanced-control, general-purpose and basic timers.

Table 4. Timer feature comparison

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM1, TIM8	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	Yes
TIM2, TIM3, TIM4, TIM5	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

STM32 : Structure of general-purpose timer (TIM2 -TIM5)




Output compare: When the counter value matches the register value, an interrupt/DMA request is generated (eg. To indicate data has elapsed).

STM32 : Structure of general-purpose timer (TIM2 -TIM5)

Generate the Timer Clock

Figure 101. Counter timing diagram with prescaler division change from 1 to 2



* Upcounting configuration is employed.

STM32 : Structure of general-purpose timer (TIM2 -TIM5)

With auto-reload features, says $\text{TIMx_ARR} = 0X36h$

Figure 103. Counter timing diagram, Internal clock divided by 1




Figure 105. Counter timing diagram, Internal clock divided by 4




Figure 104. Counter timing diagram, Internal clock divided by 2





Figure 106. Counter timing diagram, Internal clock divided by N



* Upcounting configuration is employed.

STM32 : Structure of general-purpose timer (TIM2 -TIM5)


ARR: Auto Reload Register. When ARR = 8, it will produce 0 – 8 counts (total 9 counts).

Figure 130. Edge-aligned PWM waveforms (ARR=8)

PWM generation

CCR_x=8: Output drops to zero when count=8.
Duty cycle = 8/9

CCR_x=0: Output drops to zero when count=0.
Duty cycle = 0/9=0



Resolution of duty cycle = 1/9.

How can we obtain a duty cycle of 50%?

Solution: Set ARR = 9.

* Upcounting configuration is employed.

CCR – Capture Compare Register

In-class Quiz (Question 5)

For Android devices, search **HKUST iLearn** at Play Store.



HKUST iLearn

The Hong Kong University of Science and..



For iOS devices, search **HKUST iLearn** at App Store.



HKUST iLearn

The Hong Kong University of Sc...

GET

STM32 : Structure of general-purpose timer (TIM2 -TIM5)

If you are not using CubeMX:

- In the initialization of timer, we need to configure
 - The parameters of input clock rate
 - TIMx Timebase includes
 - prescalar register (TIMx_PSC), auto-reload register (TIMx_ARR), etc
 - The parameters of output waveform
 - TIMx Output Compare, TIMx_CC Rx Register
- For the implementation stage, we just need to **enable the timer / counter pin**
 - The result will be stored in the Counter Register (TIMx_CNT), Output Compare Register (OCxREF), etc

Can you configure these settings in CubeMX?

Real-world Examples

Bottle counting (Mineral water bottling plant)



To count the number of bottles:
Optical sensors + Counter

A bit more challenging problem: Can you propose a system that counts and displays the number of customers in the 7-11 store at a given instance of time?

Clue: You have to increase the count (when customer enters) and decrease the count (when customer leaves).



Different problems, Similar solutions: Can you propose a system that counts and displays the number of vacant seats in the upper deck of KMB double decker bus?

Reflection (Self-evaluation)

- Do you ...
 - List some applications for timer / counter operation ?
 - State the important registers in the timer / counter operation?
 - Write the sub-routines for event counting or timing the length of event?
 - Describe the counter timing diagram in the count-down operation with different parameters (Clock frequency, up/down; auto-reload values)?


Course Overview

Introduction to
Embedded Systems

More about
Embedded Systems

Basic Computer
Structure

MCU Main Board



In this course, STM32 is used as a driving vehicle for delivering the concepts.