(T)EE2026 Digital Fundamentals

Logic Gates

Prof. Massimo Alioto

Dept of Electrical and Computer Engineering

Email: massimo.alioto@nus.edu.sg

Outline

- Logic gate introduction
 - AND/NAND, OR/NOR, NOT/Buffer, XOR/NXOR
 - different levels of description (Boolean, truth table, graphical, Verilog)
- Implementation of Boolean function using gates
 - different levels of description (Boolean, graphical, Verilog)
- Design simplification by algebra manipulation
- Positive and negative logic
- Commercial logic gates


Logic Gate Introduction

 Logic gates are digital circuits that implement the Boolean operations

Basic Logic Gates:

Gate	Symbol	Function (F)	Gate	Symbol	Function (<i>F</i>)
AND	A B	$A\cdot B$	NAND	A-B-F	$\overline{A\cdot B}$
OR	A B	A + B	NOR	A B F	$\overline{A+B}$
NOT	$A \longrightarrow F$	$ar{A}$	Buffer	$A \longrightarrow F$	A

AND and NAND Gates



AND

F is TRUE only when both A and B are TRUE

```
module andgate(A, B, F);
input A, B;
output F;
assign F = A & B;
endmodule
```

Truth Table (AND, NAND):


Α	В	$A \cdot B$	$\overline{A \cdot B}$
0	0	0	1
1	0	0	1
0	1	0	1
1	1	1	0

NAND

F is FALSE only if both A and B are TRUE

```
module nandgate(A, B, F);
input A, B;
output F;
assign F = ~(A & B);
endmodule
```

OR and NOR Gates



Truth Table (OR, NOR):

Α	В	A + B	$\overline{A+B}$
0	0	0	1
1	0	1	0
0	1	1	0
1	1	1	0

OR

F is FALSE only when both A and B are FALSE

```
module orgate(A, B, F);
input A, B;
output F;
assign F = A | B;
endmodule
```

NOR

F is TRUE only if both A and B are FALSE

```
module norgate(A, B, F);


input A, B;


output F;

assign F = ~(A | B);

endmodule
```

XOR and XNOR Gates





$$F = \overline{A \oplus B}$$



XOR

• F is TRUE if $A \neq B$

module xorgate(A, B, F); input A, B; output F; assign F = A ^ B; endmodule

Truth Table (XOR, XNOR):


Α	В	$A \oplus B$	$\overline{A \oplus B}$
0	0	0	1
1	0	1	0
0	1	1	0
1	1	0	1

XNOR


F is TRUE if A = B

```
module xnorgate(A, B, F);
  input A, B;
  output F;
  assign F = ~(A ^ B);
endmodule
```

What function does the NOR gate implement?





A NOR B = NOT(A OR B)



$$F(w, x, y, z) = \overline{w}\overline{x}z + \overline{w}xz + wyz + wxz$$

- Implement the following Boolean functions to logic gates, assume that the maximum number of inputs of a gate is 4.






EE2020 D

if AND5 or more is needed: two-level ANDing (same for OR):


$$x_1 \cdot x_2 \cdot x_3 \cdot x_4 \cdot x_5 \cdot x_6 = (x_1 \cdot x_2 \cdot x_3 \cdot x_4) \cdot (x_5 \cdot x_6)$$



parentheses (~w & x & z) not needed in SOP, as precedence order is ~, &, ^, |


```
module func(w,x,y,z,F);
    input w, x, y, z;
    output F;
    assign F = ~w & ~x & z | ~w & x & z | w & y & z | x & y & z;
endmodule
```

$$F(a,b,c,d) = ab\overline{c} + abc + bcd + \overline{a}cd + a\overline{b}\overline{c}d$$



```
\label{eq:module} \begin{array}{l} \textbf{module} \; \text{func}(a,b,c,d,F); \\ \textbf{input} \; a, \; b, \; c, \; d; \\ \textbf{output} \; F; \\ \textbf{assign} \; F = a \; \& \; b \; \& \; \sim c \; | \; a \; \& \; b \; \& \; c \; | \; b \; \& \; c \; \& \; d \; | \; \sim a \; \& \; c \; \& \; d \; | \; a \; \& \; \sim b \; \& \; \sim c \; \& \; d; \\ \textbf{endmodule} \end{array}
```

$$F(a,b,c) = (a+b+\bar{c})(a+c)(\bar{a}+\bar{b}+c)(a+\bar{b}+\bar{c})$$



Verilog Description of Boolean Expressions and Digital Systems

- Three main description styles
 - style affects implementation (not exactly equivalent)

```
algorithmic (sequence)
                                       always @ (posedge clk)
behavioral
                                            begin
                                                a = ~b; // procedural assignment
                                            end
                      assumes
 dataflow
                      synchronous assign a = ~b; // continuous assignment
                      logic
                      (describes
                      combinational logic)
                    → gate-level structure
structural
                                        // modules instantiated and connected
                                        and2 u0 (a, b, out);
```

nor2 u1 (out, c, d);

Verilog Description of Boolean Expressions and Digital Systems

- Behavioral includes registers (see part II)
- Dataflow
 - continuous assignment (in the body of the module)
 - example of logic gate

```
module nandgate(A, B, F);
input A, B;
output F;
assign F = ~(A & B);
endmodule
```

example of complex combinational function

Verilog Description of Boolean Expressions and Digital Systems

Structural

- specifies exact gate-level structure
- constrains synthesis tool (no automated optimization)

```
module nand2struct(F, A, B);
   output F;
   input A, B;
   wire D;
   and2 u1(D,A,B); // AND2 gate, instance u1
   inv u2(F,D); // inverter gate, instance u2
endmodule
```



- Verilog primitives
 - INVERTER, BUFFER: not, buf
 - TRISTATE: bufif0 (active lo), bufif1 (active hi), notif0, notif1
 - COMB: and, nand, or, nor, xor, xnor

As designers, when should we adopt a structural Verilog style of description?

When poll is active, respond at **PollEv.com/massimoaliot866**Text **MASSIMOALIOT866** to **+61 429 883 481** once to join

Boolean Function Simplification using Algebra Manipulation

- To reduce the hardware cost, the Boolean function can be simplified before implemented using logic gates
- A simplified Boolean Function contains a minimal number of literals and terms such that no other expression with fewer literals and terms will represent the original function
- Simplification can be done by
 - Algebra manipulation using postulates and theorem
 - Karnaugh Map

Boolean Function Simplification

$$F(a,b,c,d) = \bar{a}\bar{b}\bar{c} + \bar{a}b\bar{c}\bar{d} + \bar{a}b\bar{c}d$$

$$= \bar{a}\bar{b}\bar{c} + \bar{a}b\bar{c}(\bar{d}+d) \longleftrightarrow (A+\bar{A}=1)$$


$$= \bar{a}\bar{c}(\bar{b}+b) \longleftrightarrow (A+\bar{A}=1)$$

$$= \bar{a}\bar{c} \longleftrightarrow (A+\bar{A}=1)$$

Before simplification:

gate count = 8

After simplification:



Boolean Function Simplification

(Relook at the first examples on Slide 7):


$$F(x,y,z) = \overline{w}\overline{x}z + \overline{w}xz + xyz + wxy$$

$$= \overline{w}z(\overline{x}+x) + w(xy) + z(xy) \qquad \longleftarrow (A+\overline{A}=1)$$

$$= \overline{w}z + w(xy) + z(xy) \qquad \longleftarrow (A+\overline{A}=1)$$


$$= \overline{w}z + wxy \qquad \longleftarrow (AB + \overline{A}C + BC = AB + \overline{A}C) - \text{consensus}$$

Before simplification:



gate count = 7

After simplification:



gate count = 4

(43% reduction!)

Boolean Function Simplification

(Relook at the second examples on Slide 9):

$$F(a,b,c,d) = ab\bar{c} + abc + bcd + \bar{a}cd + a\bar{b}\bar{c}d$$

$$= ab(\bar{c}+c) + bcd + \bar{a}cd + a\bar{b}\bar{c}d \qquad \longleftarrow (A+\bar{A}=1)$$


$$= a[b+\bar{b}(\bar{c}d)] + bcd + \bar{a}cd \qquad \longleftarrow (A+\bar{A}\cdot B=A+B)$$

$$= a(b+\bar{c}d) + bcd + \bar{a}cd$$


$$= [ab+\bar{a}(cd) + b(cd)] + a\bar{c}d \qquad \longleftarrow (AB+\bar{A}C+BC=AB+\bar{A}C) - \text{consensus}$$

$$= ab+\bar{a}cd + a\bar{c}d$$

Before simplification:



After simplification:



gate count = 6

(45.5% reduction!)

Some Guidelines for Simplification of Boolean Function (in SOP)

Three most used theorems:

(1)
$$AB + A\bar{B} = A$$
 (Logical adjacency)
(2) $A + \bar{A} \cdot B = A + B$
(3) $AB + \bar{A}C + BC = AB + \bar{A}C$ (Consensus)

- Apply (1) until it cannot be applied further
- Apply (2) until it cannot be applied further
- Go back to (1) and then (2) until they can no longer be applied
- Apply (3) until it cannot be applied further
- Go back to (1), (2) and then (3) until none of them can be applied
- It can then be assumed that the function is simplified
- Empirical: the result is usually close to minimal, but may not be the minimal
- Cumbersome: other methods are much easier and quicker

What are the drawbacks of function simplification via Boolean algebra manipulations?

Positive and Negative Logic

- Positive and negative logic map the physical voltage (H, L) in a gate correspondence to a logic value
- Positive logic (Active high)
 - Voltage "H" (i.e. V_{DD}) → interpreted as logic "1" or "True"
 - Voltage "L" (i.e. Gnd or 0V) → interpreted as logic "0" or "False"
- Negative Logic (Active low)
 - Voltage "L" (i.e. Gnd or 0V) → interpreted as logic "1" or "True"
 - Voltage "H" (i.e. V_{DD}) → interpreted as logic "0" or "False"

Example:

Positive logic
$$V_{DD}$$
 1 0 1 $X.H$ $\overline{X}.H$ 0 1 0 \overline{S}_{DD} \overline{S}_{DD} Negative logic V_{DD} 0 1 0 \overline{S}_{DD} \overline{S}_{DD} \overline{S}_{DD} \overline{S}_{DD} \overline{S}_{DD}


graphically: put a bubble at each active-low I/O signal EE2020 Digital Fundamentals – Prof. Massimo (Flor any voltage level, X.L is the complement of X.H)

Positive and Negative Logic – cont.

A physical gate implements two different functions when using positive or negative logic (to have negative logic, both inputs and output need to be complemented)

- $X.H \rightarrow \text{Logic value X represented in positive logic}$
- $X.L \rightarrow \text{Logic value X represented in negative logic}$

bubbles to specify active-low I/Os



If I use a physical positive AND gate, I actually get an OR gate when applying/reading active-low signals

Conversion of Inverter between Positive and Negative Logic

Systematic approach to convert gates between positive/negative logic:

Voltage level	Positive logic value	Negative logic value
Н	1	0
L	0	1

Conversion of a signal:

$$X. H = \overline{X}. L$$
$$X. L = \overline{X}. H$$

(add bubble at each active-low signals)
⇒ add bubble to all inputs/outputs to

represent a gate in negative logic

Graphical approach to find equivalent gate in negative logic from positive: which physical gate should we use to achieve same function but in negative logic? (apply active-low inputs, express output as active-low signal)

$$X.H$$
 \longrightarrow $F = \bar{X}.H$ \longrightarrow $X.L$ \longrightarrow $X.L$ \longrightarrow $X.L$ \longrightarrow $X.L$

Equivalently, same can be done through Boolean algebra:

$$F.H = \overline{X.H} \rightarrow \overline{F.H} = X.H = \overline{X}.H \rightarrow F.L = \overline{X}.L$$

Similarly, it could be done through truth tables.

Note that there is only ONE physical inverter

Conversion between Positive and Negative Logic of Other Gates

AND gate:

if I have positive physical gates, what function do I implement with them in negative logic? (hint: complement all I/Os, find new function)

$$F.H = A.H \cdot B.H \longleftrightarrow AND \text{ (in positive logic)}$$
 $F.H = \overline{A.H \cdot B.H} = \overline{A.H} + \overline{B.H}$
 $F.L = A.L + B.L \longleftrightarrow OR \text{ (in negative logic)}$

OR gate:

bubbles to specify active-low I/Os (i.e., the actual voltage is the complement)

$$F.H = A.H + B.H \leftarrow OR$$
 (in positive logic)
 $F.H = \overline{A.H + B.H} = \overline{A.H} \cdot \overline{B.H}$
 $F.L = A.L \cdot B.L \leftarrow AND$ (in negative logic)

NAND gate:

 $F.H = \overline{A.H \cdot B.H} \rightarrow \overline{F.H} = A.H \cdot B.H = \overline{\overline{A.H} + \overline{B.H}} \rightarrow F.L = \overline{A.L + B.L}$ $A.H \longrightarrow F.H$ $A.L \longrightarrow F.L$ $A.L \longrightarrow F.L$

NOR gate:

NAND in negative logic

26

NOR in negative logic

$$F.H = \overline{A.H + B.H} \rightarrow \overline{F.H} = A.H + B.H = \overline{A.H} \cdot \overline{B.H} \rightarrow F.L = \overline{A.L} \cdot B.L$$

$$A.H \rightarrow F.H$$

$$B.H \rightarrow F.H$$

Summary of Positive/Negative Logic and Mixed Logic

Physical Gate	Positive logic	Negative logic	Remark
AND	A.H F.H B.H AND	A.L - F.L OR	Both are physical AND gate
OR	A.H F.H OR	A.L F.L AND	Both are physical OR gate
NAND	A.H — F.H NAND	A.L — F.L NOR	Both are physical NAND gate
NOR	A.H — F.H NOR	A.L -F.L B.L -NAND	Both are physical NOR gate

- Above table allows conversion btwn positive/negative logic
- Mixed logic combines active-high/active-low signals
- Systematic procedure to find physical gates in positive / negative / mixed logic, based on active-high/low signal assignment?

Bubble Pushing Rule to RearrangeLogic and Transform (N)AND/(N)OR

Practical rule to account for active-low signals and mix with active-high: think in terms of positive logic, and complement active-low inputs/outputs.

How to rearrange logic through graphic manipulations in the presence of bubbles:

- two adjacent bubbles gets simplified



$$\overline{A} = \overline{\overline{A}} = A$$

- bubbles at the input of an AND gate can be "pushed" at its output, and the gate is transformed into a NOR gate (similarly, NAND becomes OR)

$$\overline{A} \cdot \overline{B} = \overline{A + B}$$

De Morgan's law



- bubbles at the input of an OR gate can be "pushed" at its output, and the gate is transformed into a NAND gate (similarly, NOR becomes

AND)
$$\overline{A} + \overline{B} = \overline{A \cdot B}$$

De Morgan's law

- and vice versa, of course:




Example – Implementation in <u>Positive</u> Logic

Implement the following Boolean function in <u>positive logic</u> using only **NOR** gates and inverters


$$F = \overline{\left(\overline{A} \cdot B + \overline{A \cdot C}\right)}$$

Step 1:




Step 2:

(add the negation where needed for the correct function)



Step 3:

- (i) Replace AND gate with NOR gate
- (ii) balance the bubbles using inverters to maintain the correct functionality




Example – Implementation in <u>Negative</u> and <u>Mixed</u> Logic

Implement the same Boolean function in <u>negative logic</u> (i.e., all input and output signals of the function are active low), using only NOR gates and inverters

$$F = \overline{\left(\overline{A} \cdot B + \overline{A \cdot C}\right)}$$

Just perform same steps as previous slide and insert inverters (bubbles) at inputs and outputs:



In case of mixed logic at inputs or outputs (positive & negative), just add inverters (bubbles) as needed and rearrange according to the same rules

What Boolean algebra property translates into bubble pushing?



Commercial logic gate ICs

- 74xxx Series
 - TTL family (Transistor-Transistor Logic)
 - Use Bipolar or CMOS technology
- Name convention
 - 1st field: 2 or 3 letters → Manufacturer (sometimes omitted)
 - 2nd field: 74 → Commercial temperature range (54 → Military)
 - 3rd field: 4 letters → Logic sub-family
 - 4th field: 2 or more digits → Type of device
 - 5th field: Type of package or other information (sometimes omitted)

DM 74 LS 14 N

National Semiconductor (SN = Texas instruments)

Hex inverters with Schmitt trigger inputs Plastic package


74 series Logic Sub-families (3rd field)

- TTL (Bipolar)
 - 74L \rightarrow Low power
 - 74H → High speed
 - 74LS → Low power Schotty
 - 74AS → Advanced low power schotty
 - 74ALS → Advanced low power schotty
 - **–**
- CMOS (not TTL, but retains some compatibility)
 (same part numbers as bipolar are retained to identify the function)
 - 74C → CMOS 4-15V
 - 74HC → High speed
 - 74AC → Advanced CMOS
 - 74LVC → Low voltage, 1.65 to 3.3V
 - 74LVX → 3.3V with 5V tolerant inputs


–

Some 74 series Logic gates


7400 (74HC00) (Quad 2-input NAND gate)




7402(74HC02) (Quad 2-input NOR gate)




7410(74HC10) (Dual 3-input AND gate)




7427(74HC27) (Quad 3-input NOR gate)



7421(74HC21) (Dual 4-input AND gate)



7404(74HC04) (Hex inverters)



Summary

- Logic gate is a circuit that implement Boolean operations
- AND and NAND gates
- OR and NOR gates
- XOR and XNOR gates
- Boolean function implementation using logic gates
- Boolean function simplification using algebra postulates and theorems
- Positive and negative logics
 - Definition
 - Physical gates with positive and negative logics
 - Physical truth table and logic truth table
 - Conversion between positive and negative logics
 - Gates with mixed logic

Suggestions for Self-Improvement

- In addition to the lecture/tutorials/lab sessions on Verilog, you may want to read chapter 4 of the textbook (see IVLE Workbin)
 - simple introduction to Verilog
 - description of logic gates
 - description of logic functions

