
# EE2026 Digital Design

#### MODELING STYLES IN VERILOG

Chua Dingjuan elechuad@nus.edu.sg

## Lab 1 Debrief...

## In Lab 1... Design Workflow!



#set property -dict / PACKAGE FIN RS

## **Bad Example 1 – Multi-Driven Net**

```
module notgood(....);

assign x = a \mid b;
assign x = a + b;
```

There are two conflicting instructions presented!

Signal x is connected to TWO drivers. Thus, the Multiple Driver Nets error would occur.

endmodule

```
Implementation (2 errors)
Opt Design (2 errors)
DRC (1 error)
Netlist (1 error)
Net (1 error)
[DRC MDRV-1] Multiple Driver Nets: Net x_OBUF has multiple drivers: x_OBUF_inst_i_1/O, and x_OBUF_inst_i_2/O.
[Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.
```

#### **Bad Example 2 – Multi-Driven Net**


```
module notgood
(input a,b);

reg z;
assign z = a | b;
endmodule
```

Assign statements are used for wire or net types.

Thus error states that <z> signal should be a net type!


#### **Pictorial Summary of Module Structure**





## **Continuous Assignment (Dataflow)**

assign statements are often used to model combinational logic



- O Whenever there's an *event* on the RHS signal, expression is evaluated and assigned  $(\Delta) \rightarrow continuously monitored$
- Multiple statements can be executed in parallel (concurrently)
- wire is used to represent an internal connection

## **Useful Operators**

- Boolean (bit-wise), logical, arithmetic, concatenation.
- Use brackets for readability, take note if \*synthesizable.


Operator	Description	Examples: a = 4'b1010, b=4'b0000
!, ~	Logical negation, Bit-wise NOT	!a = , !b = , ~a=4'b , ~b=4'b
&,  , ^	Reduction (Outputs 1-bit)	&a = 0,  a=1, ^a = 0
{,}}	Concatenation	{b, a} = 8'b00001010
{n{}}}	Replication	{2 {a} } = 8'b10101010
*, /, %,	Multiply, *Divide, *Modulus	3 % 2 = 1, 16 % 4 = 0
+, -	Binary addition, subtraction	a + b = 4'b1010
<< , >>	Shift Zeros in Left / Right	a << 1 = 4'b0100, a >> 2 = 4'b0010
<, <=, >, >=	Logical Relative (1-bit output)	(a > b) =
==, !=	Logical Equality (1-bit output)	(a == b)= (a != b)=
&, ^,	Bit-wise AND, XOR, OR	a&b = a b =
&&,	Logical AND, OR (1-bit output)	a&&b = a  b =
?:	Conditional Operator	<pre><out> = <condition> ? If_ONE : if_ZERO</condition></out></pre>

cedence —

Low

## **Conditional Operator...**

The ?: conditional operator allows us to select the output from a set of inputs based on a condition.



- This expression is evaluated whenever there is an event on any input.
- What is this block?



## Procedural Assignment: always

Behavioral, higher-level description of logic. MUX 2 assignment types : **Blocking** & **Non-Blocking** module mux21(input s, input d[1:0], output reg y); Anything assigned in an **always** block must be declared as type reg always @ (s, d) Conceptually, the always block runs once when lany signal in sensitivity list (s,d) changes value. begin (sel == 1'b0) | Statements executed sequentially & evaluated y=d[0];instantaneously. 
Order matters! y = d[1];begin and end behave like end parentheses/brackets for conditional statements. endmodule

#### Some notes on: always

- always@(\*) includes all signals that are read in statements.
- Statements within always block are executed sequentially.
- Variables within sensitivity list are very important!
- if--else if--else, case, for, while can only be used in procedural assignments (always blocks)
- Multiple always blocks run in parallel, concurrently, watch out for multi-driven nets and race conditions. (next slide)
- O No assign in always blocks!

#### Registers

- Anything assigned in an always block must be declared as type reg
- In Verilog, the term register (reg) simply means a variable that can hold a value. (cf. wire which must be driven)

## **Bad Example – Multi-Driven Net**

```
module notgood(....);
  always @ (*)
  y = y + 1;

always @ (*)
  y = y + 3;
```

There are two conflicting instructions presented.

The first instruction would be to increment y by 1, while the second instruction would be to increment y by 3. The compiler would not be able to know which instruction should be executed.

Thus, the Multiple Driver Nets error would occur.

endmodule

- implementation (5 errors)
- Opt Design (5 errors)
  - DRC 23-20] Rule violation (MDRV-1) Multiple Driver Nets Net y\_OBUF[0] has multiple drivers: y\_reg[0]
  - [Vivado\_Tcl 4-78] Error(s) found during DRC. Opt\_design not run.

#### **Ref – Conditional Statements**

#### If - else if - else if (expr) statement; if (expr) statement; else statement; if (expr) statement; else if ( expr ) statement; else if ( expr ) statement; else statement;

#### case


```
case ( expr )

value1 : statement;
value2 : statement;
value3 : statement;
...
default : statement;
```

#### **Equivalence**

```
module mux21(input s, input [1:0] d, output reg y);
always @ (s, d)
begin
   if (s == 1'b0)
      y=d[0];
   else
      y = d[1];
end
endmodule
module mux ( input s, input [1:0] d, output y);
assign y = s ? d[1] : d[0];
endmodule
```

## Equivalence...



```
module bigbox
(input a,b,c,d, output z);
wire p, q, r;
wire p, q, r;
assign q = ~c;
assign z = p ^ q ^ r;
assign p = a & b;
assign r = ~(c | d);
end
endmodule
module bigbox
(input a,b,c,d, output ___ z);


always @ ( )
begin

assign q = ~c;
assign z = p ^ q ^ r;
assign p = a & b;
assign r = ~(c | d);
end
endmodule
```

## Structural Modeling – Primitives

Structural modeling can be used to connect multiple modules and gates.

Verilog provides a standard set of primitive such as basic logic gates.




#### Dataflow


```
module bigbox (input a,b,c,d, output z);
   assign z = (a & b) ^ ~c ^ ~(c | d) ;
endmodule
```


#### Structural (using primitives)

## **Structural Modeling**

Structural modeling can be used to connect multiple modules via port connection by name and position.








#### **Structural Modeling**

For example, a 4-to-1 multiplexer can also be implemented by combining

several 2-to-1 multiplexers.




Port Connection by Position

#### **Structural Modeling**

For example, a 4-to-1 multiplexer can also be implemented by combining

several 2-to-1 multiplexers.




Port Connection by Name

```
module mux41( input [1:0] s,
              input [3:0] d,
              output y);
wire out1, out2;
mux21 u1 (.s (s[0]),
          .d (d[3:2]),
          .y ( out1 ) );
mux21 u2 (.s (s[0]),
          .d (d[1:0]),
          .y ( out2) );
mux21 u3 (.s (s[1]),
          .d ( {out1, out2} ),
          .y (y);
endmodule
```

## **Example - Structural Modeling**

- For modular designs, the top design is often specified as interconnected blocks.
- Two examples below demonstrate port connection by position / name.



#### Port Connection by Position

#### Port Connection by Name

#### **Recall Simulation?**

the world .v


save

a1

How do we know our design actually works?

Functional Simulation( Xilinx )

## Verilog Code module ......endmodule



#### Method

- Designer applies input values to the code
- Simulator produces corresponding outputs in truth tables / timing diagrams
- Simulators usually assume negligible propagation gate delays.

 $z_2$ 

#### **Simulation Testbench Example**

```
module mux test();
reg [1:0] ip = 0;
reg sel = 0;
wire op;
mux21 dut (sel, ip, op);
initial begin
   ip = 2'b10;
   sel = 1'b0;
   #10; //wait 10 time units
end
endmodule
```

