


# CHAPTER 5

# INTRODUCTION TO



# SEQUENTIAL NETWORKS

# From Combinational Networks to Sequential Networks

*feedback 反饋*




$$U = A + B$$




# Memorizing an Information Bit: Flip-Flops (觸發器)

- “A” for memorizing 1 in the output when it is 1. (active-high)
- “C” for memorizing a 0 when it is 0. (active-low)
- This sequential network is one of the ways to create an elementary memory cell, also called bistable element, one-bit register or, more commonly, “flipflop.”
- Flip-flops are the basic logical elements generally used to build sequential digital systems.


$$U = A + C U$$




ECEN1011



# Set-Reset flip-flop




$$Q = \overline{\overline{SET}} \overline{\overline{Q}} \overline{\overline{RESET}}$$




# INTRODUCTION TO SEQUENTIAL NETWORKS

Direct Command Flip-Flops

# SR Flip-Flop





Set-Reset Flip-flop (Active-high Commands)				
<i>SET</i>	<i>RESET</i>	<i>Q</i>	$\bar{Q}$	
0	0	$Q_p$	$\bar{Q}_p$	Previous state
1	0	1	0	<i>SET</i> command
0	1	0	1	<i>RESET</i> command
1	1	0	0	Invalid




*Set-Reset* Flip-flop (Active-high Commands)

<i>SET</i>	<i>RESET</i>	<i>Q</i>	$\bar{Q}$	
0	0	$Q_p$	$\bar{Q}_p$	Previous state
1	0	1	0	<i>SET</i> command
0	1	0	1	<i>RESET</i> command
1	1	0	0	Invalid


# D Flip-Flop



# JK Flip-Flop





JK Flip-flop				
$J$	$K$	$Q$	$\overline{Q}$	
0	0	$Q_p$	$\overline{Q}_p$	Previous state
1	0	1	0	<i>SET</i> command
0	1	0	1	<i>RESET</i> command
1	1	$\overline{Q}_p$	$Q_p$	Toggle




**Q1 - JK Flip-Flop**  
**Q2 - SR Flip-Flop**

# Flip-Flop Initialization Inputs




# Generating an Initialization Signal




# INTRODUCTION TO SEQUENTIAL NETWORKS

## Level-Enabled Flip-Flops

# SR-Latch Flip-Flop





Set-Reset Flip-flop (Level-enabled)					
$EN$	$SET$	$RESET$	$Q$	$\bar{Q}$	
0	—	—	$Q_p$	$\bar{Q}_p$	Previous state
1	0	0	$Q_p$	$\bar{Q}_p$	Previous state
1	1	0	1	0	$SET$ command
1	0	1	0	1	$RESET$ command
1	1	1	1	1	Invalid



# D-Latch Flip-Flop (D-Latch)

D-Latch Flip-flop				
$EN$	$D$	$Q$	$\bar{Q}$	
0	—	$Q_p$	$\bar{Q}_p$	Previous state
1	1	1	0	<i>SET</i> command
1	0	0	1	<i>RESET</i> command






# JK-Latch Flip-Flop

JK Flip-flop (Level-enabled, or JK-Latch)


$EN$	$J$	$K$	$Q$	$\bar{Q}$	
0	—	—	$Q_p$	$\bar{Q}_p$	Previous state
1	0	0	$Q_p$	$\bar{Q}_p$	Previous state
1	1	0	1	0	<i>SET</i> command
1	0	1	0	1	<i>RESET</i> command
1	1	1	$Q_p$	$\bar{Q}_p$	Toggle






# INTRODUCTION TO SEQUENTIAL NETWORKS

## Synchronization of Sequential Networks


# The Synchronization Signal










# The “Clock” and the “Edge-Triggered Command”





JK Flip-Flop (Master-slave)					
$J$	$K$	<i>Clock</i>	$Q$	$\bar{Q}$	
0	0		$Q_p$	$\bar{Q}_p$	Previous state
1	0		1	0	<i>SET</i> command
0	1		0	1	<i>RESET</i> command
1	1		$\bar{Q}_p$	$Q_p$	Toggle




# Edge-Triggered Flip-Flops






JK-PET Flip-flop					
<i>J</i>	<i>K</i>	<i>Clock</i>	<i>Q</i>	$\bar{Q}$	
0	0	$\downarrow\uparrow$	$Q_p$	$\bar{Q}_p$	Previous state
1	0	$\downarrow\uparrow$	1	0	<i>SET</i> command
0	1	$\downarrow\uparrow$	0	1	<i>RESET</i> command
1	1	$\downarrow\uparrow$	$\bar{Q}_p$	$Q_p$	Toggle




## JK-PET Flip-Flop (with $\overline{Clear}$ and $\overline{Preset}$ )



JK-PET Flip-Flop (with $\overline{Clear}$ and $\overline{Preset}$ )							
$\overline{Clear}$	$\overline{Preset}$	$J$	$K$	$clock$	$Q$	$\overline{Q}$	
0	1	—	—	—	0	1	Action of Clear
1	0	—	—	—	1	0	Action of Preset
0	0	—	—	—	1	1	(invalid)
1	1	0	0	↑	$Q_p$	$\overline{Q}_p$	Previous value
1	1	1	0	↑	1	0	<i>SET</i> command
1	1	0	1	↑	0	1	<i>RESET</i> command
1	1	1	1	↑	$\overline{Q}_p$	$Q_p$	Outputs reversed


# T-PET Flip-Flop



The T-PET Flip-Flop				
$T$	$Clock$	$Q$	$\bar{Q}$	
0	$\text{Pulse}$	$Q_p$	$\bar{Q}_p$	Previous state
1	$\text{Pulse}$	$\bar{Q}_p$	$Q_p$	Toggle


# Timing Parameters of Flip-Flops

$t_{PLH}$	<i>Propagation time measured from the activation of the <i>Clock</i> to the output's transition from low to high (L-H)</i>
$t_{PHL}$	<i>Propagation time measured from the activation of the <i>Clock</i> to the output's transition from high to low (L-H)</i>
$t_s$	<i>Setup Time:</i> the time interval the value of a synchronous input must remain stable <i>before</i> the active edge of the <i>Clock</i>
$t_h$	<i>Hold time:</i> the interval when the value of a synchronous input must remain stable <i>after</i> the active edge of the <i>Clock</i>
$t_w$	<i>Minimum width</i> of an input signal
$T_{\min}$	Minimum <i>Clock</i> period
$F_{\max}$	Maximum <i>Clock</i> frequency




# Relationship Between Propagation and Hold Times


$t_h$  must be shorter than both the two propagation times ( $t_{PHL}$  and  $t_{PLH}$ ). This condition is at the base of all sequential networks and all the flip-flops are designed to satisfy it.



# Maximum Clock Frequency of a Network with Flip-Flops


- $t_s = 2 \text{ nS}$ ,
- $t_h = 1 \text{ nS}$
- $t_{PHL}(\text{FF}) = 7 \text{ nS}$
- $t_{PLH}(\text{XOR}) = 3 \text{ nS}$
- $T_{\min} = ?$
- $f_{\max} = ?$






$$T_{\min} = t_{\text{PHL}}(\text{FF}) + t_{\text{PLH}}(\text{XOR}) + t_s = 7 + 3 + 2 = 12 \text{ ns}$$

$$f_{\max} = 1/12 = 0.083 \text{ GHz} = 83 \text{ MHz}$$



$$T_{\text{clock}} = 12\text{ns} = T_{\min}$$

$$f_{\text{clock}} = 83\text{MHz} = f_{\max}$$




$$T_{\text{clock}} = 11\text{ns} < T_{\min}$$






$$f_{\text{clock}} = 91\text{MHz} > f_{\max}$$

# Flip-flop symbols

**PET:**



**NET:**



# Excitation Tables (S-R)

Set-Reset			
Function Table			
<i>Set</i>	<i>Reset</i>	<i>Q</i>	
0	0	$Q_p$	Previous state
1	0	1	SET command
0	1	0	RESET command
1	1	1	Invalid

Set-Reset		
Excitation table		
$Q_p \rightarrow Q$	<i>Set</i>	<i>Reset</i>
$0 \rightarrow 0$	0	–
$0 \rightarrow 1$	1	0
$1 \rightarrow 0$	0	1
$1 \rightarrow 1$	–	0

# Excitation Tables (JK)

<b>JK</b>			
Function table			
<i>J</i>	<i>K</i>	<i>Q</i>	
0	0	$Q_p$	Previous state
1	0	1	SET command
0	1	0	RESET command
1	1	$\overline{Q_p}$	Toggle

$Q_p \rightarrow Q$	<i>J</i>	<i>K</i>
$0 \rightarrow 0$	0	-
$0 \rightarrow 1$	1	-
$1 \rightarrow 0$	-	1
$1 \rightarrow 1$	-	0

# Excitation Tables (D)

<b>D</b>		
Function table		
<i>D</i>	<i>Q</i>	
0	0	Memorizes 0
1	1	Memorizes 1

<b>D</b>	
Excitation table	
$Q_p \rightarrow Q$	<i>D</i>
$0 \rightarrow 0$	0
$0 \rightarrow 1$	1
$1 \rightarrow 0$	0
$1 \rightarrow 1$	1

# Synchronous Positive edge JK Flip-Flop with Reset and Clock enable in VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;

entity JK_FF_VHDL is
    port( J,K: in std_logic;
          Reset, Clock_enable: in std_logic;
          Clock: in std_logic;
          Output: out std_logic);
end JK_FF_VHDL;

architecture Behavioral of JK_FF_VHDL is
    signal temp: std_logic;
begin
    process (Clock)
    begin
        if rising_edge(Clock) then
            if Reset='1' then
                temp <= '0';
            elsif Clock_enable ='1' then
                if (J='0' and K='0') then
                    temp <= temp;
                elsif (J='0' and K='1') then
                    temp <= '0';
                elsif (J='1' and K='0') then
                    temp <= '1';
                elsif (J='1' and K='1') then
                    temp <= not (temp);
                end if;
            end if;
        end if;
    end process;
    Output <= temp;
end Behavioral;
```

# Assignment 4

- P. 179
  - 2, 4, 5