



CHAPTER 5



INTRODUCTION TO

SEQUENTIAL NETWORKS

From Combinational Networks to Sequential Networks





$$U = A + U$$




Memorizing an Information Bit: Flip-Flops (觸發器)

- “A” for memorizing 1 in the output when it is 1. (active-high)
- “C” for memorizing a 0 when it is 0. (active-low)
- This sequential network is one of the ways to create an elementary memory cell, also called bistable element, one-bit register or, more commonly, “flipflop.”
- Flip-flops are the basic logical elements generally used to build sequential digital systems.

$$U = A + C U$$



Set-Reset flip-flop





$$Q = \overline{\overline{\overline{SET} Q RESET}}$$


INTRODUCTION TO SEQUENTIAL NETWORKS

Direct Command Flip-Flops

SR Flip-Flop





Set-Reset Flip-flop (Active-high Commands)				
<i>SET</i>	<i>RESET</i>	<i>Q</i>	\bar{Q}	
0	0	Q_p	\bar{Q}_p	Previous state
1	0	1	0	<i>SET</i> command
0	1	0	1	<i>RESET</i> command
1	1	0	0	Invalid




<i>Set-Reset</i> Flip-flop (Active-high Commands)				
<i>SET</i>	<i>RESET</i>	<i>Q</i>	\overline{Q}	
0	0	Q_p	$\overline{Q_p}$	Previous state
1	0	1	0	<i>SET</i> command
0	1	0	1	<i>RESET</i> command
1	1	0	0	Invalid


D Flip-Flop



JK Flip-Flop





JK Flip-flop				
J	K	Q	\overline{Q}	
0	0	Q_p	$\overline{Q_p}$	Previous state
1	0	1	0	<i>SET</i> command
0	1	0	1	<i>RESET</i> command
1	1	$\overline{Q_p}$	Q_p	Toggle




Q1 - JK Flip-Flop

Q2 - SR Flip-Flop

Flip-Flop Initialization Inputs




Generating an Initialization Signal




INTRODUCTION TO SEQUENTIAL NETWORKS

Level-Enabled Flip-Flops

SR-Latch Flip-Flop





<i>Set-Reset</i> Flip-flop (Level-enabled)					
EN	SET	$RESET$	Q	\overline{Q}	
0	—	—	Q_p	$\overline{Q_p}$	Previous state
1	0	0	Q_p	$\overline{Q_p}$	Previous state
1	1	0	1	0	<i>SET</i> command
1	0	1	0	1	<i>RESET</i> command
1	1	1	1	1	Invalid



D-Latch Flip-Flop (D-Latch)


D-Latch Flip-flop				
EN	D	Q	\overline{Q}	
0	—	Q_p	\overline{Q}_p	Previous state
1	1	1	0	<i>SET</i> command
1	0	0	1	<i>RESET</i> command





JK-Latch Flip-Flop


JK Flip-flop (Level-enabled, or JK-Latch)					
EN	J	K	Q	\overline{Q}	
0	—	—	Q_p	$\overline{Q_p}$	Previous state
1	0	0	Q_p	$\overline{Q_p}$	Previous state
1	1	0	1	0	<i>SET</i> command
1	0	1	0	1	<i>RESET</i> command
1	1	1	$\overline{Q_p}$	Q_p	Toggle






INTRODUCTION TO SEQUENTIAL NETWORKS

Synchronization of Sequential Networks


The Synchronization Signal













The “Clock” and the “Edge-Triggered Command”








JK Flip-Flop (<i>Master-slave</i>)					
J	K	$Clock$	Q	\overline{Q}	
0	0		Q_p	$\overline{Q_p}$	Previous state
1	0		1	0	<i>SET</i> command
0	1		0	1	<i>RESET</i> command
1	1		$\overline{Q_p}$	Q_p	Toggle




Edge-Triggered Flip-Flops










JK-PET Flip-flop					
J	K	$Clock$	Q	\overline{Q}	
0	0		Q_p	$\overline{Q_p}$	Previous state
1	0		1	0	<i>SET</i> command
0	1		0	1	<i>RESET</i> command
1	1		$\overline{Q_p}$	Q_p	Toggle






JK-PET Flip-Flop (with \overline{Clear} and \overline{Preset})



JK-PET Flip-Flop (with \overline{Clear} and \overline{Preset})							
\overline{Clear}	\overline{Preset}	J	K	$clock$	Q	\overline{Q}	
0	1	—	—	—	0	1	Action of Clear
1	0	—	—	—	1	0	Action of Preset
0	0	—	—	—	1	1	(invalid)
1	1	0	0		Q_p	\overline{Q}_p	Previous value
1	1	1	0		1	0	<i>SET</i> command
1	1	0	1		0	1	<i>RESET</i> command
1	1	1	1		\overline{Q}_p	Q_p	Outputs reversed


T-PET Flip-Flop



The T-PET Flip-Flop				
T	$Clock$	Q	\overline{Q}	
0		Q_p	$\overline{Q_p}$	Previous state
1		$\overline{Q_p}$	Q_p	Toggle


Timing Parameters of Flip-Flops

t_{PLH}	<i>Propagation time measured from the activation of the Clock to the output's transition from low to high (L-H)</i>
t_{PHL}	<i>Propagation time measured from the activation of the Clock to the output's transition from high to low (H-L)</i>
t_s	<i>Setup Time: the time interval the value of a synchronous input must remain stable before the active edge of the Clock</i>
t_h	<i>Hold time: the interval when the value of a synchronous input must remain stable after the active edge of the Clock</i>
t_w	<i>Minimum width of an input signal</i>
T_{min}	<i>Minimum Clock period</i>
F_{max}	<i>Maximum Clock frequency</i>




Relationship Between Propagation and Hold Times


t_h must be shorter than both the two propagation times (t_{PHL} and t_{PLH}). This condition is at the base of all sequential networks and all the flip-flops are designed to satisfy it.



Maximum Clock Frequency of a Network with Flip-Flops


- $t_s = 2 \text{ nS}$,
- $t_h = 1 \text{ nS}$
- $t_{\text{PHL}}(\text{FF}) = 7 \text{ nS}$
- $t_{\text{PLH}}(\text{XOR}) = 3 \text{ nS}$
- $T_{\text{min}} = ?$
- $f_{\text{max}} = ?$






$$T_{min} = t_{PHL}(FF) + t_{PLH}(XOR) + t_s = 7 + 3 + 2 = 12ns$$

$$f_{max} = 1/12 = 0.083GHz = 83MHz$$



$$T_{\text{clock}} = 12\text{ns} = T_{\text{min}}$$

$$f_{\text{clock}} = 83\text{MHz} = f_{\text{max}}$$




$$T_{\text{clock}} = 11\text{ns} < T_{\text{min}}$$






$$f_{\text{clock}} = 91\text{MHz} > f_{\text{max}}$$

Flip-flop symbols

PET:



NET:



Excitation Tables (S-R)

Set-Reset Function Table			
<i>Set</i>	<i>Reset</i>	Q	
0	0	Q_p	Previous state
1	0	1	SET command
0	1	0	RESET command
1	1	1	Invalid

Set-Reset Excitation table		
$Q_p \rightarrow Q$	<i>Set</i>	<i>Reset</i>
$0 \rightarrow 0$	0	—
$0 \rightarrow 1$	1	0
$1 \rightarrow 0$	0	1
$1 \rightarrow 1$	—	0

Excitation Tables (JK)

JK Function table			
J	K	Q	
0	0	Q_p	Previous state
1	0	1	SET command
0	1	0	RESET command
1	1	$\overline{Q_p}$	Toggle

JK Excitation table		
$Q_p \rightarrow Q$	J	K
$0 \rightarrow 0$	0	—
$0 \rightarrow 1$	1	—
$1 \rightarrow 0$	—	1
$1 \rightarrow 1$	—	0

Excitation Tables (D)

D		
Function table		
D	Q	
0	0	Memorizes 0
1	1	Memorizes 1

D	
Excitation table	
$Q_p \rightarrow Q$	D
$0 \rightarrow 0$	0
$0 \rightarrow 1$	1
$1 \rightarrow 0$	0
$1 \rightarrow 1$	1

Synchronous Positive edge JK Flip-Flop with Reset and Clock enable in VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;

entity JK_FF_VHDL is
    port( J,K: in std_logic;
          Reset, Clock_enable: in std_logic;
          Clock: in std_logic;
          Output: out std_logic);
end JK_FF_VHDL;

architecture Behavioral of JK_FF_VHDL is
    signal temp: std_logic;
begin
    process (Clock)
    begin
        if rising_edge(Clock) then
```

```
            if Reset='1' then
                temp <= '0';
            elsif Clock_enable='1' then
                if (J='0' and K='0') then
                    temp <= temp;
                elsif (J='0' and K='1') then
                    temp <= '0';
                elsif (J='1' and K='0') then
                    temp <= '1';
                elsif (J='1' and K='1') then
                    temp <= not (temp);
                end if;
            end if;
        end if;
    end process;
    Output <= temp;
end Behavioral;
```

Assignment 4

- P. 179
 - 2, 4, 5