


1 DESCRIPTION

The 65HVD230, 65HVD231 and 65HVD232 controller area network (CAN) transceivers are compatible to the specifications of the ISO 11898-2 High Speed CAN Physical Layer standard (transceiver).

These devices are designed for data rates up to 5Mbps, and include many protection features providing device and CAN network robustness. The 65HVD23x transceivers are designed for use with 3.3V µP, MCU and DSP with CAN controllers, or with equivalent protocol controller devices. The devices are intended for use in applications employing the CAN serial communication physical layer in accordance with the ISO 11898 standard. It can work in the temperature range of -40°C to 125°C.




2 FEATURES

- Operates with a single 3.3V Supply
- Compatible With ISO 11898-2 Standard
- Low Power Replacement for the JSM1050 Footprint
- Bus Pin ESD Protection Exceeds $\pm 16\text{kV}$ HBM
- High Input Impedance Allows for Up to 120 nodes
- 65HVD230 and 65HVD231 Adjustable Driver Transition Times
- 65HVD230: Low Current Standby Mode
- 65HVD231: Ultra Low Current Sleep Mode
- Data Rates up to 5Mbps
- Thermal Shutdown Protection
- Open Circuit Fail-Safe Design
- Glitch Free Power Up and Power Down Protection for Hot Plugging Applications

3 APPLICATIONS

- Industrial Automation, Sensors and Drive Systems
- Motor and Robotic Control
- Building and Climate Control (HVAC)
- Telecommunications and Base Station Control and Status
- CAN Bus Standards Such as CAN open

Block Diagram



DESCRIPTION(continued)

Designed for operation in especially harsh environments, these devices feature cross wire protection, loss of ground and over voltage protection, over temperature protection, as well as wide common mode range of operation.

The CAN transceiver is the CAN physical layer and interfaces the single ended host CAN protocol controller with the differential CAN bus found in industrial, building automation, and automotive applications. These devices operate over a -2V to 7V common mode range on the bus.

The Rs pin (pin 8) on the 65HVD230 and 65HVD231 provides three different modes of operation: high speed mode, slope

control mode, and low-power mode. The high speed mode of operation is selected by connecting the Rs pin to ground, allowing the transmitter output transistors to switch on and off as fast as possible with no limitation on the rise and fall slopes. The rise and fall slopes can also be adjusted by connecting a resistor in series between the Rs pin and ground. The slope will be proportional to the pin's output current. With a resistor Value of 10kΩ the device will have a slew rate of ~15V/μs, and with a resistor Value of 100kΩ the device will have a slew rate of ~10V/μs. See Application Information for more information.

The 65HVD230 enters a low current standby mode (listen only) during which the driver is switched off and the receiver remains active if a high logic level is applied to the Rs pin. This mode provides a lower power consumption mode than normal mode while still allowing the CAN controller to monitor the bus for activity indicating it should return the transceiver to normal mode or slope control mode. The host controller (MCU, DSP) returns the device to a transmitting mode (high speed or slope control) when it wants to transmit a message to the bus or if during standby mode it received bus traffic indicating the need to once again be ready to transmit.


The difference between the 65HVD230 and the 65HVD231 is that both the driver and the receiver are switched off in the

65HVD231 when a high logic level is applied to the Rs pin. In this sleep mode the device will not be able to transmit messages to the bus or receive messages from the bus. The device will remain in sleep mode until it is reactivated by applying a low logic level on the Rs pin.

Order Information

Order number	Package	Marking information	Operation Temperature Range	MSL Grade	Ship, Quantity	Green
SN65HVD230DR	SOP-8	JSM65HV230	-40 to 125°C	3	T&R, 2500	Rohs
SN65HVD231DR	SOP-8	JSM65HV231	-40 to 125°C	3	T&R, 2500	Rohs
SN65HVD232DR	SOP-8	JSM65HV232	-40 to 125°C	3	T&R, 2500	Rohs

4 Pin Configuration and Functions



Pin		Type	Description
Name	No.		
D	1	I	CAN transmit data input (LOW for dominant and HIGH for recessive bus states), also called TXD, driver input
GND	2	GND	Ground connection
V _{CC}	3	Supply	Transceiver 3.3V supply Voltage
R	4	O	CAN receive data output (LOW for dominant and HIGH for recessive bus states), also called RXD, receiver output
V _{ref}	5	O	65HVD230 and 65HVD231:VCC /2 reference output pin
NC		NC	65HVD232: No Connect
CANL	6	I/O	Low level CAN bus line
CANH	7	I/O	High level CAN bus line
Rs	8	I	65HVD230 and 65HVD231: Mode select pin: strong pull down to GND = high speed mode, strong pull up to VCC = low power mode, 10kΩ to 100kΩ pull down to GND = slope control mode
NC		I	65HVD232: No Connect

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
Supply Voltage, V _{CC}	-0.3	6	V
Voltage at any bus terminal (CANH or CANL)	-4	16	V
Digital Input and Output Voltage, V _I (D or R)	-0.5	V _{CC} + 0.5	V
Receiver output current, I _O	-11	11	mA
Storage temperature, T _{stg}	-40	85	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All Voltage Values, except differential I/O bus Voltages, are with respect to network ground terminal.

5.2 ESD Ratings

			Value	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM)	CANH, CANL and GND	± 16000	V
	All pins		± 4000	
	Charged-device model (CDM)		± 1000	

5.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Supply Voltage, V_{CC}		3		3.6	V
Voltage at any bus terminal (common mode) V_{IC}		-2 ⁽¹⁾		7	V
Voltage at any bus terminal (separately) V_I		-2.5		7.5	V
High-level input Voltage, V_{IH}	D, R	2			V
Low-level input Voltage, V_{IL}	D, R			0.8	V
Differential input Voltage, V_{ID} (see Figure 5)		-6		6	V
Input Voltage, $V_{(Rs)}$		0		V_{CC}	V
Input Voltage for standby or sleep, $V_{(Rs)}$		0.75 V_{CC}		V_{CC}	V
Wave-shaping resistance, R_s		0		100	kΩ
High-level output current, I_{OH}	Driver	-40			mA
	Receiver	-8			
Low-level output current, I_{OL}	Driver			48	mA
	Receiver			8	
Thermal shutdown temperature			165		°C
Thermal shutdown hysteresis			10		
Operating free-air temperature, T_A		-40		85	

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

5.4 Electrical Characteristics: Driver

over recommended operating conditions (unless otherwise noted)

Parameter			Test Conditions		MIN	TYP ⁽¹⁾	MAX	UNIT
V_{OH}	Bus output Voltage	Dominant	$V_I = 0V$, See Figure 1 and Figure 3	CANH	2.45		V_{CC}	V
		Recessive	$V_I = 3V$, See Figure 1 and Figure 3	CANL	0.5		1.0	
V_{OL}	Differential output Voltage	Dominant	$V_I = 0V$,	CANH		2.3		V
			$V_I = 0V$,	CANL		2.3		
$V_{OD(D)}$	Differential output Voltage	Recessive	$V_I = 3V$,	See Figure 1	-120	0	12	mV
			$V_I = 3V$,	See Figure 2	1.5	2	3	mV
$V_{OD(R)}$	Recessive	Dominant	No load		-0.5	-0.2	0.05	
								V
I_{IH}	High-level input current	$V_I = 2V$			-10	-2.5	10	μA
I_{IL}	Low-level input current	$V_I = 0.8V$			-10	-6.0	15	μA
I_{OS}	Short-circuit output current	$V_{CANH} = -2V$			-250		250	mA
		$V_{CANL} = 7V$			-250		250	
C_o	Output capacitance	See receiver						
I_{CC}	Supply current	Standby	$65HVD230$	$V_{(Rs)} = V_{CC}$		400	600	μA
		Sleep	$65HVD231$	$V_{(Rs)} = V_{CC}$, D at V_{CC}		0.2	2	
		All devices	Dominant	$V_I = 0V$, No load	Dominant	1	2	mA
			Recessive	$V_I = V_{CC}$, No load	Recessive	1	2	

(1) All typical values are at 25°C and with a 3.3V supply.

5.5 Electrical Characteristics: Receiver

over recommended operating conditions (unless otherwise noted)

Parameter		Test Conditions			MIN	TYP ⁽¹⁾	MAX	UNIT		
V_{IT+}	Positive-going input threshold Voltage	See Table 1	500	700	800	900	mV	mV		
V_{IT-}	Negative-going input threshold Voltage									
V_{hys}	Hysteresis Voltage ($V_{IT+} - V_{IT-}$)				100					
V_{OH}	High-level output Voltage	$-6V \leq V_{ID} \leq 500mV, I_o = -8mA$, See Figure 5			2.4			V		
V_{OL}	Low-level output Voltage	$900mV \leq V_{ID} \leq 6V, I_o = 8mA$, See Figure 5					0.4			
I_I	Bus input current	$V_{IH} = 7V$	$V_{CC} = 0V$	Other input at 0V, $D = 3V$	100	350		μA		
		$V_{IH} = -2V$			-200	-30				
		$V_{IH} = -2V$	$V_{CC} = 0V$		-100	-20				
R_{Diff}	Differential input resistance	Pin-to-pin	$V_{(D)} = 3V$		40	70	100	$k\Omega$		
R_I	CANH, CANL input resistance				20	35	50	$k\Omega$		

(1) All typical Values are at 25°C and with a 3.3V supply.

5.6 Switching Characteristics: Driver

over recommended operating conditions (unless otherwise noted)

Parameter		Test Conditions	MIN	TYP	MAX	UNIT				
65HVD230 AND 65HVD231										
t_{PLH}	Propagation delay time,low-to-high-level output	$V_{(RS)} = 0V$			55	85	ns			
		Rs with 10k Ω to ground			80	125				
		Rs with 100k Ω to ground			110	160				
t_{PHL}	Propagation delay time,high-to-low-level output	$V_{(RS)} = 0V$			80	120	ns			
		Rs with 10k Ω to ground			130	180				
		Rs with 100k Ω to ground			170	240				
$t_{sk(p)}$	Pulse skew ($ t_{PHL} - t_{PLH} $)	$V_{(RS)} = 0V$		$C_L = 50pF$, See Figure 4	25	ns				
		Rs with 10k Ω to ground			50	ns				
		Rs with 100k Ω to ground			60	ns				
t_r	Differential output signal rise time	$V_{(RS)} = 0V$			25	50	100	ns		
t_f	Differential output signal fall time				30	40	70	ns		
t_r	Differential output signal rise time	Rs with 10k Ω to ground			40	70	150	ns		
t_f	Differential output signal fall time				45	60	100	ns		
t_r	Differential output signal rise time	Rs with 100k Ω to ground			60	100	200	ns		
t_f	Differential output signal fall time				70	90	140	ns		
65HVD232										
t_{PLH}	Propagation delay time, low-to-high-level output			$C_L = 50pF$, See Figure 4	55	85	ns			
	Propagation delay time, high-to-low-level output				80	120				
$t_{sk(p)}$	Pulse skew ($ t_{PHL} - t_{PLH} $)				25	ns				
	Differential output signal rise time				25	50				
	Differential output signal fall time				30	40				

5.7 Switching Characteristics: Receiver

over recommended operating conditions (unless otherwise noted)

Parameter	Test Conditions	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output Propagation delay time, high-to-low-level output Pulse skew ($ t_{PHL} - t_{PLH} $) Output signal rise time Output signal fall time	See Figure 6	35	50	ns
t_{PHL}			35	50	ns
$t_{sk(p)}$				10	ns
t_r				1.5	ns
t_f				1.5	ns

5.8 Switching Characteristics: Device

over recommended operating conditions (unless otherwise noted)

Parameter	Test Conditions	MIN	TYP	MAX	UNIT
$t_{(LOOP1)}$	$V_{(Rs)} = 0V$	See Figure 8	90	130	ns
	R_s with $10k\Omega$ to ground		135	205	
	R_s with $100k\Omega$ to ground		180	260	
$t_{(LOOP2)}$	$V_{(Rs)} = 0V$	See Figure 8	120	140	ns
	R_s with $10k\Omega$ to ground		180	215	
	R_s with $100k\Omega$ to ground		240	280	

5.9 Device Control-Pin Characteristics

Over recommended operating conditions(unless otherwise noted)

Parameter	Test Conditions	MIN	TYP	MAX	UNIT
$t_{(WAKE)}$	65HVD230 wake-up time from standbymode with R_s 65HVD231 wake-up time from sleep mode with R_s	See Figure 7	0.5	1.5	μs
			3	5	
V_{ref}	Reference output Voltage	$-5\mu A < I_{(Vref)} < 5\mu A$	0.45V _{CC}	0.55V _{CC}	V
		$-50\mu A < I_{(Vref)} < 50\mu A$	0.4V _{CC}	0.6V _{CC}	
$I_{(RS)}$	Input current for high-speed	$V_{(Rs)} < 1V$	-450	0	μA

All typical values are at 25°C and with a 3.3V supply

6 Parameter Measurement Information




Figure 1.Dirver Voltage and Current Definitions




Figure 2.Driver V_{O_d}






Figure 3.Diver Output Voltage Definitions





A. The input pulse is supplied by a generator having the following characteristics: Pulse repetition rate (PRR) $\leq 125\text{kHz}$, 50% duty cycle, $t_r \leq 6\text{ns}$, $t_f \leq 6\text{ns}$, $Z_0 = 50\Omega$.

B. C_L includes fixture and instrumentation capacitance.

Figure 4.Driver Test Circuit and Voltage Waveforms






Figure 5.Receiver Voltage and Current Definitions





A. The Input pulse is supplied by a generator having the following characteristics: PRR $\leq 500\text{ kHz}$, 50% duty cycle, $t_r \leq 6\text{ns}$, $t_f \leq 6\text{ns}$, $Z_0 = 50\Omega$.


B. C_L includes probe and jig capacitance.

Figure 6.Receiver Test Circuit and Voltage Waveforms

Table 1. Receiver Characteristics Over Common Mode With $V_{(RS)}=1.2V$

V_{IC}	V_{ID}	V_{CANH}	V_{CANL}	R OUTPUT	
-2V	900mV	-1.55V	-2.45V	L	V_{OL}
7V	900mV	8.45V	6.55V	L	
1V	6V	4V	-2V	L	
4V	6V	7V	1V	L	
-2V	500mV	-1.75V	-2.25V	H	V_{OH}
7V	500mV	7.25V	6.75V	H	
1V	-6V	-2V	4V	H	
4V	-6V	1V	7V	H	
X	X	Open	Open	H	


 Figure 7. $t_{(WAKE)}$ Test Circuit and Voltage Waveforms



A. All V_I input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 6\text{ns}$, Pulse Repetition Rate (PRR) = 125 kHz, 50% duty cycle.

Figure 8.t_(LOOP)Test Circuit and Voltage Waveforms




Figure 9.Logic Diagram(Positive Logic)

6.1 Slope Control Mode

Electromagnetic compatibility is essential in many applications while still making use of unshielded twisted pair bus cable to reduce system cost. Slope control mode was added to the 65HVD230 and 65HVD231 devices to reduce the electromagnetic interference produced by the rise and fall times of the driver and resulting harmonics. These rise and fall slopes of the driver outputs can be adjusted by connecting a resistor from R_s (pin 8) to ground or to a logic low Voltage, as shown in [Figure 10](#). The slope of the driver output signal is proportional to the pin's output current. This slope control is implemented with an external resistor Value of $10\text{k}\Omega$ to achieve a $\sim 15\text{V}/\mu\text{s}$ slew rate, and up to $100\text{k}\Omega$ to achieve a $\sim 10\text{V}/\mu\text{s}$ slew rate as displayed in [Figure 11](#).




Figure 10.Slope Control/Standby Connection to a DSP




Figure 11.65HVD230 Driver Output Signal Slope Vs Slope Control Resistance Value

6.1.1 Standby Mode (Listen Only Mode) of the 65HVD230

If a logic high ($> 0.75\text{V}_{cc}$) is applied to R_s (pin 8) in [Figure 10](#), the circuit of the 65HVD230 enters a low-current, listen only standby mode, during which the driver is switched off and the receiver remains active. In this listen only state, the transceiver is completely passive to the bus. It makes no difference if a slope control resistor is in place as shown in [Figure 10](#). The μP can reverse this low-power standby mode when the rising edge of a dominant state (bus differential Voltage $> 900\text{mV}$ typical) occurs on the bus. The μP , sensing bus activity, reactivates the driver circuit by placing a logic low ($< 1.2\text{V}$) on R_s (pin 8).

6.1.2 The Babbling Idiot Protection of the 65HVD230

Occasionally, a runaway CAN controller unintentionally sends messages that completely tie up the bus (what is referred to in CAN jargon as a babbling idiot). When this occurs, the μP , MCU or DSP can engage the listen-only standby mode of the transceiver to disable the driver and release the bus, even when access to the CAN controller has been lost. When the driver circuit is deactivated, its outputs default to a high-impedance state (recessive).

6.1.3 Sleep Mode of the 65HVD231

The unique difference between the 65HVD230 and the 65HVD231 is that both driver and receiver are switched off in the 65HVD231 when a logic high is applied to R_s (pin 8). The device remains in a Very low power-sleep mode until the circuit is reactivated with a logic low applied to R_s (pin 8).

While in this sleep mode, the bus-pins are in a high-impedance state, while the D and R pins default to a logic high.

6.1.4 Summary of Device Operating Modes

Table 2 shows a summary of the operating modes for the 65HVD230 and 65HVD231. Please note that the 65HVD232 is a basic CAN transceiver has only the normal high speed mode of operation; pins 5 and 8 are no connection (NC).

Table 2.65HVD230 and 65HVD231 Operating Modes

Rs Pin	MODE	DRIVER	RECEIVER	RXD Pin
LOW, $V_{(Rs)} < 1.2V$, strong pull down to GND	High Speed Mode	Enabled (ON) High Speed	Enabled (ON)	Mirrors Bus State ⁽¹⁾
LOW, $V_{(Rs)} < 1.2V$, 10kΩ to 100kΩ pull down to GND	Slope Control Mode	Enabled (ON) with Slope Control	Enabled (ON)	Mirrors Bus State
HIGH, $V_{(Rs)} > 0.75VCC$	Low Current Mode	Disabled (OFF)	Enabled (ON)	Mirrors Bus State
	65HVD230: Standby Mode 65HVD231: Sleep Mode		Disabled (OFF)	High

(1) Mirrors bus state: low if CAN bus is dominant, high if CAN bus is recessive.

Table 3.65HVD230 and 65HVD231 Driver Functions

DRIVER (65HVD230, 65HVD231) ⁽¹⁾					
INPUT D	Rs	OUTPUTS		BUS STATE	
		CANH	CANL		
L	$V_{(Rs)} < 1.2V$ (including 10kΩ to 100kΩ pull down to GND)	H	L	Dominant	
		Z	Z	Recessive	
Open	X	Z	Z	Recessive	
X	$V_{(Rs)} > 0.75VCC$	Z	Z	Recessive	

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance

Table 4.65HVD230 Receiver Functions

RECEIVER (65HVD230) ⁽¹⁾		
DIFFERENTIAL INPUTS	Rs	OUTPUT R
$V_{ID} \geq 0.9V$	X	L
$0.5V < V_{ID} < 0.9V$	X	?
$V_{ID} \leq 0.5V$	X	H
Open	X	H

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate

Table 5.65HVD231 Receiver Functions

RECEIVER (65HVD231) ⁽¹⁾		
DIFFERENTIAL INPUTS	Rs	OUTPUT R
$V_{ID} \geq 0.9V$	$V_{(Rs)} < 1.2V$ (including 10kΩ to 100kΩ pull down to GND)	L
$0.5V < V_{ID} < 0.9V$?
$V_{ID} \leq 0.5V$		H
X	$V_{(Rs)} > 0.75VCC$	H
X	$1.2V < V_{(Rs)} < 0.75VCC$?
Open	X	H

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate

Table 6.65HVD232 Receiver Functions

RECEIVER (65HVD232) ⁽¹⁾	
DIFFERENTIAL INPUTS	OUTPUT R
$V_{ID} \geq 0.9V$	L
$0.5V < V_{ID} < 0.9V$?
$V_{ID} \leq 0.5V$	H
Open	H

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate

Table 7.65HVD232 Driver Functions

DRIVER (65HVD232) ⁽¹⁾			BUS STATE	
INPUT D	OUTPUTS			
	CANH	CANL		
L	H	L	Dominant	
H	Z	Z	Recessive	
Open	Z	Z	Recessive	

(1) H = high level; L = low level; Z = high impedance

7 Application and Implementation

7.1 Application Information

This application section provides information concerning the implementation of the physical medium attachment layer in a CAN network according to the ISO 11898 standard. It presents a typical application circuit and test results, as well as discussions on slope control, total loop delay, and interoperability in 5V CAN systems.

7.2 CAN Bus States

The CAN bus has two states during powered operation of the device; dominant and recessive. A dominant bus state is when the bus is driven differently, corresponding to a logic low on the D and R pin. A recessive bus state is when the bus is biased to $V_{CC}/2$ via the high-resistance internal resistors R_I and R_{Diff} of the receiver, corresponding to a logic high on the D and R pins. See [Figure 12](#) and [Figure 13](#).




Figure 12.CAN Bus States(Physical Bit Representation)




Figure 13.Simplified Recessive Common Mode Bias and Receiver

7.3 Typical Application

Figure 14 illustrates a typical application of the 65HVD23x family. The output of the host μP's CAN controller (TXD) is connected to the transceivers driver input, pin D, and the transceivers receiver output, pin R, is connected to the input of the CAN controller (RXD). The transceiver is attached to the differential bus lines at pins CANH and CANL. Typically, the bus is a twisted pair of wires with a characteristic impedance of 120Ω , in the standard half-duplex multi point topology of Figure 15. Each end of the bus is terminated with 120Ω resistors in compliance with the standard to minimize signal reflections on the bus.




Figure 14.Details of a Typical CAN Node




Figure 15.Typical CAN Network

7.3.1 CAN Termination

The ISO11898 standard specifies the interconnect to be a single twisted pair cable (shielded or unshielded) with 120Ω characteristic impedance (Z_0). Resistors equal to the characteristic impedance of the line should be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be on the cable or in a node, but if nodes may be removed from the bus the termination must be carefully placed so that it is not removed from the bus.




Figure 16.Typical CAN Bus

Termination is typically a $120\ \Omega$ resistor at each end of the bus. If filtering and stabilization of the common mode Voltage of the bus is desired, then split termination may be used (see Figure 17). Split termination utilizes two 60Ω resistors with a capacitor in the middle of these resistors to ground. Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common mode Voltages at the start and end of message transmissions. Care should be taken in the power ratings of the termination resistors used. Typically the worst case condition would be if the system power supply was shorted across the termination resistance to ground. In most cases the current flow through the resistor in this condition would be much higher than the transceiver's current limit.





Figure 17.CAN Termination

7.3.2 Loop Propagation Delay

Transceiver loop delay is a measure of the overall device propagation delay, consisting of the delay from the driver input (D pin) to the differential outputs (CANH and CANL pins), plus the delay from the receiver inputs (CANH and CANL) to its output (R pin).

A typical loop delay for the 65HVD230 transceiver is displayed in Figure 18. This loop delay will increase as the slope of the driver output is slowed during slope control mode. This increased loop delay means that there is a trade off between the total bus length able to be used and the driver's output slope used via the slope control pin of the device.


 Figure 18.122-ns Loop Delay Through the 65HVD230 With $R_s=0$

7.3.3 Bus Loading, Length and Number of Nodes

The ISO11898 Standard specifies up to 1Mbps data rate, maximum bus length of 40 meters, maximum drop line (stub) length of 0.3 meters and a maximum of 30 nodes. However, with careful network design, the system may have longer cables, longer stub lengths, and many more nodes. Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO11898 standard. They have made system level trade-offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are ARINC825, CAN open, CAN kingdom, Device Net and NMEA200.

A high number of nodes requires a transceiver with high input impedance and wide common mode range such as the 65HVD23x CAN family. ISO11898-2 specifies the driver differential output with a $60\ \Omega$ load (two $120\ \Omega$ termination resistors in parallel) and the differential output must be greater than 1.5V.

The 65HVD23x devices are specified to meet

the 1.5V requirement with a $60\ \Omega$ load, and additionally specified with a differential output Voltage minimum of 1.2V across a common mode range of -2V to 7V via a $167\ \Omega$ coupling network. This network represents the bus loading of 120 65HVD23x transceivers based on their minimum differential input resistance of $40k\Omega$. Therefore, the 65HVD23x supports up to 120 transceivers on a single bus segment with margin to the 1.2V minimum differential input Voltage requirement at each node. For CAN network design, margin must be given for signal loss across the system and cabling, parasitic loading, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes may be lower. Bus length may also be extended beyond the original ISO11898 standard of 40 meters by careful system design and data rate trade offs. For example, CAN open network design guidelines allow the network to be up to 1km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate. This flexibility in CAN network design is one of the key strengths of the Various extensions and additional standards that have been built on the original ISO11898 CAN standard. In using this flexibility comes the responsibility of good network design.

7.3.4 Detailed Design Procedure

The following system level considerations should be looked at when designing your application. There are trade-offs between the total number of nodes, the length of the bus, and the slope of the driver output that need to be evaluated when building up a system.

7.3.5 Transient Protection

Typical applications that use CAN will sometime require some form of ESD, burst, or surge protection performance at the system level. If these requirements are higher than those of the device some form of external protection may be needed to shield the transceiver against these high power transients that can cause damage. Transient Voltage suppressor (TVS) are very commonly used and can help clamp the amount of energy that reaches the transceiver.

7.3.6 Transient Voltage Suppressors

Transient Voltage suppressors are the preferred protection components for CAN bus applications due to their low capacitance, fast response times and high peak power dissipation limits. The low bus capacitance allows these devices to be used at many, if not all, nodes on the network without having to reduce the data rate. The quick response times in the order of a few picoseconds enable these devices to clamp the energy of Very fast transients like ESD and EFT. Lastly, the high peak power ratings enable these devices to handle high energy surge pulses without being damaged.

7.3.7 Application Curve

Typical driver output wave forms from a pulse input signal with different slope control resistances are displayed in Figure 19. The top waveform show the typical differential signal when transitioning from a recessive level to a dominant level on the CAN bus with R_s tied to GND through a zero ohm resistor. The second waveform shows the same signal for the condition with a 100k ohm resistor tied from R_s to ground.




Figure 19.Typical 65HVD230 200-kbps OutputPulse Wave forms With Slope Control

7.4 System Example

7.4.1 Introduction

Many users Value the low power consumption of operating their CAN transceivers from a 3.3V supply. However, some are concerned about the interoperability with 5V supplied transceivers on the same bus. This report analyzes this situation to address those concerns.

7.4.2 Differential Signal

CAN is a differential bus where complementary signals are sent over two wires and the Voltage difference between the two wires defines the logical state of the bus. The differential CAN receiver monitors this Voltage difference and outputs the bus state with a single-ended output signal.

The CAN driver creates the differential Voltage between CANH and CANL in the dominant state. The dominant differential output of the 65HVD23x is greater than 1.5V and less than 3V across a 60 ohm load as defined by the ISO 11898 standard. These are the same limiting Values for 5V supplied CAN transceivers. Typically, the bus termination resistors drive the bus back to the recessive bus state and not the CAN driver.

A CAN receiver is required to output a recessive state when less than 500 mV of differential Voltage exists on the bus, and a dominant state when more than 900mV of differential Voltage exists on the bus. The CAN receiver must do this with common-mode input Voltages from -2V to 7Volts per the ISO 11898-2 standard. The 65HVD23x family receivers meet these same input specifications as 5V supplied receivers.

7.4.3 Common Mode Signal

A common-mode signal is an average Voltage of the two signal wires that the differential receiver rejects. The common-mode signal comes from the CAN driver, ground noise, and coupled bus noise. Since the bias Voltage of the recessive state of the device is dependent on V_{CC} , any noise present or Variation of V_{CC} will have an effect on this bias Voltage seen by the bus. The 65HVD23x family has the recessive bias Voltage set higher than 0.5 V_{CC} to comply with the ISO 11898-2 CAN standard which states that the recessive bias Voltage must be between 2V and 3V. The caveat to this is that the common mode Voltage will drop by a couple hundred milli volts when driving a dominant bit on the bus. This means that there is a common mode shift between the dominant bit and recessive bit states of the device. While this is not ideal, this small Variation in the driver common-mode output is rejected by differential receivers and does not effect data, signal noise margins or error rates.

7.4.4 Interoperability of 3.3-V CAN in 5V CAN Systems

The 3.3V supplied 65HVD23x family of CAN transceivers are fully compatible with 5V CAN transceivers. The differential output Voltage is the same, the recessive common mode output bias is the same, and the receivers have the same input specifications. The only difference is in the dominant common mode output Voltage is lower in 3.3V CAN transceivers than with 5V supplied transceiver (by a few hundred milli volts).

To help ensure the widest interoperability possible, the 65HVD23x family has successfully passed the internationally recognized GIFT ICT conformance and interoperability testing for CAN transceivers which is shown in . Electrical interoperability does not always assure interchangeability however. Most implementers of CAN buses recognize that ISO 11898 does not sufficiently specify the electrical layer and that strict standard compliance alone does not ensure full interchangeability. This comes only with thorough equipment testing.

8 Power Supply Recommendations

The 65HVD23x 3.3V CAN transceivers provide the interface between the 3.3V μ Ps, MCUs and DSPs and the differential bus lines, and are designed to transmit data at signaling rates up to 1Mbps as defined by the ISO 11898 standard.

To ensure reliable operation at all data rates and supply Voltages, the V_{CC} supply pin of each CAN transceiver should be decoupled with a 100nF ceramic capacitor located as close to the V_{CC} and GND pins as possible.

9 Layout

9.1 Layout Guidelines

In order for the PCB design to be successful, start with design of the protection and filtering circuitry. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high frequency layout techniques must be applied during PCB design. On chip IEC ESD protection is good for laboratory and portable equipment but is usually not sufficient for EFT and surge transients occurring in industrial environments. Therefore robust and reliable bus node design requires the use of external transient protection devices at the bus connectors. Placement at the connector also prevents these harsh transient events from propagating further into the PCB and system.

Use V_{CC} and ground planes to provide low inductance. Note: high frequency current follows the path of least inductance and not the path of least resistance.

Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.

An example placement of the Transient Voltage Suppression (TVS) device indicated as D1 (either bi-directional diode or Varistor solution) and bus filter capacitors C8 and C9 are shown in .

The bus transient protection and filtering components should be placed as close to the bus connector, J1, as possible. This prevents transients, ESD and noise from penetrating onto the board and disturbing other devices.

Bus termination: Figure 20 shows split termination. This is where the termination is split into two resistors, R7 and R8, with the center or split tap of the termination connected to ground via capacitor C7. Split termination provides common mode filtering for the bus. When termination is placed on the board instead of directly on the bus, care must be taken to ensure the terminating node is not removed from the bus as this will cause signal integrity issues if the bus is not properly terminated on both ends. See the application section for information on power ratings needed for the termination resistor(s).

Bypass and bulk capacitors should be placed as close as possible to the supply pins of transceiver, examples C2, C3 (V_{CC}).

Use at least two Vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize trace and Via inductance.

To limit current of digital lines, serial resistors may be used. Examples are R1, R2, R3 and R4.

To filter noise on the digital I_O lines, a capacitor may be used close to the input side of the I_O as shown by C1 and C4. Since the internal pull up and pull down biasing of the device is weak for floating pins, an external 1k to 10k ohm pull-up or down resistor should be used to bias the state of the pin more strongly against noise during transient events.

Pin 1: If an open drain host processor is used to drive the D pin of the device an external pull-up resistor between 1k and 10k ohms should be used to drive the recessive input state of the device (R1).

Pin 8: is shown assuming the mode pin, Rs, will be used. If the device will only be used in normal mode or slope control mode, R3 is not needed and the pads of C4 could be used for the pull down resistor to GND.

Pin 5 in is shown for the 65HVD230 and 65HVD231 devices which have a V_{ref} output Voltage reference. If used, this pin should be tied to the common mode point of the split termination. If this feature is not used, the pin can be left floating.

For the 65HVD232, pins 5 and 8 are no connect (NC) pin.

This means that the pins are not internally connected and can be left floating.

9.2 Layout Example





Figure 20. Layout Example Schematic

SOIC-8 Package Outlines



SOIC-8 Package Dimensions

Size Symbol	MIN(mm)	TYP(mm)	MAX(mm)	Size Symbol	MIN(mm)	TYP(mm)	MAX(mm)
A	-	-	1.75	D	4.70	4.90	5.10
A1	0.10	-	0.225	E	5.80	6.00	6.20
A2	1.30	1.40	1.50	E1	3.70	3.90	4.10
A3	0.60	0.65	0.70	e		1.27BSC	
b	0.39	-	0.48	h	0.25	-	0.50
b1	0.38	0.41	0.43	L		0.50	
c	0.21	-	0.26	L1	1.05BSC		
c1	0.19	0.20	0.21	θ	0	-	8°

Revision History

Rev.	Change	Date
V1.0	Initial version	1/17/2024

Important Notice

JSMSEMI Semiconductor (JSMSEMI) PRODUCTS ARE NEITHER DESIGNED NOR INTENDED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS UNLESS THE SPECIFIC JSMSEMI PRODUCTS ARE SPECIFICALLY DESIGNATED BY JSMSEMI FOR SUCH USE. BUYERS ACKNOWLEDGE AND AGREE THAT ANY SUCH USE OF JSMSEMI PRODUCTS WHICH JSMSEMI HAS NOT DESIGNATED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS IS SOLELY AT THE BUYER' S RISK.

JSMSEMI assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using JSMSEMI products.

Resale of JSMSEMI products or services with statements different from or beyond the parameters stated by JSMS EMI for that product or service voids all express and any implied warranties for the associated JSMSEMI product or s ervice. JSMSEMI is not responsible or liable for any such statements.

JSMSEMI All Rights Reserved. Information and data in this document are owned by JSMSEMI wholly and may not be edited, reproduced, or redistributed in any way without the express written consent from JSMSEMI.

For additional information please contact Kevin@jsmsemi.com or visit www.jsmsemi.com