Z80-CPU Z80A-CPU



Product Specification

The Zilog Z80 product line is a complete set of microcomputer components, development systems and support software. The Z80 microcomputer component set includes all of the circuits necessary to build high-performance microcomputer systems with virtually no other logic and a minimum number of low cost standard memory elements.

The Z80 and Z80A CPU's are third generation single chip microprocessors with unrivaled computational power. This increased computational power results in higher system through-put and more efficient memory utilization when compared to second generation microprocessors. In addition, the Z80 and Z80A CPU's are very easy to implement into a system because of their single voltage requirement plus all output signals are fully decoded and timed to control standard memory or peripheral circuits. The circuit is implemented using an N-channel, ion implanted, silicon gate MOS process.


Figure 1 is a block diagram of the CPU, Figure 2 details the internal register configuration which contains 208 bits of Read/Write memory that are accessible to the programmer. The registers include two sets of six general purpose registers that may be used individually as 8-bit registers or as 16-bit register pairs. There are also two sets of accumulator and flag registers. The programmer has access to either set of main or alternate registers through a group of exchange instructions. This alternate set allows foreground ockground mode of operation or may be reserved for very rast Interrupt response. Each CPU also contains a 16-bit stack pointer which permits simple implementation of


multiple level interrupts, unlimited subroutine nesting and simplification of many types of data handling.

The two 16-bit index registers allow tabular data manipulation and easy implementation of relocatable code. The Refresh register provides for automatic, totally transparent refresh of external dynamic memories. The I register is used in a powerful interrupt response mode to form the upper 8 bits of a pointer to a interrupt service address table, while the interrupting device supplies the lower 8 bits of the pointer. An indirect call is then made to this service address.


FEATURES

- Single chip, N-channel Silicon Gate CPU.
- 158 instructions—includes all 78 of the 8080A instructions with total software compatibility. New instructions include 4-. 8- and 16-bit operations with more useful addressing modes such as indexed, bit and relative.
- 17 internal registers.
- Three modes of fast interrupt response plus a nonmaskable interrupt.
- Directly interfaces standard speed static or dynamic memories with virtually no external logic.
- 1.0 µs instruction execution speed.
- Single 5 VDC supply and single-phase 5 volt Clock.
- Out-performs any other single chip microcompute, in
 4-, 8-, or 16-bit applications.
- All pins TTL Compatible
- Built-in dynamic RAM refresh circuitry.





Z80, Z80A-CPU Pin Description



Z80, Z80A CPU PIN CONFIGURATION

A₀-A₁₅ (Address Bus) Tri-state output, active high: A₀-A₁₅ constitute a 16-bit address bus. The address bus provides the address for memory (up to 64K bytes) data exchanges and for I/O device data exchanges.

D₀-D₇ (Data Bus)

Tri-state input/output, active high.

D₀-D₇ constitute an 8-bit bidirectional data bus. The data bus is used for data

M₁ (Machine Cycle one) Output, active low. M₁ indicates that the current machine cycle is the OP code fetch cycle of an instruction execution.

)IREQ (Memory Request)

Tri-state output, active low. The memory request signal indicates that the address bus holds a valid address for a memory read or memory write operation.

IORQ (Input/ Output Request) Tri-state output, active low. The IORQ signal indicates that the lower half of the address bus holds a valid I/O address for a I/O read or write operation. An IORQ signal is also generated when an interrupt is being acknowledged to indicate that an interrupt response vector can be placed on the data bus.

RD (Memory Read)

Tri-state output, active low. RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

WR (Memory Write) Tri-state output, active low, WR indicates that the CPU data bus holds valid data to be stored in the addressed memory or I/O device.

RFSH (Refresh) Output, active low. RFSH indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the current MREQ signal should be used to do a refresh read to all dynamic memories.

HALT (Halt state) Output, active low. HALT indicates that the CPU has executed a HALT software instruction and is awaiting either a nonmaskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOP's to maintain memory refresh activity.

WAIT (Wait)

Input, active low. WAIT indicates to the Z-80 CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter wait states for as long as this signal is active.

INT (Interrupt Request) Input, active low. The Interrupt Request signal is generated by I/O devices. A request will be honored at the end of the current instruction if the internal software controlled interrupt enable flip-flop

NMI (Non Maskable Interrupt) Input, active low. The non-maskable interrupt request line has a higher priority than INT and is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop. NMI automatically forces the Z-80 CPU to restart to location 0066H.

RESET

Input, active low. RESET initializes the CPU as follows: reset interrupt enable flip-flop, clear PC and registers I and R and set interrupt to 8080A mode. During reset time, the address and data bus go to a high impedance state and all control output signals go to the inactive state.

BUSRQ (Bus Request)


Input, active low. The bus request signal has a higher priority than NMI and is always recognized at the end of the current machine cycle and is used to request the CPU address bus, data bus and tri-state output control signals to go to a high impedance state so that other devices can control these busses.

BUSAK (Bus Acknowledge) Output, active low. Bus acknowledge is used to indicate to the requesting device that the CPU address bus, data bus and tri-state control bus signals have been set to their high impedance state and the external device can now control these signals.

Timing Waveforms


INSTRUCTION OF CODE FETCH

The program counter content (PC) is placed on the address bus immediately at the start of the cycle. One half clock time later MREQ goes active. The falling edge of MREQ can be used directly as a chip enable to dynamic memories. RD when active indicates that the memory data should be enabled onto the CPU data bus. The CPU samples data with the rising edge of the clock state T₃. Clock states T₃ and T₄ of a fetch cycle are used to refresh dynamic memories while the CPU is internally decoding and executing the instruction. The refresh control signal RFSH indicates that a refresh read of all dynamic memories should be accomplished.




MEMORY READ OR WRITE CYCLES

Illustrated here is the timing of memory read or write cycles other than an OP code fetch (M₁ cycle). The MREQ and RD signals are used exactly as in the fetch cycle. In the case of a memory write cycle, the MREQ also becomes active when the address bus is stable so that it can be used directly as a chip enable for dynamic memories. The WR line is active when data on the data bus is stable so that it can be used directly as a R/W pulse to virtually any type of semiconductor memory.




INPUT OR OUTPUT CYCLES

Illustrated here is the timing for an I/O read or I/O write operation. Notice that during I/O operations a single wait state is automatically inserted (Tw*). The reason for this is that during I/O operations this extra state allows sufficient time for an I/O port to decode its address and activate the WAIT line if a wait is required.



INTERRUPT REQUEST/ACKNOWLEDGE CYCLE

The interrupt signal is sampled by the CPU with the rising edge of the last clock at the end of any instruction. When an interrupt is accepted, a special M₁ cycle is generated. During this M₁ cycle, the IORQ signal becomes active (instead of MREQ) to indicate that the interrupting device can place an 8-bit vector on the data bus. Two wait states (Tw*) are automatically added to this cycle so that a ripple priority interrupt scheme, such as the one used in the Z80 peripheral controllers, can be easily implemented.



Z80, Z80A Instruction Set

The following is a summary of the Z80, Z80A instruction set showing the assembly language mnemonic and the symbolic operation performed by the instruction. A more detailed listing appears in the Z80-CPU technical manual, and assembly language programming manual. The instructions are divided into the following categories:

8-bit loads Miscellaneous Cocup 16-bit loads Rotates and Shifts Exchanges Bit Set, Reset and Test Memory Block Moves Input and Output Memory Block Searches Jumps 8-bit arithmetic and logic Calls ... 16-bit arithmetic Restarts General purpose Accumulator Returns & Flag Operations

In the table the following terminology is used.

= a bit number in any 8-bit register or memory b. location

≡ flag condition code cc ΝZ = non zero = zero

EX (SP), ss

NC ≡ non carry = carry

PO = Parity odd or no over flow PE ≅ Parity even or over flow

≡ Positive

d = any 8-bit destination register memory location
dd ≡ any 16-bit destination register or memory location
e = 8-bit signed 2's complement displacement used in
relative jumps and indexed addressing
L = 8 special call locations in page zero In decimal
notation these are 0, 8, 16, 24, 32, 40, 48 and 56
n ≡ any 8-bit binary number
nn ≡ any 16-bit binary number
r = any 8-bit general purpose regreter fA, B, C, D, Ε,
H, or L)
s = any 8-bit source register or memory location
sb = a bit in a specific 8-bit register or memory location
ss = any 16-bit source register or memory location
subscript "L" = the low order 8 bits of a 16-bit register
subscript "H" = the high order 8 bits of a 16-bit register
() = the contents within the () are to be used as a
pointer to a memory location or I/O port number
8-bit registers are A. B. C. D. E. H. L. I and R
16-bit register pairs are AF, BC, DE and HL
16-bit registers are SP, PC. IX and IY

Addressing Modes implemented include combinations of the following: Immediate Indexed Immediate extended Register Modified Page Zero Implied Relative Register Indirect

or memory location

Bit .

	M ≡	Negative (minus)				Extended
	Mnemonic	Symbolic Operation	Comments	-	Mnemonic	Symbolic Operation
Savot II	LD d, r LD d, n LD A, s LD d, A	$r \leftarrow s$ $d \leftarrow r$ $d \leftarrow n$ $A \leftarrow s$ $d \leftarrow A$	s ≡ r, n, (HL), (IX+e), (IY+e) d ≡ (HL), r (IX+e), (IY+e) d ≡ (HL), (IX+e), (IY+e) s ≡ (BC), (DE), (nn), I, R d ≡ (BC), (DE), (nn), I, R	MEMORY BLOCK MOVES	LDIR LDD LDDR	(DE) ← (HL), DE ← DE- HL ← HL+1, BC ← BC- (DE) ← (HL), DE ← DE- HL ← HL+1, BC ← BC- Repeat until BC = 0 (DE) ← (HL), DE ← DE- HL ← HL-1, BC ← BC-1 (DE) ← (HL), DE ← DE- HL ← HL-1, BC ← BC-1 Repeat until BC = 0
16-BIT LOADS	LD dd, (nn) LD (nn), ss LD SP, ss PUSH ss POP dd	$dd \leftarrow nn$ $dd \leftarrow (nn)$ $(nn) \leftarrow ss$ $SP \leftarrow ss$ $(SP-1) \leftarrow ss_{H}; (SP-2) \leftarrow ss_{L}$ $dd_{L} \leftarrow (SP); dd_{H} \leftarrow (SP+1)$	dd ≡ BC, DE, HL, SP, IX, IY dd ≡ BC, DE, HL, SP, IX, IY ss ≡ BC, DE, HL, SP, IX, IY ss = HL, IX, IY ss = BC, DE, HL, AF, IX, IY dd = BC, DE, HL, AF, IX, IY	MEMORY BLOCK SEARCHES	CPIR CPD CPDR	A-(HL). HL \leftarrow HL+1 BC \leftarrow BC-1 A-(HL). HL \leftarrow HL+1 BC \leftarrow BC-1. Repeat until BC = 0 or A = (HL A-(HL). HL \leftarrow HL-1 BC \leftarrow BC-1 A-(HL). HL \leftarrow HL-1 BC \leftarrow BC-1, Repeat until BC = 0 or A = (HL)
FXCHANGFS	EX DE, HL EX AF, AF' EXX	DE HL AF AF' (BC) DE (DE) HL)		8-BIT ALU	ADD s ADC s SUB s SBC s AND s	$A \leftarrow A + s$ $A \leftarrow A + s + CY$ $A \leftarrow A - s$ $A \leftarrow A - s - CY$ $A \leftarrow A \wedge s$ $A \leftarrow A \wedge s$

XOR s

 $(SP) \hookrightarrow ss_L, (SP+1) \hookrightarrow ss_H$ $ss \equiv HL, IX, IY$

-	Mnemonic	Symbolic Operation	Comments
MEMORY BLOCK MOVES	LDIR LDD LDDR	$(DE) \leftarrow (HL), DE \leftarrow DE+1$ $HL \leftarrow HL+1, BC \leftarrow BC-1$ $(DE) \leftarrow (HL), DE \leftarrow DE+1$ $HL \leftarrow HL+1, BC \leftarrow BC-1$ $Repeat until BC = 0$ $(DE) \leftarrow (HL), DE \leftarrow DE-1$ $HL \leftarrow HL-1, BC \leftarrow BC-1$ $(DE) \leftarrow (HL), DE \leftarrow DE-1$ $HL \leftarrow HL-1, BC \leftarrow BC-1$ $Repeat until BC = 0$	
MEMORY BLOCK SEARCHES	CPIR CPD CPDR	A-(HL), HL \leftarrow HL+1 BC \leftarrow BC-1 A-(HL), HL \leftarrow HL+1 BC \leftarrow BC-1, Repeat until BC = 0 or A = (HL) A-(HL), HL \leftarrow HL-1 BC \leftarrow BC-1 A-(HL), HL \leftarrow HL-1 BC \leftarrow BC-1, Repeat until BC = 0 or A = (HL)	A-(HL) sets the flags only. A is not affected
8-BIT ALU	ADD s ADC s SUB s SBC s AND s OR s	$A \leftarrow A + s$ $A \leftarrow A + s + CY$ $A \leftarrow A - s$ $A \leftarrow A - s - CY$ $A \leftarrow A \wedge s$ $A \leftarrow A \wedge s$ $A \leftarrow A \vee s$	CY is the carry flag s≡ r, n, (HL) (IX+e), (IY+e)

Mnemonic	Symbolic Operation	Comments		Mnemonic	Symbolic Operation	Comments
CP s	A – s	s = r, n (HL)	S T	BIT b, s	$Z \leftarrow \overline{s_b}$	Z is zero flag
INC d	d ← d + 1	(IX+e), (IY+e)	S. R	SET b, s	s _b ← 1	$s \equiv r$, (HL) (IX+e), (IY+e)
,	1 223	d = r, (HL) (IX+e), (IY+e)	BIT	RES b, s	s _b ← 0	(17.16), (11.16)
DEC d	d ← d – 1	(IN A, (n)	A ← (n)	Cat Care
		`	a.;• •.	IN r, (C) INI	$r \leftarrow (C)$ (HL) \leftarrow (C), HL \leftarrow HL + 1	Set flags
ADD HL, ss	HL ← HL + ss	$ss \equiv BC, DE$		4.	B ← B - 1	
ADC HL, ss SBC HL, ss	$HL \leftarrow HL + ss + CY$ $HL \leftarrow HL - ss - CY$	HL, SP		INIR	$(HL) \leftarrow (C), HL \leftarrow HL + I$	
ADD IX, ss	$IX \leftarrow IX + ss$	$s_{s} \equiv BC, DE,$			$B \leftarrow B - 1$ Repeat until $B = 0$	
1122 112, 33		IX, SP	, ,	IND	$(HL) \leftarrow (C), HL \leftarrow HL - 1$	
ADD IY, ss	IY ← IY + ss	$ss \equiv BC, DE,$	<u> </u>		$B \leftarrow B - 1$	
INC dd	dd ← dd + 1	IY, SP $dd \equiv BC, DE,$	FI	INDR	$(HL) \leftarrow (C)$. $HL \leftarrow HL - 1$	
inte da	uu uu i	HL, SP, IX, IY	000		$B \leftarrow B - 1$ Repeat until $B = 0$	
DEC dd	dd ← dd – 1	$dd \equiv BC, DE$.	AND	OUT(n), A	(n) ← A	
		HL, SP, IX, IY	NPUT	OUT(C), r	(C)← r	
DAA	Converts A contents into packed BCD following add	Operands must be in packed	Z	OUTI	(C)←(HL), HL ← HL + 1	
	or subtract.	BCD format		OTIR	$B \leftarrow B - 1$ (C) \leftarrow (HL), HL \leftarrow HL + 1	
				OTIK	$B \leftarrow B - 1$	
CPL	A ← A				Repeat until B = 0	
NEG CCF	$A \leftarrow 00 - A$ $CY \leftarrow \overline{CY}$			OUTD	(C)←(HL), HL ← HL - 1 B ← B - 1	
SCF	CY ←1	· · · · · · · · · · · · · · · · · · ·	rejon in i	OTDR	(C) ← (HL), HL ← HL - 1	
NOP \	No operation				B ← B - 1	
HALT	Halt CPU				Repeat until B = 0	
DI .	Disable Interrupts			JP nn	PC ← nn If condition cc is true	NZ PO Z PE
EI IM 0	Enable Interrupts			JP cc, nn	PC ← nn, else continue	cc NC P
IM 0	Set interrupt mode 0 Set interrupt mode 1	8080A mode Call to 0038H		JR e	PC ←PC + e	_C~_M
IM 2	Set interrupt mode 2	Indirect Call	UMPS	317 1/1/2	If condition kk is true	kk { NZ NC
nı c			J.		PC ← PC + e, else continué	(Z
RLC s	CY 7 0 0 S			JP (ss) DJNZ e	$PC \leftarrow ss$ $B \leftarrow B - 1$, if $B = 0$	ss = HL, IX, IY'
RL s	('Y 7 - 0) -		٠٠. ،	DJINZ C	continue, else PC ← PC + e	
	S			CALL nn.	(SP-1) ← PC _H	/NZ PO
RRC s	7 = 0 CY		LS	1.1	$(SP-2) \leftarrow PC_L, PC \leftarrow nn$	Z PE
			CAĽ	CALL cc, nn	If condition cc is false continue, else same as	CC NC P
RR s	S S	****			CALL nn	(с м
SLA s	CY 7 - 0 - 0	s≡r,(HL)	XTS	RST L	$(SP-1) \leftarrow PC_H$	
	<u> </u>	(IX+e), (IY+e)	TAI		$(SP-2) \leftarrow PC_L$, $PC_H \leftarrow 0$	* ***
SRA s	7 - 0 - CY		REST		PC _L ← L	
				RET	$PC_{L} \leftarrow (SP),$ $PC_{H} \leftarrow (SP+1)$	
SRLs	0 - 7 - 0 - CY S			RET cc	If condition cc is false	(NZ PO
RLD	7 4 3 0 7 4 3 7 (1512)		JRNS		continue, else same as RET	Z PE
KLD.	A 4 3 7 (ISL)		RETUI	RETI	Return from interrupt,	C NC P
			~		same as RET	I C M
RRD	7 4 3 0 7 4 3 0 (HIL)			RETN	Return from non-	
<u> </u>			}		maskable interrupt	L

Z80-CPU

 $T_A = O^{\circ}C$ to $70^{\circ}C$, $V_{cc} = +5V \pm 5\%$, Unless Otherwise Noted.

Signal	Symbol	Parameter	Min	Max	Unit	Test Condition
Sky	l	Clock Period	A	1121	рѕес	1
	t _w (ΦΗ)	Clock Pulse Width, Clock High	180	[E]	nsec.	Market 1
Ф -	ι _w (ΦL)	Clock Pulse Width, Clock Low	180	2000	nsec .	with the same
	4,1	Clock Rise and Fall Time	a de la Company, des comos Si de Sala por la la la	30	nsec	and the second
4	\$ 100 Cal	Address Output Delay	ALL F	-145	nsec	Tanking Tanking
	D (AD)	Delay to Float	9,000,255	110	nsec :	Particular Section
	^L F (AD)	Address Stable Prior to MREQ (Memory Cycle)	П		· nsec	The At. 4 Lebescher & Line
A ₀₋₁₅	lacm	Address Stable Prior to IORQ, RD or WR (1/O Cycle)	[2]		nsec	$C_L = 50pF$
•	acı	Address Stable from RD or WR	[3]		RSCC	
	tea tcat	Address Stable From RD or WR During Float	[4]		nsec	
		Date Outside Dalan		240		
	¹ D (D)	Data Output Delay Delay to Float During Write Cycle		260 90	nsec	
	tF(D)		50	40	nsec	
	tSΦ (D)	Data Setup Time to Rising Edge of Clock During M1 Cycle	60		nsec	C = 200=E
0-7	¹SΦ (D)	Data Setup Time to Falling Edge of Clock During M2 to M5			nsec	C _L = 200pF
	¹ dcm	Data Stable Prior to WR (Memory Cycle) Data Stable Prior to WR (I/O Cycle)	[5]		nsec	100
,	^t dci		[6]		nsec	S 65 5
	lcdf .	Data Stable From WR	[7]			
	tH	Any Hold Time for Setup Time	³ 0		nsec	
1	IntEast	MREQ Delay From Falling Edge of Clock, MREQ Low		100	nsee	3 7 20 4 7
	¹DLΦ (MR)	MREQ Delay From Rising Edge of Clock, MREQ High	-	100	nsec	S 4
TREO	TDHO (MR)	MREQ Delay From Falling Edge of Clock, MRE High		100 -	nsec	C = 50pF
IKEQ	¹ DHΦ (MR)	Pulse Width. MREO Low	[8]	100	nsec	CL-sopr
	¹w (MRL)	Pulse Width, MREQ High	191		nsec	,
	(WRH)	Pulse width, MREQ riight	171		fisec	
	¹ DLΦ (IR)	IORQ Delay From Rising Edge of Clock, IORQ Low		90	nsec	
000	¹DLΦ (IR)	IORQ Delay From Falling Edge of Clock, IORQ Low		110	nsec	C - 50-F
ORQ	^t DHΦ (IR)	IORQ Delay From Rising Edge of Clock, IORQ High		100	nsec	C _L = 50pF
	¹DHΦ (IR)	IORQ Delay From Falling Edge of Clock, IORQ High		110	nsec	200
		DD Dalay Franchischer Colon Service				
	¹ DLΦ (RD)	RD Delay From Rising Edge of Clock, RD Low RD Delay From Felling Edge of Clock, RD Low	-	100	nsec	**
ξĎ	DLΦ (RD)	RD Delay From Rising Edge of Clock, RD High	-	100	nsec	CL = 50pF
	¹DHΦ (RD)	RD Delay From Falling Edge of Clock, RD High		110	nsec	
						-
	¹DLφ (WR)	WR Delay From Rising Edge of Clock, WR Low		80	nsec	
VR	¹DLΦ (WR)	WR Delay From Falling Edge of Clock, WR Low	`	90	nsec	C _L = 50pF
	^I DHФ (WR)	WR Delay From Falling Edge of Clock, WR High		100	nsec	CT pobi
	tw (WRL)	Pulse Width, WR Low	[10]		nsec	
īī .	^t DL (M1)	MI Delay From Rising Edge of Clock, MI Low		130	nsec	
11	DH (M1)	M1 Delay From Rising Edge of Clock, M1 High	-	130	nsec	C _L = 30pF
FSH	^I DL (RF)	RFSH Delay From Rising Edge of Clock. RFSH Low		180	nsec	C _L = 30pF
	^t DH (RF)	RFSH Delay From Rising Edge of Clock, RFSH High		150	nsec	Г
TIA	ls (WT)	WAIT Setup Time to Falling Edge of Clock	70		nsec	, A.
ALT	(TH) Q ¹	HALT Delay Time From Falling Edge of Clock		300	nsec	C _L = 50pF
T	¹s (IT)	INT Setup Time to Rising Edge of Clock	80		nsec	
MI						-
	Lw (NML)	Pulse Width, NM1 Low	80		nsec	
USRQ	^L s (BQ)	BUSRQ Setup Time to Rising Edge of Clock	80		nsec	
USAK	¹ DL (BA) ¹ DH (BA)	BUSAK Delay From Rising Edge of Clock, BUSAK Low BUSAK Delay From Falling Edge of Clock, BUSAK High		120 110	nsec	C _L = 50pF
ESET	ts (RS)	RESET Setup Time to Rising Edge of Clock	190		nsec	
	tF(C)	Delay to Float (MREQ, IORQ, RD and WR)		100	nsec	1
	t _{mr}	MI Stable Prior to IORQ (Interrupt Ack.)		100		
		MI Stable Drive to IODO (Intermed Act.)	[11]		nsec	

[1] $t_{\text{acm}}^{\text{acm}} = t_{\text{w}}(\Phi H) + t_f - 75$

[2] t_{aci} = t_c -80

[3] $t_{ca} = t_{w(\Phi L)} + t_{r} = 40$

[4] tcat = tw(ΦL) + tr - 60

[5] t_{dem} = t_e - 180

[6] 1dei=1w(ΦL)+t,-180

[7] 1cdf = 1w(+L)+1,-50

[8] tw(MRL) = tc - 40


[9] $t_{w(MRH)} = t_{w(\Phi H)} + t_{f} - 30$

[10] tw(WR) = 1c - 40

[11] tmr = 2tc + tw(+H) + 4 - 80


NOTES:

- A. Data should be enabled onto the CPU data bus when RD is active. During interrupt acknowledge data should be enabled when M1 and IORO are both active.
- B. All control signals are internally synchronized, so they may be totally asynchronous with respect to the clock.
- C. The RESET signal must be active for a minimum of 3 clock cycles.
- D. Output Delay vs. Loaded Capacitance
 TA = 70°C Vcc = +5V ±5%
 - (1) $\Delta C_L = \pm 100 \text{pF} (A_\phi A_{15} \text{ and Control Signals})$, add 30 ns to timing shown.
- E. Although static by design, testing guarantees 1_{w(ΦH)} of 200 µsec maximum



Load circuit for Output

A.C. Timing Diagram



Absolute Maximum Ratings

Temperature Under Bias
Storage Temperature
Voltage On Any Pin
with Respect to Ground
Power Dissipation

 Specified operating range ~65°C to +150°C
 -0.3V to +7V

1.5W

*Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Z80-CPU D.C. Characteristics

 $T_A = 0^{\circ}C$, to $70^{\circ}C$, $V_{cc} = 5V \pm 5\%$ unless otherwise specified

Symbot	Parameter	Min.	Тур.	Max.	Unit	Test Condition
V _{ji,C}	Clock Input Low Voltage	-0.3		0.45	·V	
v_{HC}	Clock Input High Voltage	Vec2		Vec	V	
VIL	Input Low Voltage	-0.3		0.8	V,	
Vill	Input High Voltage	, 2.0	٠,	Vec	V	
V _{QL}	Output Low Voltage	•		0.4	+ V -	l _{OL} =1.8mA
v _{OH}	Output High Voitage	2.4	· L	<i>.</i>	V	I _{OH} = -250#A
l _{CC}	Power Supply Current		*2		mA ·	1 _c = 400nsec
L	Input Leakage Current		1	10	μA	V _{IN} =0 to V _{cc}
LOH	Tri-State Output Leakage Current in Float			10	μΑ	V _{OUT} =2.4 to V _{vc}
IOL	. In State Output Leakage Current in Float	- 1		10	μΑ	VOLT=0.4V
l _{LD}	Data Bus Leakage Current in Input Mode	-	-	±10	μΑ	0 ≤ V _{IN} ≤ V _{ee}

Z80A-CPU D.C. Characteristics

TA = 15 C to 70°C N to 55V 5 unless otherwise specified 1

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition
$v_{\rm HC}$	Clock lipsit Low Voltage	-0.3		0.45	V	
Ville	Clock Input High Voltage.	V ₅₅ =.2		Vice	V	
V ₁ L	Input Low Voltage	-0.3		UN.	V.	
ν _{IH}	Input High Voltage	2.0		Vec	V	
COL	Output I ow Voltage	,		0.4	"V	IOL=1.8mA
^У ОН	Output High Voltage	2.4			y	l _{OH} = -250μA
lcc .	Power Supply Corrent		40	200	mA	t _e = 250nsec
۱۲۱	Input Heakage Current	,		10	μА	V _{IN} =0 to V _{ee}
чон	Tri-State Output Leakage Current in Float	-		10	μΑ٠	VOLT=2.4 to Vec
LOL	Tri-State Output Leakage Current in Float		-	-10	μΛ	V _{OUT} =0.4V
¹ i D	Data Bus Leakage Current in Inpat Mode"			±10 ;	μΛ	0 < V _{IN} < V _{cc}

Note: For Z80-CPU all AC and DC characteristics remain the same for the militage grade parts except Ice.

= 300 mA

Capacitance

T_A = 25°C, f = 1 MHz, unmeasured pins returned to ground

Symbol	Parameter	Max.	Unit
C _d ,	Clock Capacitance	35 "	pŀ
CIN	Input Capacitance	5	pF
COLT	Output Capacitance	10 🙄	pF

Z80-CPU Ordering Information

C - Ceramic

P - Plastic.

S - Standard 5V ±5% 0° to 70°C

E - Extended 5V ±5% -40 To 85 C

M - Military 5V =10% -55° to 125° C

Capacitance

 $T_{A} = 25^{\circ}C$, t = 1 MHz.

unmeasured pins returned to ground

Symbol	Parameter	Max.	Unit	
(₄ , -	Clock Capacitance	35	pl	
$\mathcal{A}^{N_{\mathrm{eff}}}$	Imput Capacitance*	£ '.	r+	
cott.	Output Capacitance	166	pl	

Z80A-CPU Ordering Information

C Ceramić

P - Piastic

S - Standard 5V ±5% 0° 10°70°C

 $T_A = O^{\circ}C$ to $70^{\circ}C$, $V_{CC} = +5V \pm 5\%$. Unless Otherwise Noted.

Signal	Symbol	Parameter	Min	Max	Unit	Test Condition
	le .	Clock Period	.25	1121	изес	
Ф	τ _w (ΦΗ)	Clock Pulse Width, Clock High	110	[E]	nsec	1
	ι _w (ΦL)	Clock Pulse Width, Clock Low	110	2000	nsec	┪
	Lr, f	Clock Rise and Fall Time		.30	nsec	1
4	ID (AD)	Address Output Delay		110	nsec	1 .
	tF (AD)	Delay to Float		90	nsec	1
A	faem	Address Stable Prior to MREQ (Memory Cycle)	111		nsec	-i
A ₀₋₁₅	laci	Address Stable Prior to IORQ, RD or WR (I/O Cycle)	[2]		nsec	C _L = 50pF
	t _{ca}	Address Stable from RD, WR, JORQ or MREQ	[3]		nsec	-
	1caf	Address Stable From RD or WR During Float	. [4]		nsec	
	(D) (D)	Data Output Delay		150		
	¹ F (D)	Delay to Float During Write Cycle			nsec	4
	SΦ (D)	Data Setup Time to Rising Edge of Clock During M1 Cycle	35	90		
D ₀₋₇	¹ SΦ (D)	Data Setup Time to Falling Edge of Clock During M2 to M5	50		nsec	
-0-/	ldem	Data Stable Prior to WR (Memory Cycle)	131		nsec	$C_L = 50 pF$
- 1		Data Stable Prior to WR (I/O Cycle)			nsec	
	^t dci ^t cdf	Data Stable From WR	[6]		nsec	
			1			
	· tH	Any Hold Time for Setup Time	<u> </u>	0	nsec	
	^t DL (MR)	MREQ Delay From Falling Edge of Clock, MREQ Low		85	nsec	, .
	1DHΦ (MR)	MREQ Delay From Rising Edge of Clock, MREQ High		85	nsec	1
MREQ	^t DHΦ (MR)	MREQ Delay From Falling Edge of Clock, MREQ High	-	85	nsec	C = 50pF
	tw (MRL)	Pulse Width, MREQ Low	[8]		nsec	1
	tw (MRH)	Pulse Width, MREQ High	[9]		nsec	1 .
	¹DLΦ (IR)	IORQ Delay From Rising Edge of Clock. IORQ Low		75		<u> </u>
	DLT (IR)	IORQ Delay From Falling Edge of Clock, IORQ Low			nsec	
IORQ		IORQ Delay From Rising Edge of Clock, IORQ High		85	nsec	C ₁ = 50pF
	¹DHΦ (IR) ¹DHΦ (IR)	IORO Delay From Falling Edge of Clock, IORO High		85	nsec	
	·DHΦ (IK)	TONG SOLDY From Family Edge of Clock, TORQ Flight		85	nsec	
	^t DLΦ (RD)	RD Delay From Rising Edge of Clock, RD Low		85	nsec	
RD	「DLΦ (RD)	RD Delay From Falling Edge of Clock, RD Low	-	95	nsec	
~ I	tDHΦ (RD)	RD Delay From Rising Edge of Clock, RD High		85	лѕес	C _L = 50pF
	UHT (RD)	RD Delay From Falling Fage of Clock, RD High	1	85	usec	
	DLΦ (WR)	WR Delay From Rising Edge of Clock, WR Low	1	65	nsec	T
- N	DLT (WR)	WR Delay From Falling Edge of Clock, WR Low		80		ĺ
WR '	DHT (WR)	WR Delay From Falling Edge of Clock, WR High			nsec	$C_L = 50pF$
	tw (WRL)	Pulse Width, WR Low	1101	80	nsec	-
-	-W (WKL)	Total Wilder W. Com	(10)		nsec	
MĪ	^t DL (MI)	MI Delay From Rising Edge of Clock, MI Low		100,	nsec	$C_T = 50pF$
	tDH (M1)	M1 Delay From Rising Edge of Clock, M1 High		100 /	nsec	CL-20hr
5550	IDL (RF)	RFSH Delay From Rising Edge of Clock, RFSH Low		130	nsec	
RESH	DH (RF)	RFSH Delay From Rising Edge of Clock, RFSH High		120	nsec	C _L = 50pF
WAIT	L _s (WT)	WAIT Setup Time to Falling Edge of Clock	70		nsec	
HALT			,,,		TESC C	
	^t D (HT)	HALT Delay Time From Falling Edge of Clock		300	nsec	C _L = 50pF
INT	اع (IT) د	INT Setup Time to Rising Edge of Clock	80		nsec	1 :
NMI .	tw (NML)	Pulse Width, NM I Low	-80		nsec	
BUSRQ	L _s (BQ)	BUSRQ Setup Time to Rising Edge of Clock	50		nsec	
				100		
BUSAK	^t DL (BA) ^t DH (BA)	BUSAK Delay From Rising Edge of Clock, BUSAK Low BUSAK Delay From Falling Edge of Clock, BUSAK High		100	nsec	C _L = 50pF
RESET	ts (RS)	RESET Setup Time to Rising Edge of Clock	60		nsec	
	¹F(C)	Delay to Float (MREQ, IORQ, RD and WR)		80		
				60	nsec	
	t _{mr}	M1 Stable Prior to IORQ (Interrupt Ack.)	1111		nsec	

[12]
$$t_c = t_{w(\Phi H)} + t_{w(\Phi L)} + t_r + t_f$$

[1]
$$t_{acm} = t_{w(\Phi H)} + t_f - 65$$

[2]
$$t_{aci} = t_{c} - 70$$

[3]
$$t_{ca} = t_{w(\Phi L)} + t_{r} - 50$$

[4]
$$t_{caf} = t_{w(\Phi L)} + t_r - 45$$

[5]
$$t_{dem} = t_c - 170$$

[6]
$$t_{dci} = t_{w(\Phi L)} + t_{r} - 170$$

$$t_{cdf} = t_{w(\Phi L)} + t_r - 70$$

[8]
$$t_{w}(\overline{MRL}) = t_{c} - 30$$

[9]
$$t_{W(\overline{MRH})} = t_{W(\Phi H)} + t_f - 20$$

[10]
$$t_{w(\overline{WR}L)} = t_{c} -30$$

[11]
$$t_{mr} = 2t_c + t_{w(\Phi H)} + t_f = 65$$


NOTES:

- A. Data should be enabled onto the CPU data bus when RD is active. During interrupt acknowledge data should be enabled when MI and IORQ are both active.
- B. All control signals are internally synchronized, so they may be totally asynchronous with respect to the clock.
- C. The RESET signal must be active for a minimum of 3 clock cycles.
- D. Output Delay vs. Loaded Capacitance

TA = 70°C Vcc = +5V ±5%


Add 10nsec delay for each 50pf increase in load up to maximum of 200pf for data bus and 100pf for address & control lines.

E. Although static by design, testing guarantees $t_{w(\Phi H)}$ of 200 μ sec maximum



Load circuit for Output

Package Configuration ^12.~ 39 38 Z-80 CPU GND 29 Z 80 A RESH CPU ► M₇ 27 RESET BUSHO WAIT BUSAK HALT · WR MREO 22 ► ŘĎ TORG 21



ZILOG EUROPEAN DISTRIBUTORS

AUSTRIA

Kontron Ges. M.B.H. & Co Kg A-1140 Wein

Ameise 49

Tel: 94 56 46

Twx: 01-1699

BELGIUM

Heliagraph

Minister de Saegerlaan 1

B-9220 Merelbeke

Tel: 091/30 13 14

Twx: 12104

DENMARK

SC Metric A/S Skodsborgvej 305

2850 Naerum Tel: 02/80 42 00

Twx: 37163



FRANCE

A2M

40 rue des Tilleuls

92100 Boulogne Tel: ~603 66 40

Twx: 200491

FINLAND

Finn Metric OY Ahertajantie 6D

02100 Espoo

Tel: 90/46 08 44 Twx: 122018

GERMANY

Kontron Elektronik GmbH Oskar von Miller Strasse 1 8057 Eching bei Munchen

Tel: 08165 77321

Twx: 526512

GREECE

Microsystems O.E. 16 Averof Street Athens 103

Greece -

Tel: 822-3064 Twx: 214912

ITALY

Ezimar SPA

via Francesco Ferruccio 2

20145 Milan

Tel: 3493539 or 3490084

Twx: 25543

NETHERLANDS

Tekelec Airtronic Kruislaan 235

Amsterdam

Tel: 92 87 66

Twx: 16009

NORWAY

Metric A. S.

Postboks 85

Bekkelagshogda

Oslo II

Tel: 28 26 24

Twx: 18461

SPAIN

Unitronics S. A. Princesa 1

Madrid (13)

also in Barcelona

Tel: 242 52 04

Twx: 22596

SWEDEN"

Scandia Metric AB Banvaktsvagen 20

Fack S171.19

Solna 1

Tel: 82 04 00

Twx: 10766

SWITZERLAND

Stolz AG

Ch 8968 Mutschellen

Tel: 057 5 46 55

Twx: 54070

UNITED KINGDOM

Cramer Electronics 16 Uxbridge Road

Ealing

London W5 2BP

Tel: 01 579 3001

Twx: 933592 Micropower Limited

Hampstead House

Basingstoke

Hants, RG21_1LG

Tel: (0256) 54121

Twx: 858572

Memec Systems Limited Thame Park Industrial Estate

Thame

Oxfordshire OX9 3SR Tel: 084 421 3149

Twx: 837508