GPU Computing Project Parallel implementation of Dijkstra's Algorithm

Tricella Davide 08361A

October 18, 2023

Instructor: Professor Grossi Giuliano

Abstract

The purpose of this paper is to describe the implementation and benchmarking of various parallel implementations of Dijkstra's Algorithm to solve the all-pairs shortest path problem.

Contents

1	Introduction	2
2	Dijkstra's algorithm overview	2
	2.1 Sequential Version	3
	2.1.1 Complexity	4
	2.2 Source Partitioned version	4
	2.2.1 Complexity	5
	2.3 Source Parallel version	5
	2.3.1 Complexity	5
3	Implementation details	6
	3.1 Sequential version	6
	3.2 Source Partitioned version	7
	3.3 Source Parallel version	
	3.3.1 Parallel Reduction	
	3.3.2 Algorithm limitations	10
4	Benchmarking and Profiling	11
	4.1 Benchmarking	11
	4.2 Profiling	
5	Conclusions	14

1 Introduction

The problem of shortest path in a graph consists of finding the path, from node A to node B, which minimizes the sum of edges weights of which the path is composed.




Figure 1: Graph with edge weights

In particular, the algorithm used for this document aim to solve the all-pairs shortest path problem, which consists of finding the length of the shortest path for every pair of nodes.

The algorithm assumes that there are not negative weights and that the graph is undirected without isolated parts.

This problem is tackled in a lot of practical applications, like road networks path-finding, telecommunication routing and robot navigation.

2 Dijkstra's algorithm overview

To solve the problem introduced before, there are several solutions which have been studied and improved troughout the years. The option chosen for this task has been the Dijkstra's algorithm, which has been implemented using the paper [1] as a guidance.

This is a very well known algorithm, initially designed at the end of the 1950's, and used in a huge number of different applications.[4]

The first version implemented was basically a parallel extension of the sequential algorithm, then a more advanced approach has been taken for the improved version.

2.1 Sequential Version

The basic algorithm solve the problem of shortest path between one Source Node and all the other nodes. The sequential version uses a for loop to launch this version on every node of the graph, so at the end of the loop every node possesses the shortest path to every other node.

The main elements used during the computation are:

- Graph Adiacency Matrix: which represents the graph indicating the weight of the edge which connects a node to another
- Vt Set: used as a stop condition and to check if a node has already a minimal path assigned
- 1 Array: which contains the minimal paths found for a certain node at a certain moment

We can divide the procedure into two main passages:

- Initialization
- Main loop

During the first phase the Vt set is created containing only the Source Node, then the l Array is initialized, with the direct connections from the Source Node to every other node, putting a symblic value of "infinity" where a direct connection is not available.

The the main loop begins, and continues until all the nodes are present in the Vt set. The Main cycle, is composed of two internal phases:

- Local minimum search: between the elements of l not included in Vt we look for the minimum weight. Then we add the node selected to Vt.
- Update loop: the value of l, corresponding to the node selected before, gets updated with the minimum between the current value and the sum between the value selected during the minimum search and the weight present in the matrix. This part verifies if the value calculated by the search brings to a path actually shorter than the one stored.

When the Vt set is equal to the set of nodes of the graph, the Main loop terminates and the algorithm returns the l Array, where all the shortest paths are stored.

To solve the all pairs Shortest Paths problem we add an external loop that launch the algorithm for every row of the original Adiacency Matrix, and at the end returns a new matrix, composed of the various l arrays computed for every node.

2.1.1 Complexity

The sequential algorithm perform n times the basic algorithm , which has a complexity of $O(n^2)$:

• Time per Source: $O(n^2)$

• Number of executions: *n*

• Total Time: $O(n^3)$

2.2 Source Partitioned version

The idea behind the initially implemented parallel version is simple: to solve the problem we have to launch the algorithm |V| times, where V is the set of nodes of the graph. Every thread executes the algorithm for one node of the graph, and at the end insert the results in the correct row of the matrix in Global Memory.

The computation has been spreaded over the gpu blocks using a fixed amount of threads per block (1024) and a variable size of blocks, based on the number of nodes of the graph.

The shared memory is not used because the variables needed for the computation are all locally present inside the thread, which is the main advantage of this first technique, because there are not requirements of any kind on inter-process communications. Each thread works completely isolated from the others.

Due to thread memory limitations, the main variables of each thread had to be stored into Global Memory, and retrieved using the global thread id, calculated at the start of the computation.

This implementation requires a thread per node of the graph, which still uses the various for loops present in the sequential version, this fact make this implementation simple to program, with a decent speedup, provided the graph is big enough.

The main problem is that it is not taking full advantage of the Gpu capabilities, which is the weak spot that the second version tries to address.

2.2.1 Complexity

This version improves the performance by performing the basic algorithm in parallel, and has no communication delay:

• Time per Source: $O(n^2)$

• Number of executions: 1

• Total Time: $O(n^2)$

2.3 Source Parallel version

This version aim to exploit more the parallel execution of the GPU, using one Block per node of the graph, and one thread for every node to evaluate in the block. To reach this objective it is necessary to use the shared memory to save the varius data used during the computation of a block.

This time the threads are not isolated and need to cooperate to compute the final array for the block result. The inner for loop now implement a Parallel reduction procedure which compute the local minimum of a node.

There are some critical section of the code, like the stop condition check, that have been assigned exclusively to the first thread of the block, using the thread syncronization directive, because these steps are complex to parallelize, and the istruction executed by multiple threads could cause concurrent acces which would slow down the evaluation.

2.3.1 Complexity

The improved version increases the concurrency by using n processor per instance, so n^2 processors, this means thath every instance is executed by n processors, but we have to take into account the communication delay:

• Time per Source: $O(n^2/p + nlog(p))$

• Number of processors: *n*

• Total Time: $O(n^3/n) + O(n\log(p)) = O(n^2) + O(n\log(p))$

3 Implementation details

The codebase is a C++ application written using the Visual Studio IDE from Microsoft, supported by the Nsight tools from NVIDIA. [7]

These tools enable some utilities like a debugger and the integration with the IDE, enabling some shortcuts via the Visual Studio UI.

3.1 Sequential version

The sequential version is implemented by the function

```
void shortestPathsSequential(int* matrix, int dimension, int* results)
```

where matrix and results are respectively the Adiacency Matrix of the graph and the result matrix, while dimension is the number of nodes of the graph.

Despite the fact that a matrix is generally considered a sparse and inefficient storage method for a graph, in this particular case this data structure has the advantage of containing some vital information in the structure itself, while the same implementation of Dijkstra using a linked list type of structure would have been a lot more convoluted, with various auxilary implementations required to evalutate the weight of the path from every node to another.

It also would not make a lot of sense to encode the result of this algorithm into a listed structure, beacuse the objective is to find the path form very node to every other node, so a list would not be as efficient as a matrix to encode $nodes^2$ values.

The data structures for the computation are then allocated and initialized, with Vt having all false values except for the Source node and l having the values of the corresponding matrix row.

```
bool* Vt = (bool*)malloc((dimension) * sizeof(bool));
int* l = (int*)malloc(dimension * sizeof(int));
```

The main loop start, using a simple function which check the Vt array as a stop condition

```
bool allTrue(bool* vector, int dimension)
```

The search for the local minimum is executed.

```
for (int i = 0; i < dimension; i++) {
   if (Vt[i] == true) continue;
   if (l[i] < closestWeigth) {
      closestWeigth = l[i];</pre>
```

```
closestIndex = i;
}
```

Then the Vt cell of the closest node is set to true and the l array is updated with the minimum between the current value and the possible better value.

```
Vt[closestIndex] = true;
for (int i = 0; i < dimension; i++) {
    if (Vt[i] == true) continue;
    int uvWeight = matrix[closestIndex * dimension + i];
    l[i] = min(l[i], l[closestIndex] + uvWeight);
}</pre>
```

When the main loop stops, the result matrix is filled with the values from the l array

```
for (int i = 0; i < dimension; i++) {
    results[node * dimension + i] = l[i];
}</pre>
```

3.2 Source Partitioned version

This simple parallel version is implemented by the function

```
__global__ void shortestPathsParallel(int* matrix, int dimension,
   int* results, int* lArray, bool* VtArray)
```

The algorithm is not substantially different from the sequential version, the only change present is that now the reference for the Source node is not the index of a for loop, but the calculated thread Id.

Every thread computes the sequential version without communicating in any way with other threads, not even during the results copying section.

This means that during initialization the Vt index to set is the one corresponding to the idx variable. This id is also used during the update of the l array and the filling of the results matrix.

3.3 Source Parallel version

The last version is implemented by the function

```
__global__ void shortestPathsParallelV2(int* matrix, int* results)
```

This time the code has various significant differences from the sequential one.

Beginning from the initialization phase, the usage of multiple blocks required the utilization of the shared memory, to guarantee to all threads of the block the necessary information with good access speed.

```
// Shared memory initialization
extern __shared__ int s[];
int* sharedData = s;

// l vector initialization
int* l = (int*)&sharedData[0];

// minimum vectors initialization
int* minimumValues = (int*)&l[bDim];
int* minimumIndexes = (int*)&minimumValues[bDim];

// Boolean vector simulating the Vt set initialization
bool* Vt = (bool*)&minimumIndexes[bDim];

bool* stopCycle = (bool*)&Vt[bDim];
```

The shared memory initialization contains an additional vector, the minimumValues and minimumIndexes arrays, used during the computation of the local minimum, the first containing the weight of a certain node, the second containing the index of that node according to the original matrix.

This is necessary for the correct computation of the parallel reduction, because the standard reduction does not take into account an external index, which is necessary in this application, so there are two assignments instead of one, one for the value, the other for the index.

3.3.1 Parallel Reduction

The Parallel Reduction is a strategy to perform quickly some operations that output a single value from the computing of an array of values. The idea is to maximize the usage of a parallel processor, by reducing the original array in smaller and smaller parts, with each thread evaluating two values per cycle. At the end of the operation the result will lay in the first cell of the array.

This operation dows not require additional data structures to function, so it works competely in-place. The general field of application are mathematical operations such as sum or, in this case, a minimum operation.

The standard algorithm of the reduction has been slighly modified, as reported by this article [3], to keep track of the node original index between the various passages. This comes with an additional cost, because now the number of comparisons that a thread must perform for every cycle is two instead of one.




Figure 2: Parallel reduction scheme

```
int localMin = minWithVt(
    minimumValues[index],
    minimumValues[index + stride],
    Vt[minimumIndexes[index]],
    Vt[minimumIndexes[index + stride]]);
int localMinIndex = minIndexWithVt(
    minimumValues[index],
    minimumValues[index],
    minimumIndexes[index],
    minimumIndexes[index + stride],
    Vt[minimumIndexes[index]],
    Vt[minimumIndexes[index + stride]]);
```

The two functions above are responsible for finding the minimum and the minimum index, taking the corresponding Vt values into account. This part of the implementation has been

particularly tricky, with the algorithm not converging to a solution, due to set errors of the new Vt value.

At the end of the parallel reduction section there will be the value and the index of the minimum edge respectiverly at minimumValues[0] and minimumIndexes[0].

The update of the l array is executed in the same way as before, with every thread updating its cell of the array.

3.3.2 Algorithm limitations

The main setback of this algorithm is that it does not scale well with the number of nodes in the graph. In this case the tests were performed on a GPU with a maximum number of thread per block of 1024, so that is the limit of the graph dimension. The performance evaluation is therefore not exhaustive due to the fact that the graph can only be that big, a more powerful card should be able to handle bigger graphs and show the improvements in performance.

To make this algorithm usable on a GPU like the tested one, the usage of the shared memory should be completely eliminated, because in that case the informations have to be available to threads which are not in the same block.

This would reduce the performances of the memory accesses, but would make the procedure available for lower end cards.

4 Benchmarking and Profiling

4.1 Benchmarking

The tests have been performed on a machine equipped with a GPU NVIDIA GeForce GTX 1050 and an Intel processor i5-8300H with core frequency of 2.3 GHz, the GPU architecture possesses these basic specifications:

• Compute Capability: 6.1

• Total CUDA Cores: 640

• Clock: 1354 MHz

• Memory: 4096 MB GDDR5

• Max Threads per Block: 1024

• Max Blocks per Multiprocessor: 32

• Max Shared Memory size per Block: 49152 bytes

The performances in terms of execution time have been summarized into the following chart:




Figure 3: Parallel reduction scheme

The chart shows that the Source Partitioned version has a slighlty less tilted curve than the sequential one, but the gain is not that significant, while the Source Parallel version shows an initial spike before the other two starts to ascend.

This may be due to the overhead of the parallel execution, in an area where the number of nodes is not high enough to show its efficacy.

The resulting speedups are shown below:

Number of nodes	Source Partitioned version	Source Parallel version	
256	0.58	0.48	
512	1.26	0.36	
1024	2.18	0.16	
2048	2.22	NA	
4096	1.47	NA	

The Source Parallel version speedups could not be evaluated for graphs larger than 2048 nodes due to the testing machine limitations. It is worth noting thought that the performances of the latter are always worse than the sequential version, while the source partitioned version outperforms the sequential starting from 512 nodes of dimensions.

All the speedups of the Source Partitioned version are evaluated considering a number of processors equal to the number of nodes, while the speedups of the Source Parallel version take into account nodes * nodes processors.

4.2 Profiling

Profiling has been accomplished using the NVIDIA **Nvprof** Profiler [2], which is out of support nowadays, but the benchmarking machine uses a card which is not compatible with the more recent tool **Nsys**. [6]

The following data has been collected executing both algorithms on a graph composed of 512 nodes.

The first table show the data obtained with the GPU Trace command, while the second is the general profiling of the compiled executable.

	CUDA memcpy HtoD	shortestPathsParallel	CUDA memcpy DtoH	shortestPathsParallelV2	CUDA memcpy DtoH
Start	406.56ms	1.30807s	2.05580s	2.05755s	4.63555s
Duration	81.856us	747.66ms	108.22us	2.57792s	108.26us
Grid Size	-	(1 1 1)	-	(512 1 1)	-
Block Size	-	(1024 1 1)	-	(512 1 1)	-
Regs*	-	38	-	40	-
DSMem*	-	0B	-	6.5010KB	-
Throughput	11.930GB/s	-	9.0235GB/s	-	9.0209GB/s
SrcMemType	Pageable	-	Device	-	Device
DstMemType	Device	-	Pageable	-	Pageable
Context	1	1	1	1	1
Stream	7	7	7	7	7

Table 1: General profiling of the program

Time(%)	Time	Calls	Avg	Min	Max	Name
77.51	2.57922s	1	2.57922s	2.57922s	2.57922s	shortestPathsParallelV2
22.48	747.92ms	1	747.92ms	747.92ms	747.92ms	shortestPathsParallelV2
0.01	219.26us	2	109.63us	108.38us	110.88us	CUDA memcpy DtoH
0.00	83.199us	1	83.199us	83.199us	83.199us	CUDA memcpy HtoD
97.75	3.32723s	2	1.66361s	747.99ms	2.57924s	cudaDeviceSynchronize
1.70	57.931ms	1	57.931ms	57.931ms	57.931ms	cudaSetDevice
0.47	15.937ms	1	15.937ms	15.937ms	15.937ms	cuDevicePrimaryCtxRelease
0.03	1.0034ms	3	334.47us	158.50us	446.90us	cuLibraryLoadData
0.02	665.20us	3	221.73us	171.60us	249.80us	cudaMemcpy
0.01	440.80us	4	110.200us	10.300us	245.80us	cudaMalloc
0.01	420.60us	4	105.15us	11.300us	215.50us	cudaFree
0.00	141.00us	2	70.500us	49.600us	91.400us	cudaLaunchKernel
0.00	64.100us	3	21.366us	5.2000us	34.200us	cuLibraryUnload
0.00	22.400us	114	196ns	100ns	2.2000us	cuDeviceGetAttribute
0.00	6.7000us	3	2.2330us	200ns	6.0000us	cuDeviceGetCount
0.00	2.6000us	1	2.6000us	2.6000us	2.6000us	cudaGetDeviceProperties
0.00	2.4000us	1	2.4000us	2.4000us	2.4000us	cuModuleGetLoadingMode
0.00	2.3000us	1	2.3000us	2.3000us	2.3000us	cudaGetDevice
0.00	2.0000us	2	1.0000us	200ns	1.8000us	cuDeviceGet
0.00	1.0000us	2	500ns	400ns	600ns	cudaGetLastError
0.00	900ns	1	900ns	900ns	900ns	cuDeviceGetName
0.00	300ns	1	300ns	300ns	300ns	cuDeviceTotalMem
0.00	300ns	1	300ns	300ns	300ns	cuDeviceGetLuid
0.00	300ns	1	300ns	300ns	300ns	cudaPeekAtLastError
0.00	200ns	1	200ns	200ns	200ns	cuDeviceGetUuid

Table 2: GPU Trace report

5 Conclusions

This paper discussed about two parallel implementations of the Dijkstra's Algorithm, unfortunately the results cannot be cosidered conclusive in any way, due to excessive testing limitations of the benchmarking machine.

The improved version performances are basically unknown at this point, because the testing could not work on graphs with a decent amount of nodes, where the full parallel version would have the possibility to be effective compared to the other two versions.

The Source Partitioned version also does not show the expected speedup, while being faster than the sequential version the improvement shown does not bring the time required to a smaller scale of reference, the elapsed time is smaller but in the same range of values. For this reason it is hard to tell if it would be worth using parallel processors with this algorithm on a real problem, considering the costs of this type of hardware, for a gain that is not that significant.

References

- [1] Vivek Sarkar. Parallel Graph Algorithms. 2008. URL: https://www.cs.rice.edu/ ~vs3/comp422/lecture-notes/comp422-lec24-s08-v2.pdf.
- [2] NVIDIA. CUDA Pro Tip: nvprof is Your Handy Universal GPU Profiler. 2013. URL: https://developer.nvidia.com/blog/cuda-pro-tip-nvprof-your-handy-universal-gpu-profiler/.
- [3] Parallel all-pairs shortest path algorithm. 2022. URL: https://en.wikipedia.org/wiki/Parallel_all-pairs_shortest_path_algorithm.
- [4] Dijkstra's algorithm. 2023. URL: https://en.wikipedia.org/wiki/Dijkstra%27s_algorithm.
- [5] NVIDIA. CUDA C++ Programming Guide. 2023. URL: https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html.
- [6] NVIDIA. NVIDIA Nsight Systems user guide. 2023. URL: https://docs.nvidia.com/nsight-systems/UserGuide/index.html#cli-options.
- [7] NVIDIA. NVIDIA Nsight Visual Studio Edition. 2023. URL: https://developer.nvidia.com/nsight-visual-studio-edition#:~:text=NVIDIA%20Nsight%20Integration%20is%20a%20Visual%20Studio%20extension,%27%20menu%20in%20the%20Visual%20Studio%20menu%20bar..