Head.S 분석자료

16기 A조

Head.s @0 stext

XO	DTB (PHY ADDRERSS)		
_			1
X1	00000000_00000000	X16	
X2	00000000_00000000	X17	
Х3	0000000_00000000	X18	
X4		X19	
X5		X20	
X6		X21	
X7		X22	
X8		X23	
X9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	FF
X15		X30	LF

PC 00000088_11120000

Head.s @1 stext

bl preserve_boot_args

X0	DTB (PHY ADDRERSS)			
X1	0000000_0000000	X16		
X2	0000000_0000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
Х6		X21		
X7		X22		
X8		X23		
X9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		F
X15		X30	stext+4	L

Head.s @2 preserve_boot_args

mov x21, x0

DTB (PHY ADDRERSS)		
00000000_00000000	X16	
00000000_00000000	X17	
00000000_00000000	X18	
	X19	
	X20	
	X21	DTB (PHY ADDRERSS)
	X22	
	X23	
	X24	
	X25	
	X26	
	X27	
	X28	
	X29	
	X30	stext+4
	00000000_00000000	00000000_00000000 X16 00000000_00000000 X17 00000000_00000000 X18 X19 X20 X21 X21 X22 X23 X24 X25 X26 X27 X28 X29

FP

Head.s @3 preserve_boot_args

adr_l x0, boot_args

u64 __cacheline_aligned boot_args[4]; (= ffff000011286000)

+-4 GBiM 가 유효 함. PC + boot_args = 0x88_11286000

X0	00000088_11286000			_
X1	00000000_00000000	X16		
X2	00000000_00000000	X17		
Х3	00000000_00000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23		
X9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		FP
X15		X30	stext+4	LR

Head.s @4 preserve_boot_args

```
stp x21, x1, [x0]

stp x2, x3, [x0, #16]

u64 __cacheline_aligned boot_args[4];

boot_args[0] = x21; // DTB

boot_args[1] = x1; // 0

boot_args[2] = x2; // 0

boot_args[3] = x3; // 0
```

X0	00000088_11286000			
X1	0000000_0000000	X16		
X2	0000000_0000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23		
X9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		FP
X15		X30	stext+4	LR

Head.s @5 preserve_boot_args

dmb sy

DMB

Data Memory Barrier.

SY

Full system barrier operation. This is the default and can be omitted.

boot_arg[]를 저장한 명령어가
Chche clear 명령어에 영향을
받지 않도록 Barrier를 사용한다.
(메모리 오더링 이슈는 1 core에서도 발생한다)

X0	00000088_11286000		
X1	0000000_0000000	X16	
X2	0000000_0000000	X17	
ХЗ	00000000_00000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
Х7		X22	
X8		X23	
Х9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	
X15		X30	stext+4

FP LR Head.s @6 preserve_boot_args

mov x1, #0x20

 $4 \times 8 = 32 = 0 \times 20$

		_	
X0	00000088_11286000		
X1	00000000_00000020	X16	
X2	00000000_00000000	X17	
Х3	00000000_00000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
Х7		X22	
X8		X23	
Х9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	
X15		X30	stext+4

FP

Head.s @7 preserve_boot_args

b __inval_dcache_area

__inval_dcache_area(void *addr, size_t len);

X0 - addr

X1 – len

Ensure that any D-cache lines are invalidated.

X0	00000088_11286000		
X1	0000000_00000020	X16	
X2	0000000_0000000	X17	
Х3	0000000_0000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
Х7		X22	
X8		X23	
Х9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	
X15		X30	stext+4

FP

Head.s @8 stext

bl el2_setup

X0	00000088_11286000		
X1	0000000_00000020	X16	
X2	0000000_00000000	X17	
ХЗ	0000000_0000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
Х7		X22	
Х8		X23	
Х9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	
X15		X30	stext+8

FP

Head.s @9 el2_setup

SPsel, #1 msr

X0	00000088_11286000			
X1	0000000_00000020	X16		
X2	00000000_00000000	X17		
Х3	00000000_00000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23		
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		FP
X15		X30	stext+8	LR

SPSEL

 $00000000_00000001$

Head.s @10 el2_setup

mrs x0, CurrentEL

System이 EL1 모드로 부팅했다고 가정함

The CurrentEL bit assignments are:



Bits [31:4]

Reserved, RESO.

EL, bits [3:2]

Current exception level. Possible values of this field are:

00 EL0 01 EL1 10 EL2 11 EL3

Resets to an IMPLEMENTATION DEFINED value.

Bits [1:0]

Reserved, RES0.

X0	00000000_00000004			
X1	00000000_00000020	X16		
X2	00000000_00000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23		
X9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		FI
X15		X30	stext+8	LF
	X1 X2 X3 X4 X5 X6 X7 X8 X9 X10 X11 X12 X13	X1 00000000_000000000 X2 00000000_00000000 X3 00000000_00000000 X4 X5 X6 X7 X8 X9 X10 X11 X12 X13 X14 X14	X1 00000000_00000000 X16 X2 00000000_00000000 X17 X3 00000000_00000000 X18 X4 X19 X5 X20 X6 X21 X7 X22 X8 X23 X9 X24 X10 X25 X11 X26 X12 X27 X13 X28 X14 X29	X1 00000000_00000000 X16 X2 00000000_00000000 X17 X3 00000000_00000000 X18 X4 X19 X5 X20 X6 X21 DTB (PHY ADDRERSS) X7 X22 X8 X23 X9 X24 X10 X25 X11 X26 X12 X27 X13 X28 X14 X29

SPSEL 000000000_00000001

Head.s @11 el2_setup

cmp x0, #CurrentEL_EL2 (=8)

X0	00000000_00000004		
X1	00000000_00000020	X16	
X2	00000000_00000000	X17	
Х3	0000000_0000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
Х7		X22	
X8		X23	
Х9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	
X15		X30	stext+8

FP

LR

/* Current Exception Level values, as contained in CurrentEL *

#define CurrentEL_EL1 (1 << 2)
#define CurrentEL_EL2 (2 << 2)

SPSEL

Head.s @12 el2_setup

b.eq 1f

같지 않으므로 skip

X0	00000000_00000004			
X1	00000000_00000020	X16		
X2	0000000_00000000	X17		
Х3	0000000_00000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7		X22		
X8		X23		
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		FP
X15		X30	stext+8	LR

SPSEL

Head.s @13 el2_setup

mov_q x0, (SCTLR_EL1_RES1 | ENDIAN_SET_EL1) (SCTLR_EL1_RES1 | ENDIAN_SET_EL1) -> 0x30500800


		_		
Х0	00000000_30500800			
X1	00000000_00000020	X16		
X2	00000000_00000000	X17		
Х3	00000000_00000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23		
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		FP
X15		X30	stext+8	LR

SPSEL

Head.s @14 el2_setup

msr sctlr_el1, x0

Reserved 된 값을 1로 채움 왜 하는지는 정확히 모름



X0	00000000_30500800			
X1	00000000_00000020	X16		
X2	0000000_0000000	X17		
ХЗ	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7		X22		
X8		X23		
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		FP
X15		X30	stext+8	LR

SPSEL 00000000_00000001

Head.s @15 el2_setup

mov w0, #BOOT_CPU_MODE_EL1 (=0xe11)

#define BOOT_CPU_MODE_EL1 \rightarrow (0xe11) #define BOOT_CPU_MODE_EL2 \rightarrow (0xe12)

		_		
X0	00000000_00000E11			
X1	00000000_00000020	X16		
X2	0000000_0000000	X17		
Х3	00000000_00000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23		
X9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		1
X14		X29		F
X15		X30	stext+8	۱ ا

SPSEL 000000000_00000001

Head.s @16 el2_setup

ret

Stext+8 로 return 함

X0	00000000_00000E11			
X1	00000000_00000020	X16		
X2	0000000_0000000	X17		
Х3	00000000_00000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23		
X9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		FP
X15		X30	stext+8	LR

SPSEL 00000000000001

Head.s @17 stext

adrp x23, __PHYS_OFFSET

#define __PHYS_OFFSET (KERNEL_START - TEXT_OFFSET)

KERNEL_START = ffff000010080000

 $TEXT_OFFSET = 0x80000$

__PHYS_OFFSET = ffff000010000000

ADRP 명령어는 32 Bit만 유효함 PC + 32Bit = 0x88_10000000

		_	
X0	00000000_00000E11		
X1	00000000_00000020	X16	
X2	0000000_0000000	X17	
Х3	00000000_00000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
X7		X22	
X8		X23	00000088_10000000
Х9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	
X15		X30	stext+8

SPSEL 000000000_00000001

SCTLR_EL1
00000000_30500800

FP

Head.s @18 stext

and x23, x23, MIN_KIMG_ALIGN – 1

```
/*

* arm64 requires the kernel image to placed

* TEXT_OFFSET bytes beyond a 2 MB aligned base

*/

#define MIN_KIMG_ALIGN→ SZ_2M
```

#define	_		0x00100000
#define	SZ_2M→		0x00200000
#define	SZ_4M→		0x00400000
#define	SZ_8M⇒		0x00800000
#define	SZ_16M→		0x01000000
#define	SZ 32M→		0x02000000

X0	00000000_00000E11			
X1	00000000_00000020	X16		
X2	0000000_0000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23	00000000_00000000	
X9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		1
X14		X29		F
X15		X30	stext+8	L

SPSEL 000000000000001

Head.s @19 stext

 $set_cpu_boot_mode_flag$ bl

X0	00000000_00000E11			
X1	0000000_00000020	X16		
X2	0000000_0000000	X17		
Х3	0000000_00000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7		X22		
Х8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		F
X15		X30	stext+20	L

SPSEL 00000000_00000001

Head.s @20 set_cpu_boot_mode_flag

adr_l x1, __boot_cpu_mode

extern u32 __boot_cpu_mode[2]; (= ffff00001142c000)PC + 32Bit = 0x88 1142c000

X0	00000000_00000E11			
X1	00000088_1142C000	X16		
X2	0000000_0000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7		X22		
X8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		FP
X15		X30	stext+20	LR

SPSEL 00000000_00000001

SCTLR_EL1 0000000_30500800 Head.s @21 set_cpu_boot_mode_flag

cmp w0, #BOOT_CPU_MODE_EL2

#define BOOT_CPU_MODE_EL1 \rightarrow (0xe11) #define BOOT_CPU_MODE_EL2 \rightarrow (0xe12)

X0	00000000_00000E11			
X1	00000088_1142C000	X16		
X2	0000000_0000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7		X22		
Х8		X23	00000000_00000000	
Х9		X24		
X10		X25		1
X11		X26		1
X12		X27		1
X13		X28		1
X14		X29		FP
X15		X30	stext+20	LR

SPSEL 000000000_00000001

Head.s @22 set_cpu_boot_mode_flag

b.ne 1f

0xE11 != 0xE12 -> b 1f

X0	00000000_00000E11		
X1	00000088_1142C000	X16	
X2	00000000_00000000	X17	
Х3	00000000_00000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
Х7		X22	
X8		X23	00000000_00000000
Х9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	
X15		X30	stext+20

SPSEL 00000000000001

SCTLR_EL1
00000000_30500800

FP

```
str w0, [x1]

*x1 = w0;
_boot_cpu_mode = 0x00000E11
```

Head.s @23 set_cpu_boot_mode_flag

X0	00000000_00000E11			
X1	00000088_1142C000	X16		
X2	0000000_00000000	X17		
Х3	0000000_00000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7		X22		
Х8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		F
X15		X30	stext+20] L

SPSEL 000000000000001

Head.s @24 set_cpu_boot_mode_flag

dmb sy dc ivac, x1 ret

_boot_cpu_mode에 값을 저장하고 코어내의 boot_cpu_mode 데이터 캐시 라인(PoC 관점) 을 무효화 시 킨다.

(stext+16)으로 return 한다.

 $DC\ IVAC\ {\footnotesize Invalidate\ by\ Virtual\ Address,\ to\ Point\ of\ Coherency}$

X0	00000000_00000E11			
X1	00000088_1142C000	X16		
X2	0000000_00000000	X17		
Х3	00000000_00000000	X18		
X4		X19		
X5		X20		
Х6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23	00000000_00000000	
X9		X24		
X10		X25		
X11		X26		
X12		X27		1
X13		X28		1
X14		X29		FI
X15		X30	stext+20	LI
	X1 X2 X3 X4 X5 X6 X7 X8 X9 X10 X11 X12 X13	X1 00000088_1142c000 X2 00000000_00000000 X3 00000000_00000000 X4 X5 X6 X7 X8 X9 X10 X11 X12 X13 X14 X14	X1 00000088_1142c000 X16 X2 00000000_0000000 X17 X3 00000000_0000000 X18 X4 X19 X5 X20 X6 X21 X7 X22 X8 X23 X9 X24 X10 X25 X11 X26 X12 X27 X13 X28 X14 X29	X1 00000088_1142C000 X16 X2 00000000_00000000 X17 X3 00000000_00000000 X18 X4 X19 X5 X20 X6 X21 DTB (PHY ADDRERSS) X7 X22 X8 X23 00000000_000000 X9 X24 X10 X25 X11 X26 X12 X27 X13 X28 X14 X29

SPSEL 00000000000001

Head.s @25 stext

bl __create_page_tables

X0	00000000_00000E11			
X1	00000088_1142C000	X16		
X2	0000000_0000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7		X22		
X8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		FP
X15		X30	stext+24	LR

SPSEL 00000000000001

Head.s @26 __create_page_tables

mov x28, Ir

X0	00000000_00000E11			
X1	00000000_413FC800	X16		
X2	00000000_00000040	X17		
Х3	00000000_0000003F	X18		
X4		X19		
X5		X20		
X6		X21	00000000_48000000	
Х7		X22		
Х8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13	0x16	X28	stext+24	
X14		X29		FP
X15		X30	stext+24	LR

SPSEL 000000000_00000001

Head.s @27 __create_page_tables

&init_pg_dir

&init_pg_end

adrp x0, init_pg_dir adrp x1, init_pg_end

init_pg_dir (= ffff00001149d000) -> 0x4146e000 init_pg_end (= ffff0000114a0000) -> 0x41471000

		_		
X0	00000000_4146E000			
X1	00000000_41471000	X16		
X2	00000000_00000040	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		FF
X15		X30	stext+24	LF

SPSEL 00000000_00000001

SCTLR_EL1 0000000_30500800

```
sub x1, x1, x0
```

init_pg_dir ~ init_pg_end 까지 크기

Head.s @28 __create_page_tables

```
extern pgd_t init_pg_dir[PTRS_PER_PGD];

everous pgd_t init_pg_end[];

extern pgd_t swapper_pg_dir[PTRS_PER_PGD];

extern pgd_t idmap_pg_dir[PTRS_PER_PGD];

extern pgd_t tramp_pg_dir[PTRS_PER_PGD];
```

```
. = ALIGN(PAGE_SIZE);
init_pg_dir = .;
. += INIT_DIR_SIZE;
init_pg_end = .;
```

		_		
X0	00000000_4146E000			
X1	0000000_00003000	X16		
X2	00000000_00000040	X17		
Х3	0000000_00000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23	00000000_00000000	
X9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		FI
X15		X30	stext+24	LF
	X1 X2 X3 X4 X5 X6 X7 X8 X9 X10 X11 X12 X13	X1 00000000_00003000 X2 00000000_000000000 X3 00000000_00000000 X4 X5 X6 X7 X8 X9 X10 X11 X12 X13 X14 X14	X1 00000000_00003000 X16 X2 00000000_00000040 X17 X3 00000000_00000000 X18 X4 X19 X5 X20 X6 X21 X7 X22 X8 X23 X9 X24 X10 X25 X11 X26 X12 X27 X13 X28 X14 X29	X1 00000000_000003000 X16 X2 00000000_00000000 X17 X3 00000000_00000000 X18 X4 X19 X5 X20 X6 X21 DTB (PHY ADDRERSS) X7 X22 X8 X23 00000000_0000000 X9 X24 X10 X25 X11 X26 X12 X27 X13 X28 X14 X29

SPSEL 000000000000001

Head.s @29 __create_page_tables

bl __inval_dcache_area

Init_pg_dir 부터 INIT_DIR_SIZE 만큼 데이터 캐시를 무효화 시킨다.

		_		
X0	00000000_4146E000			
X1	0000000_00003000	X16		
X2	00000000_00000000	X17		
Х3	00000000_00000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7		X22		
Х8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		FP
X15		X30	@29 + 8	LR

SPSEL 000000000_00000001

```
adrp x0, init_pg_dir
adrp x1, init_pg_end
sub
      x1, x1, x0
stp xzr, xzr, [x0], #16
             x1, x1, #64
subs
b.ne
             1b
16 *stp= 64 bytesxzr, xzr, [x0, #16]
                                             preindex
memset(init_pg_dir, 0, 64)
Init_pg_dir 부터 6% 文框 1역 0으로 초기화 한다.
                  *(x0 + 8) = xzr
    stp
                 xzr, xzr, [x0], #16
                                             postindex
                  *(x0) = xzr
                  *(x0 + 8) = xzr
```

x0 += 16

Head.s @32 __create_page_tables

X0	00000000_41471000			
X1	0000000_0000000	X16		
X2	00000000_00000040	X17		
Х3	00000000_000003F	X18		
X4	00000000_40080000	X19		
X5		X20		
X6		X21	00000000_48000000	
Х7		X22		
X8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13	00000000_00000016	X28	stext+24	
X14		X29		FP
X15		X30	@29 + 8	LR

SPSEL 000000000_00000001

```
Head.s @34 __create_page_tables
```

mov x7, SWAPPER_MM_MMUFLAGS

#define SWAPPER_MM_MMUFLAGS (PMD_ATTRINDX(MT_NORMAL) | SWAPPER_PMD_FLAGS)

#define MT_NORMAL 4

#define PMD_ATTRINDX(t) (_AT(**pmdval_t**, (t)) << 2)

#define SWAPPER_PMD_FLAGS

(PMD_TYPE_SECT | PMD_SECT_AF | PMD_SECT_S)

PMD_ATTRINDX(MT_NORMAL): (4 << 2)

PMD_TYPE_SECT : (1 << 0)

PMD_SECT_AF : (1 << 10)

PMD_SECT_S : (3 << 8)

SWAPPER MM MMUFLAGS

= (4 << 2) | ((1 << 0) | (1 << 10) | (3 << 8)))

= 0x711

X0	00000000_41471000			
X1	00000000_00000000	X16		
X2	00000000_00000040	X17		
Х3	00000000_0000003F	X18		
X4	00000000_40080000	X19		
X5		X20		
X6		X21	00000000_48000000	
X7	00000000_00000 <mark>711</mark>	X22		
X8		X23	00000000_00000000	
X9		X24		
X10		X25		
X11		X26		
X12		X27		
X13	00000000_00000016	X28	stext+24	
X14		X29] F
X15		X30	@29 + 8	1 լ

SPSEL 000000000_00000001

Head.s @35 __create_page_tables

adrp x0, idmap_pg_dir

SPSEL

00000000_00000001

SCTLR_EL1

Head.s @36 __create_page_tables

adrp x3, __idmap_text_start

SPSEL

00000000_00000001

SCTLR_EL1

Head.s @37 __create_page_tables

mov x5, #VA_BITS

VA_BITS 48

SPSEL

00000000_00000001

SCTLR_EL1

Head.s @37 __create_page_tables

mov x5, #VA_BITS

VA_BITS 48

SPSEL

00000000_00000001

SCTLR_EL1

0000000_30500800

Head.s @38 __create_page_tables

adr_l x6, vabits_user

str x5, [x6] dmb Sy

dc ivac, x6

u64 vabits_user;

x6, vabits_user adr_l

str x5, [x6] vabits_user = 0x30;

dmb sy

dc ivac, x6

vabits_user 에 값을 저장하고 코어내의 vabits_user 데이터 캐시 라인(PoC 관점) 을 무효화 시킨다.

X0	00000000_410E6000			
X1	00000000_00000000	X16		
X2	00000000_00000040	X17		
Х3	00000000_40B65000	X18		
X4	00000000_40080000	X19		
X5	0000000_0000030	X20		
X6	00000000_4108D7C0	X21	00000000_48000000	
Х7	00000000_00000711	X22		
X8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13	00000000_00000016	X28	stext+24	
X14		X29		FP
X15		X30	@29 + 8	LR

SPSEL 00000000_00000001

SCTLR_EL1 0000000_30500800

```
Head.s @39 __create_page_tables
adrp
           x5, __idmap_text_end
     (=00000000_40B65000)
           x5, x5
clz
     (=00000000_{-}00000021)
           x5, TCR TOSZ(VA BITS) <= 16
cmp
            1f
b.ge
1. X5 idmap text end symbol 로딩
2. 값은 ffff000010b8d658
3. CLZ X5 X5 -> 0으로 최종 저장 됨
idmap text end
                       ffff000010b8d658
TCR_TOSZ(VA_BITS) ((UL(64) - 48) << 0) = 16
b.ge
           1f (f: forward, b: backward)
@40 으로 감.
```

X0	00000000_410E6000			_
X1	00000000_00000000	X16		
X2	00000000_00000040	X17		
Х3	00000000_40B65000	X18		
X4	00000000_40080000	X19		
X5	00000000_00000021	X20		
X6	00000000_4108D7C0	X21	00000000_48000000	
X7	00000000_00000711	X22		
X8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13	00000000_00000016	X28	stext+24	
X14		X29		FP
X15		X30	@29 + 8	LR

SPSEL 000000000000001

```
#define TCR_T0SZ_OFFSET\rightarrow 0
#define TCR_T1SZ_OFFSET\rightarrow 16
#define TCR_T0SZ(x)\rightarrow ((UL(64) - (x)) << TCR_T0SZ_OFFSET)
#define TCR_T1SZ(x)\rightarrow ((UL(64) - (x)) << TCR_T1SZ_OFFSET)
#define TCR_TxSZ(x)\rightarrow (TCR_T0SZ(x) | TCR_T1SZ(x)
```

Head.s @40 __create_page_tables

adr_l x6, idmap_t0sz

str x5, [x6] dmb sy

dc ivac, x6

 $*(\&idmap_t0sz) = 0;$

idmap_t0sz 에 값을 저장하고 코어내의 idmap_t0sz 데이터 캐시 라인(PoC 관점) 을 무효화 시킨다.

SPSEL

00000000_00000001

SCTLR_EL1

0000000_30500800

```
Head.s @41 __create_page_tables
```

mov

```
#define PHYS_MASK_SHIFT (48)
#define CONFIG_PGTABLE_LEVELS 4
#define PGDIR_SHIFT ARM64_HW_PGTABLE_LEVEL_SHIFT(4 -
CONFIG_PGTABLE_LEVELS)

#define ARM64_HW_PGTABLE_LEVEL_SHIFT(n) ((PAGE_SHIFT -
3) * (4 - (n)) + 3)

#define PAGE_SHIFT 12
#define ARM64_HW_PGTABLE_LEVEL_SHIFT(n) ((PAGE_SHIFT -
3) * (4 - (n)) + 3)

(PHYS_MASK_SHIFT - PGDIR_SHIFT) = 39
```

*(&idmap_ptrs_per_pqd) = 00000080_0000000

x4, #1 << (PHYS_MASK_SHIFT - PGDIR_SHIFT)

SPSEL

00000000_00000001

SCTLR_EL1

0000000_30500800

Head.s @42 __create_page_tables

ldr_l x4, idmap_ptrs_per_pgd

mov x5, x3

adr_l x6, __idmap_text_end

X0	00000000_410E6000		
X1	0000000_0000000	X16	
X2	00000000_00000040	X17	
Х3	00000000_40B65000	X18	
X4	00000000_00000200	X19	
X5	00000000_40B65000	X20	
X6	00000000_40B65658	X21	00000000_48000000
Х7	00000000_00000711	X22	
X8		X23	00000000_00000000
Х9		X24	
X10		X25	
X11		X26	
X12		X27	
X13	00000000_00000016	X28	stext+24
X14		X29	
X15		X30	@29 + 8

SPSEL 000000000000001

SCTLR_EL1
00000000_30500800

FP

LR

Head.s @43create_page_tables	
	tbl
	rtbl
map_memory x0, x1, x3, x6, x7, x3, x4, x10, x11, x12, x13,	
x14	phys vstart
	pgds
* Map memory for specified virtual address range. Each level of page table needed supports * multiple entries. If a level requires n entries the next page table level is assumed to be * formed from n pages. *	vend flags
 tbl: location of page table rtbl: address to be used for first level page table entry (typically tbl + PAGE_SIZE) 	istart

vend: end address to map - we map [vstart, vend]

phys: physical address corresponding to vstart -

flags: flags to use to map last level entries

* Temporaries: istart, iend, tmp, count, sv - these need

pgds: the number of pgd entries

* Corrupts: tbl, rtbl, istart, iend, tmp, count, sv

ol	X0	00000000_410E6000			
ol	X1	0000000_00000000	X16		
	X2	00000000_00000040	X17		
t	Х3	00000000_40B65000	X18		
	X4	00000000_00000200	X19		
	X5	00000000_40B65000	X20		
d	X6	00000000_40B65658	X21	00000000_48000000	
s	X7	00000000_00000711	X22		
	X8		X23	00000000_00000000	
	Х9		X24		
	X10		X25		
	X11		X26		
	X12		X27		
	X13	00000000_00000016	X28	stext+24	
	X14		X29		FP
	X15		X30	@29 + 8	LR

SPS	SEL
00000000_	_00000001

iend

tmp

count

SV

SCTLR_EL1
00000000_30500800

.macro map_memory, tbl, rtbl, vstart, vend, flags, phys, pgds, istart, iend, tmp, count, sv

vstart: start address to map

physical memory is contiguous

* Preserves: vstart, vend, flags

to be different registers

Head.s @43.1 map_memory

add ₩rtbl, ₩tbl, #PAGE_SIZE mov ₩sv, ₩rtbl mov ₩count, #0

PAGE_SIZE (1 << 12) #tbl – X0 #rtbl – X1

#sv - X14 #count - X13

tbl	X0	00000000_410E6000			
rtbl	X1	00000000_410E7000	X16		
	X2	00000000_00000040	X17		
phys vstart	Х3	00000000_40B65000	X18		
pgds	X4	0000000_00000200	X19		
	X5	00000000_40B65000	X20		
vend	X6	00000000_40B65658	X21	00000000_48000000	
flags	Х7	00000000_00000711	X22		
_	X8		X23	00000000_00000000	
	Х9		X24		
istart	X10		X25		
iend	X11		X26		
tmp	X12		X27		
count	X13	00000000_00000000	X28	stext+24	
SV	X14	00000000_410E7000	X29		FI
.	X15		X30	@29 + 8	LI

SPSEL 000000000_00000001

Head.s @43.2 map_memory								
		X0	00000000_410E	6000				
		X1	00000000_410E	7000	X16			
compute_indices ₩vstart, ₩vend, #PGDIR_SHIFT, ₩pgds,		X2	00000000_0000	0040	X17			1
₩istart, ₩iend, ₩count	vstart	Х3	00000000_40B6	5000	X18			1
	ptrs	X4	00000000_0000	0200	X19			1
#shift - 39		X5	00000000_40B6	5000	X20			1
	vend	X6	00000000_40B6	55658	X21	00000000_4	8000000	
		Х7	00000000_0000	0711	X22			1
		X8			X23	00000000_0	0000000	1
		Х9			X24			1
	istart	X10			X25			1
	iend	X11			X26			1
		X12			X27			1
	count	X13	00000000_0000	00000	X28	stext+	24	
/*	:-1	X14	00000000_ <mark>410E</mark>	7000	X29			FP
* Compute indices of table entries from virtual address range. If mult * were needed in the previous page table level then the next page to * to be composed of multiple pages. (This effectively scales the end in	able level is assi	ım&d 5			X30	@29 +	- 8	LR
* * vstart: virtual address of start of range * vend: virtual address of end of range			SPSEL		SCTLR_	_EL1		
* shift: shift used to transform virtual address into index * ptrs: number of entries in page table		00000	000_0000001	000	00000_3	30500800		
 istart: index in table corresponding to vstart iend: index in table corresponding to vend count: On entry: how many extra entries were required in prevour end index. On exit: returns how many extra entries required for next 								
* Preserves: vstart, vend, shift, ptrs * Returns: istart, iend, count								

*/

.macro compute_indices, vstart, vend, shift, ptrs, istart, iend, count

Head.s @43.2.1 compute_indices

₩count, ₩iend, ₩istart

lsr ₩iend, ₩vend, ₩shift	
(= 00000000_00000000)	vstart
mov ₩istart, ₩ptrs (=0000000_0000200)	ptrs
sub ₩istart, ₩istart, #1	·
and Wiend, Wiend, Wistart // iend = (vend >> shift) & (ptrs - 1)	vend
mov ₩istart, ₩ptrs	
mul ₩istart, ₩istart, ₩count add ₩iend, ₩iend, ₩istart	
// iend += (count - 1) * ptrs	istart
// our entries span multiple tables	iend
lsr ₩istart, ₩vstart, ₩shift	
mov ₩count, ₩ptrs sub ₩count, ₩count, #1	count
and ₩istart, ₩count	

X0	00000000_410E6000			
X1	00000000_410E7000	X16		
X2	00000000_00000040	X17		
Х3	00000000_40B65000	X18		
X4	00000000_00000200	X19		
X5	00000000_40B65000	X20		
Х6	00000000_40B65658	X21	00000000_48000000	
X7	00000000_00000711	X22		
X8		X23	00000000_00000000	
X9		X24		
X10	0000000_0000000	X25		
X11	0000000_00000000	X26		
X12		X27		
X13	0000000_0000000	X28	stext+24	
X14	00000000_410E7000	X29		FP
X15		X30	@29 + 8	LR

SPSEL 000000000_00000001

SCTLR_EL1
00000000_30500800

#ptrs – X4 #istart – X10

#shift - 39

#vend - X6 #iend - X11

sub

#vstart - X3

Head.s @43.3 create_page_tables

populate_entries ₩tbl, ₩rtbl, ₩istart, ₩iend, #PMD TYPE TABLE, #PAGE SIZE, ₩tmp

Flags (= $\#PMD_TYPE_TABLE = 0x3$) Inc (= $\#PAGE\ SIZE = 0x1000$)

* Macro to populate page table entries, these entries can be pointers to the next level

* or last level entries pointing to physical memory.

page table address tbl:

rtbl: pointer to page table or physical memory

index: start index to write

eindex: end index to write - [index, eindex] written

to

flags: flags for pagetable entry to or in

inc: increment to rtbl between each entry

tmp1: temporary variable

* Preserves: tbl, eindex, flags, inc

* Corrupts: index, tmp1

•Returns: rtbl

.macro populate_entries, tbl, rtbl, index, eindex, flags, inc, tmp1

tbl rtbl

index

eindex

tmp1

X0	00000000_410E6000		
X1	00000000_410E7000	X16	
X2	00000000_00000040	X17	
Х3	00000000_40B65000	X18	
X4	0000000_00000200	X19	
X5	00000000_40B65000	X20	
Х6	00000000_40B65658	X21	00000000_48000000
X7	00000000_00000711	X22	
X8		X23	00000000_00000000
X9		X24	
X10	0000000_00000000	X25	
X11	0000000_00000000	X26	
X12		X27	
X13	0000000_00000000	X28	stext+24
X14	00000000_410E7000	X29	
X15		X30	@29 + 8

SPSEL 00000000_0000001

SCTLR_EL1 0000000_30500800 FΡ LR

```
Head.s @43.3.1 populate_entries
```

```
rtbl
.Lpe₩@: phys_to_pte \text{\pmp1, \pm rtbl}
            ₩tmp1, ₩tmp1, ₩flags
                                     // tmp1 = table entry
      orr
            ₩tmp1, [₩tbl, ₩index, lsl #3]
      str
             ₩rtbl, ₩rtbl, ₩inc
                                   // rtbl = pa next level
      add
      add
             ₩index, ₩index, #1
             ₩index, ₩eindex
      cmp
            .Lpe₩@
      b.ls
Flags (= \#PMD_TYPE_TABLE = 0x3)
Inc ( = \#PAGE\_SIZE = 0x1000 )
Pq_{table}[1+0] = 410E7003
                                                           index
                                                          eindex
                                                            tmp1
```

X0	00000000_410E6000			
X1	00000000_410E8000	X16		
X2	00000000_00000040	X17		
ХЗ	00000000_40B65000	X18		
X4	0000000_00000200	X19		
X5	00000000_40B65000	X20		
X6	00000000_40B65658	X21	00000000_48000000	
X7	00000000_00000711	X22		
X8		X23	00000000_00000000	
Х9		X24		
X10	00000000_0000000 <mark>1</mark>	X25		
X11	0000000_0000000	X26		
X12	00000000_410E7003	X27		1
X13	0000000_0000000	X28	stext+24	1
X14	00000000_410E7000	X29		FF
X15		X30	@29 + 8	LF

SPSEL 000000000_00000001

tbl

Head.s @43.4 create_page_tables

mov ₩tbl, ₩sv mov ₩sv, ₩rtbl

tbl	X0	00000000_410E7000			
rtbl	X1	00000000_410E8000	X16		
	X2	00000000_00000040	X17		
phys vstart	Х3	00000000_40B65000	X18		
pgds	X4	0000000_00000200	X19		
	X5	00000000_40B65000	X20		
vend	X6	00000000_40B65658	X21	00000000_48000000	
flags	Х7	00000000_00000711	X22		
	Х8		X23	00000000_00000000	
	Х9		X24		
istart	X10	00000000_00000001	X25		
iend	X11	0000000_00000000	X26		1
tmp	X12	00000000_410E7003	X27		1
count	X13	0000000_0000000	X28	stext+24	
SV	X14	00000000_410E8000	X29		FF
٥٠	X15		X30	@29 + 8	LF

SPSEL 000000000000001

Head.s @43.4 create_page_tables							
			00000000_410E7000				
			00000000_410E	8000	X16		
compute_indices \vertart, \vend,		X2	00000000_00000040		X17		
#SWAPPER_TABLE_SHIFT, #PTRS_PER_PMD, ₩istart, ₩iend, ₩count	vstart	Х3	00000000_40B6	5000	X18		
wicha, wedant	ptrs	X4	00000000_0000	0200	X19		
#SWAPPER TABLE SHIFT = 30		X5	00000000_40B6	5000	X20		
# PTRS_PER_PMD = 512 = 0x200	vend	X6	00000000_40B65658		X21	00000000_48000000	
#shift – 30		X7	00000000_00000	0711	X22		
#Stiff = 30 #Ptrs = 0x200		X8			X23	00000000_00000000	
					X24		
	istart	X10	00000000_00000000		X25		
iend			00000000_00000000		X26		
		X12	00000000_410E7003		X27		
	count	X13	00000000_00000000		X28	stext+24	
/*		X14	00000000_410E8000		X29		
* Compute indices of table entries from virtual address range. If mu * were needed in the previous page table level then the next page	table level is assu	ım X d 5			X30	@2	29 + 8
* to be composed of multiple pages. (This effectively scales the end	d index).						
 vstart: virtual address of start of range vend: virtual address of end of range 			SPSEL		SCTLR_EL1		
* shift: shift used to transform virtual address into index		00000000_00000001 000			000000_30500800		
* istart: index in table corresponding to vstart							J
 iend: index in table corresponding to vend count: On entry: how many extra entries were required in pre 	S						
 * our end index. * On exit: returns how many extra entries required for ne. 	el						
* * Preserves: vstart, vend, shift, ptrs	1 9						
* Deturner istart iand count							

* Returns:

*/

istart, iend, count

.macro compute_indices, vstart, vend, shift, ptrs, istart, iend, count

Head.s @43.5 create_page_tables

populate_entries \forall tbl, \forall rtbl, \forall istart, \forall iend, #PMD_TYPE_TABLE, #PAGE_SIZE, \forall tmp

Flags (= #PMD_TYPE_TABLE = 0x3) Inc (= #PAGE_SIZE = 0x1000)

 \bullet Pg_table[1+0] = 410E7003 (PG DIR)

 \bullet Pg_table[2+0] = 410E8003 (PUD)

tbl rtbl

X0	00000000_410E7000		
X1	00000000_410E9000	X16	
X2	00000000_00000040	X17	
Х3	00000000_40B65000	X18	
X4	0000000_00000200	X19	
X5	00000000_40B65000	X20	
X6	00000000_40B65658	X21	00000000_48000000
X7	00000000_00000711	X22	
X8		X23	00000000_00000000
X9		X24	
X10	00000000_00000001	X25	
X11	00000000_00000000	X26	
X12	00000000_410E8003	X27	
X13	0000000_0000000	X28	stext+24
X14	00000000_410E8000	X29	
X15		X30	@29 + 8

index eindex tmp1

SPSEL
00000000_00000001

SCTLR_EL1
00000000_30500800

FΡ

LR

Head.s @43.6 create_page_tables

mov ₩tbl, ₩sv

tbl	X0	00000000_410E8000			_
rtbl	X1	00000000_410E9000	X16		
	X2	00000000_00000040	X17		
phys vstart	Х3	00000000_40B65000	X18		
pgds	X4	0000000_00000200	X19		
	X5	00000000_40B65000	X20		
vend	X6	00000000_40B65658	X21	00000000_48000000	
flags	Х7	00000000_00000711	X22		
	X8		X23	00000000_00000000	
	Х9		X24		
istart	X10	00000000_00000001	X25		
iend	X11	00000000_00000000	X26		
tmp	X12	00000000_410E8003	X27		
count	X13	00000000_00000000	X28	stext+24	
SV	X14	00000000_410E8000	X29		FP
	X15		X30	@29 + 8	LR

SPSEL 000000000_00000001

Head.s @43.7 create_page_tables	
	Х
compute_indices ₩vstart, ₩vend,	Χ
#SWAPPER_BLOCK_SHIFT, #PTRS_PER_PTE, ₩istart, ₩iend,	Χ
₩count vstart	Χ
ptrs	Χ
# SWAPPER_BLOCK_SHIFT = 21	Х
# PTRS_PER_PTE = 512 = 0x200 vend	Х
#shift – 21	Х
#Ptrs - 0x200	Х
	Х
istart	X.
iend	X.
	X.
count	X.
/*	X.
* Compute indices of table entries from virtual address range. If multiple entries * were needed in the previous page table level then the next page table level is assu * to be composed of multiple pages. (This effectively scales the end index).	ım X d
* * vstart: virtual address of start of range	
 vend: virtual address of end of range shift: shift used to transform virtual address into index ptrs: number of entries in page table 	00
* istart: index in table corresponding to vstart * iend: index in table corresponding to vend	

X0	00000000_410E8000			
X1	00000000_410E9000	X16		
X2	0000000_0000040	X17		
Х3	00000000_40B65000	X18		
X4	0000000_00000200	X19		
X5	00000000_40B65000	X20		
Х6	00000000_40B65658	X21	00000000_48000000	
X7	00000000_00000711	X22		
X8		X23	00000000_00000000	
Х9		X24		
X10	0000000_0000000	X25		
X11	0000000_0000000	X26		1
X12	00000000_410E8003	X27		
X13	00000000_00000000	X28	stext+24	
X14	00000000_410E8000	X29		
sum X d 5		X30	@29 + 8] ı

iend: index in table corresponding to vend

count: On entry: how many extra entries were required in previous level, scales our end index.

On exit: returns how many extra entries required for next page table level

* Preserves: vstart, vend, shift, ptrs * Returns: istart, iend, count

.macro compute_indices, vstart, vend, shift, ptrs, istart, iend, count

SPSEL 0000000_00000001

Head.s @43.8 create_page_tables

bic \forall count, \forall phys, #SWAPPER_BLOCK_SIZE - 1

SWAPPER_BLOCK_SHIFT = (1 << 21)

Bic X13, X3, 1FFFFF

tbl	X0	00000000_410E8000			
rtbl	X1	00000000_410E9000	X16		
	X2	00000000_00000040	X17		
phys vstart	Х3	00000000_40B65000	X18		
pgds	X4	00000000_00000200	X19		
	X5	00000000_40B65000	X20		
vend	X6	00000000_40B65658	X21	00000000_48000000	
flags	X7	00000000_00000711	X22		
	X8		X23	00000000_00000000	
	Х9		X24		
istart	X10	00000000_00000000	X25		
iend	X11	00000000_00000000	X26		
tmp	X12	00000000_410E8003	X27		
count	X13	00000000_40A00000	X28	stext+24	
SV	X14	00000000_410E8000	X29		FP
	X15		X30	@29 + 8	LR

SPSEL 000000000_00000001

Head.s @43.9 create_page_tables

populate_entries \text{\psi}tbl, \text{\psi}rtbl, \text{\psi}istart, \text{\psi}iend, #PMD_TYPE_TABLE, #PAGE_SIZE, ₩tmp

populate_entries ₩tbl, ₩count, ₩istart, ₩iend, ₩flags, #SWAPPER_BLOCK_SIZE, ₩tmp

#Inc= SWAPPER_BLOCK_SIZE = (1<<21)

Flags (= $\#PMD_TYPE_TABLE = 0x3$) Inc $(= \#PAGE_SIZE = 0x1000)$

- •*pg_table == 00000000_410E6000
- $-Pg_table[1+0] = 410E7003 (PG DIR)$
- $Pq_{table[2+0]} = 410E8003 (PUD)$
- $-Pq_table[2+0] = 40A00711 (PTE)$
- •.macro populate_entries, tbl, rtbl, index, eindex, flags, inc, tmp1

tbl	X0	00000000_410E8000		
	X1	00000000_410E9000	X16	
	X2	00000000_00000040	X17	
	ХЗ	00000000_40B65000	X18	
	X4	0000000_00000200	X19	
	X5	00000000_40B65000	X20	
	X6	00000000_40B65658	X21	00000000_48000000
flags	Х7	00000000_00000711	X22	
	X8		X23	00000000_00000000
	Х9		X24	
dex	X10	0000000_00000000	X25	
dex	X11	0000000_00000000	X26	
tmp1	X12	00000000_40A00711	X27	
rtbl	X13	00000000_40A00000	X28	stext+24
	X14	00000000_410E8000	X29	
	X15		X30	@29 + 8

SPSEL
00000000_00000001

index

eindex

tmp1 rtbl

> SCTLR_EL1 0000000_30500800

FΡ

LR

```
* Compute indices of table entries from virtual address range. If multiple entries
* were needed in the previous page table level then the next page table level is assumed
* to be composed of multiple pages. (This effectively scales the end index).
     vstart: virtual address of start of range
     vend: virtual address of end of range
     shift: shift used to transform virtual address into index
     ptrs: number of entries in page table
     istart: index in table corresponding to vstart
     iend: index in table corresponding to vend
     count: On entry: how many extra entries were required in previous level, scales
                   our end index.
           On exit: returns how many extra entries required for next page table level
* Preserves: vstart, vend, shift, ptrs
* Returns:
             istart, iend, count
*/
      .macro compute_indices, vstart, vend, shift, ptrs, istart, iend, count
```