## Head.S 분석자료

16기 A조

|     |                    | 1   |   |
|-----|--------------------|-----|---|
| Х0  | DTB (PHY ADDRERSS) |     |   |
| X1  | 0000000_0000000    | X16 |   |
| X2  | 0000000_0000000    | X17 |   |
| Х3  | 0000000_0000000    | X18 |   |
| X4  |                    | X19 |   |
| X5  |                    | X20 |   |
| X6  |                    | X21 |   |
| X7  |                    | X22 |   |
| X8  |                    | X23 |   |
| Х9  |                    | X24 |   |
| X10 |                    | X25 |   |
| X11 |                    | X26 |   |
| X12 |                    | X27 |   |
| X13 |                    | X28 |   |
| X14 |                    | X29 | F |
| X15 |                    | X30 | L |

bl preserve\_boot\_args

| X0  | DTB (PHY ADDRERSS) |     |       |   |
|-----|--------------------|-----|-------|---|
| X1  | 0000000_0000000    | X16 |       |   |
| X2  | 0000000_0000000    | X17 |       |   |
| Х3  | 0000000_0000000    | X18 |       |   |
| X4  |                    | X19 |       | ı |
| X5  |                    | X20 |       | ı |
| X6  |                    | X21 |       |   |
| X7  |                    | X22 |       |   |
| X8  |                    | X23 |       |   |
| Х9  |                    | X24 |       |   |
| X10 |                    | X25 |       |   |
| X11 |                    | X26 |       |   |
| X12 |                    | X27 |       |   |
| X13 |                    | X28 |       |   |
| X14 |                    | X29 |       | F |
| X15 |                    | X30 | stext | L |

mov x21, x0

| X0  | DTB (PHY ADDRERSS) |     |                    |
|-----|--------------------|-----|--------------------|
| X1  | 0000000_0000000    | X16 |                    |
| X2  | 0000000_00000000   | X17 |                    |
| Х3  | 0000000_0000000    | X18 |                    |
| X4  |                    | X19 |                    |
| X5  |                    | X20 |                    |
| X6  |                    | X21 | DTB (PHY ADDRERSS) |
| X7  |                    | X22 |                    |
| X8  |                    | X23 |                    |
| X9  |                    | X24 |                    |
| X10 |                    | X25 |                    |
| X11 |                    | X26 |                    |
| X12 |                    | X27 |                    |
| X13 |                    | X28 |                    |
| X14 |                    | X29 |                    |
| X15 |                    | X30 | stext              |

FP

LR

adr\_l x0, boot\_args
u64 \_\_cacheline\_aligned boot\_args[4];

| X0  | &boot_args        |     |                    |    |
|-----|-------------------|-----|--------------------|----|
| X1  | 0000000_0000000   | X16 |                    |    |
| X2  | 0000000_0000000   | X17 |                    |    |
| Х3  | 00000000_00000000 | X18 |                    |    |
| X4  |                   | X19 |                    |    |
| X5  |                   | X20 |                    |    |
| X6  |                   | X21 | DTB (PHY ADDRERSS) |    |
| X7  |                   | X22 |                    |    |
| X8  |                   | X23 |                    |    |
| X9  |                   | X24 |                    |    |
| X10 |                   | X25 |                    |    |
| X11 |                   | X26 |                    |    |
| X12 |                   | X27 |                    |    |
| X13 |                   | X28 |                    |    |
| X14 |                   | X29 |                    | FP |
| X15 |                   | X30 | stext              | LR |

```
stp x21, x1, [x0]

stp x2, x3, [x0, #16]

u64 __cacheline_aligned boot_args[4];

boot_args[0] = x21; // DTB

boot_args[1] = x1; // 0

boot_args[2] = x2; // 0

boot_args[3] = x3; // 0
```

| X0  | &boot_args      |     |                    |    |
|-----|-----------------|-----|--------------------|----|
| X1  | 0000000_0000000 | X16 |                    |    |
| X2  | 0000000_0000000 | X17 |                    |    |
| Х3  | 0000000_0000000 | X18 |                    |    |
| X4  |                 | X19 |                    |    |
| X5  |                 | X20 |                    |    |
| X6  |                 | X21 | DTB (PHY ADDRERSS) |    |
| X7  |                 | X22 |                    |    |
| X8  |                 | X23 |                    |    |
| X9  |                 | X24 |                    |    |
| X10 |                 | X25 |                    |    |
| X11 |                 | X26 |                    |    |
| X12 |                 | X27 |                    |    |
| X13 |                 | X28 |                    |    |
| X14 |                 | X29 |                    | FP |
| X15 |                 | X30 | stext              | LR |

dmb sy

## **DMB**

Data Memory Barrier.

## SY

Full system barrier operation. This is the default and can be omitted.

boot\_arg[]를 저장한 명령어가
Chche clear 명령어에 영향을
받지 않도록 Barrier를 사용한다.
(메모리 오더링 이슈는 1 core에서도 발생한다)

| X0  | &boot_args        |     |                    |
|-----|-------------------|-----|--------------------|
| X1  | 00000000_00000000 | X16 |                    |
| X2  | 00000000_00000000 | X17 |                    |
| Х3  | 00000000_00000000 | X18 |                    |
| X4  |                   | X19 |                    |
| X5  |                   | X20 |                    |
| X6  |                   | X21 | DTB (PHY ADDRERSS) |
| Х7  |                   | X22 |                    |
| X8  |                   | X23 |                    |
| Х9  |                   | X24 |                    |
| X10 |                   | X25 |                    |
| X11 |                   | X26 |                    |
| X12 |                   | X27 |                    |
| X13 |                   | X28 |                    |
| X14 |                   | X29 |                    |
| X15 |                   | X30 | stext              |

FP LR

mov x1, #0x20

 $4 \times 8 = 32 = 0 \times 20$ 

| X0  | &boot_args        |     |                    |
|-----|-------------------|-----|--------------------|
| X1  | 00000000_00000020 | X16 |                    |
| X2  | 0000000_00000000  | X17 |                    |
| Х3  | 0000000_00000000  | X18 |                    |
| X4  |                   | X19 |                    |
| X5  |                   | X20 |                    |
| X6  |                   | X21 | DTB (PHY ADDRERSS) |
| X7  |                   | X22 |                    |
| X8  |                   | X23 |                    |
| X9  |                   | X24 |                    |
| X10 |                   | X25 |                    |
| X11 |                   | X26 |                    |
| X12 |                   | X27 |                    |
| X13 |                   | X28 |                    |
| X14 |                   | X29 |                    |
| X15 |                   | X30 | stext              |

FP

LR

b \_\_inval\_dcache\_area

\_\_inval\_dcache\_area(void \*addr, size\_t len);

X0 - addr

X1 – len

Ensure that any D-cache lines are invalidated.

| Х0  | &boot_args        |     |                    |
|-----|-------------------|-----|--------------------|
| X1  | 00000000_00000020 | X16 |                    |
| X2  | 0000000_0000000   | X17 |                    |
| ХЗ  | 0000000_0000000   | X18 |                    |
| X4  |                   | X19 |                    |
| X5  |                   | X20 |                    |
| X6  |                   | X21 | DTB (PHY ADDRERSS) |
| Х7  |                   | X22 |                    |
| Х8  |                   | X23 |                    |
| Х9  |                   | X24 |                    |
| X10 |                   | X25 |                    |
| X11 |                   | X26 |                    |
| X12 |                   | X27 |                    |
| X13 |                   | X28 |                    |
| X14 |                   | X29 |                    |
| X15 |                   | X30 | stext              |

FP

LR