

Head.S 분석자료

16기 A조

Head.s @0 stext

| | | | |
|-----|--------------------|-----|----|
| X0 | DTB (PHY ADDRERSS) | | |
| X1 | 00000000_00000000 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | |
| X7 | | X22 | |
| X8 | | X23 | |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | FP |
| X15 | | X30 | LR |

| | |
|----|-------------------|
| PC | 00000088_11120000 |
|----|-------------------|

```
bl    preserve_boot_args
```

| | | | |
|-----|--------------------|-----|---------|
| X0 | DTB (PHY ADDRERSS) | | |
| X1 | 00000000_00000000 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | |
| X7 | | X22 | |
| X8 | | X23 | |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+4 |

FP

LR

Head.s @2 preserve_boot_args

```
mov    x21, x0
```

| | | | |
|-----|--------------------|-----|--------------------|
| X0 | DTB (PHY ADDRERSS) | | |
| X1 | 00000000_00000000 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+4 |

FP

LR

Head.s @3 preserve_boot_args

adr_l x0, boot_args

u64 __cacheline_aligned boot_args[4];
(= ffff000011286000)

+ -4 GBiM 가 유효 함.
PC + boot_args = 0x88_11286000

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000088_11286000 | | |
| X1 | 00000000_00000000 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+4 |

FP

LR

```
stp    x21, x1, [x0]
stp    x2, x3, [x0, #16]

u64 __cacheline_aligned boot_args[4];

boot_args[0] = x21;    // DTB
boot_args[1] = x1;     // 0
boot_args[2] = x2;     // 0
boot_args[3] = x3;     // 0
```

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000088_11286000 | | |
| X1 | 00000000_00000000 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+4 |

FP

LR

dmb sy

DMB
Data Memory Barrier.

SY
Full system barrier operation. This is the default and can be omitted.

boot_arg[]를 저장한 명령어가
Chche clear 명령어에 영향을
받지 않도록 Barrier를 사용한다.
(메모리 오더링 이슈는 1 core에서도 발생한다)

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000088_11286000 | | |
| X1 | 00000000_00000000 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+4 |

FP

LR

Head.s @6 preserve_boot_args

```
mov    x1, #0x20
```

4 x 8 = 32 = 0x20

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000088_11286000 | | |
| X1 | 00000000_00000020 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+4 |

FP

LR

b __inval_dcache_area

__inval_dcache_area(void *addr, size_t len);

X0 – addr

X1 – len

Ensure that any D-cache lines are
invalidated.

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000088_11286000 | | |
| X1 | 00000000_00000020 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+4 |

FP

LR

Head.s @8 stext

bl el2_setup

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000088_11286000 | | |
| X1 | 00000000_00000020 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+8 |

FP

LR

msr SPsel, #1

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000088_11286000 | | |
| X1 | 00000000_00000020 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+8 |

FP


LR

| |
|--------------------|
| SPSEL |
| 00000000_000000001 |

mrs x0, CurrentEL

System이 EL1 모드로
부팅했다고 가정함

The CurrentEL bit assignments are:



Bits [31:4]

Reserved, RES0.

EL, bits [3:2]

Current exception level. Possible values of this field are:

- 00 EL0
- 01 EL1
- 10 EL2
- 11 EL3

Resets to an IMPLEMENTATION DEFINED value.

Bits [1:0]

Reserved, RES0.

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_00000004 | | |
| X1 | 00000000_00000020 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+8 |

FP
LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

cmp x0, #CurrentEL_EL2 (=8)

```
/* Current Exception Level values, as contained in CurrentEL */
#define CurrentEL_EL1  (1 << 2)
#define CurrentEL_EL2  (2 << 2)
```

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_00000004 | | |
| X1 | 00000000_00000020 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+8 |

FP
LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

b.eq 1f

같지 않으므로 skip

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_00000004 | | |
| X1 | 00000000_00000020 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+8 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

```
mov_q x0, (SCTLR_EL1_RES1 | ENDIAN_SET_EL1)
(SCTLR_EL1_RES1 | ENDIAN_SET_EL1) -> 0x30500800
```


| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_30500800 | | |
| X1 | 00000000_00000020 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+8 |

FP
LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

```
msr    sctlr_el1, x0
```

Reserved 된 값을 1로 채움
왜 하는지는 정확히 모름



| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_30500800 | | |
| X1 | 00000000_00000020 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+8 |

FP
LR

| | |
|-------------------|-------------------|
| SPSEL | SCTLR_EL1 |
| 00000000_00000001 | 00000000_30500800 |


```
mov    w0, #BOOT_CPU_MODE_EL1 (=0xe11)
```

```
#define BOOT_CPU_MODE_EL1→    (0xe11)
#define BOOT_CPU_MODE_EL2→    (0xe12)
```

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_00000E11 | | |
| X1 | 00000000_00000020 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+8 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

ret

Stext+8 로 return 함

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_00000E11 | | |
| X1 | 00000000_00000020 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+8 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

```
adrp x23, __PHYS_OFFSET
```

```
#define __PHYS_OFFSET (KERNEL_START - TEXT_OFFSET)
```

```
KERNEL_START = ffff000010080000
```

```
TEXT_OFFSET = 0x80000
```

```
__PHYS_OFFSET = ffff000010000000
```

```
ADRP 명령어는 32 Bit만 유효함
```

```
PC + 32Bit = 0x88_10000000
```

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_00000E11 | | |
| X1 | 00000000_00000020 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | 00000088_10000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+8 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

and x23, x23, MIN_KIMG_ALIGN - 1

```
/*
 * arm64 requires the kernel image to placed
 * TEXT_OFFSET bytes beyond a 2 MB aligned base
 */
#define MIN_KIMG_ALIGN SZ_2M
```

```
#define SZ_1M 0x00100000
#define SZ_2M 0x00200000
#define SZ_4M 0x00400000
#define SZ_8M 0x00800000
#define SZ_16M 0x01000000
#define SZ_32M 0x02000000
```

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_00000E11 | | |
| X1 | 00000000_00000020 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | 00000000_00000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+8 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

bl set_cpu_boot_mode_flag

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_00000E11 | | |
| X1 | 00000000_00000020 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | 00000000_00000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+20 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

Head.s @20 set_cpu_boot_mode_flag

adr_l x1, __boot_cpu_mode

extern u32 __boot_cpu_mode[2];
(= ffff00001142c000)
PC + 32Bit = 0x88 1142c000

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_00000E11 | | |
| X1 | 00000088_1142C000 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | 00000000_00000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+20 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

Head.s @21 set_cpu_boot_mode_flag

cmp w0, #BOOT_CPU_MODE_EL2

```
#define BOOT_CPU_MODE_EL1 (0xe11)
#define BOOT_CPU_MODE_EL2 (0xe12)
```

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_00000E11 | | |
| X1 | 00000088_1142C000 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | 00000000_00000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+20 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

b.ne 1f

0xE11 != 0xE12 -> b 1f

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_00000E11 | | |
| X1 | 00000088_1142C000 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | 00000000_00000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+20 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

str w0, [x1]

*x1 = w0;
__boot_cpu_mode = 0x00000E11

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_00000E11 | | |
| X1 | 00000088_1142C000 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | 00000000_00000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+20 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

Head.s @24 set_cpu_boot_mode_flag

```
dmb sy
dc ivac, x1
ret
```

_boot_cpu_mode에 값을 저장하고 코어내의 boot_cpu_mode 데이터 캐시 라인(PoC 관점) 을 무효화 시킨다.

(stext+16)으로 return 한다.

DC IVAC Invalidate by Virtual Address, to Point of Coherency

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_00000E11 | | |
| X1 | 00000088_1142C000 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | 00000000_00000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+20 |

FP
LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

bl __create_page_tables

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_00000E11 | | |
| X1 | 00000088_1142C000 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | 00000000_00000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | |
| X14 | | X29 | |
| X15 | | X30 | stext+24 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

```
mov    x28, lr
```

| | | | |
|-----|-------------------|-----|-------------------|
| X0 | 00000000_00000E11 | | |
| X1 | 00000000_413FC800 | X16 | |
| X2 | 00000000_00000040 | X17 | |
| X3 | 00000000_0000003F | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | 00000000_48000000 |
| X7 | | X22 | |
| X8 | | X23 | 00000000_00000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | 0x16 | X28 | stext+24 |
| X14 | | X29 | |
| X15 | | X30 | stext+24 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

```
&init_pg_dir
&init_pg_end

adrp  x0, init_pg_dir
adrp  x1, init_pg_end
```

init_pg_dir (= ffff00001149d000) -> 0x4146e000
init_pg_end (= ffff0000114a0000) -> 0x41471000

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_4146E000 | | |
| X1 | 00000000_41471000 | X16 | |
| X2 | 00000000_00000040 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | 00000000_00000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | stext+24 |
| X14 | | X29 | |
| X15 | | X30 | stext+24 |

FP
LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

```
sub    x1, x1, x0
```

init_pg_dir ~ init_pg_end 까지 크기

```
extern pgd_t init_pg_dir[PTRS_PER_PGD];
extern pgd_t init_pg_end[];
extern pgd_t swapper_pg_dir[PTRS_PER_PGD];
extern pgd_t idmap_pg_dir[PTRS_PER_PGD];
extern pgd_t tramp_pg_dir[PTRS_PER_PGD];
```

```
    . = ALIGN(PAGE_SIZE);
    init_pg_dir = .;
    . += INIT_DIR_SIZE;
    init_pg_end = .;
```

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_4146E000 | | |
| X1 | 00000000_00003000 | X16 | |
| X2 | 00000000_00000040 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | 00000000_00000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | stext+24 |
| X14 | | X29 | |
| X15 | | X30 | stext+24 |

FP
LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

bl __inval_dcache_area

Init_pg_dir 부터 INIT_DIR_SIZE 만큼
데이터 캐시를 무효화 시킨다.

| | | | |
|-----|-------------------|-----|--------------------|
| X0 | 00000000_4146E000 | | |
| X1 | 00000000_00003000 | X16 | |
| X2 | 00000000_00000000 | X17 | |
| X3 | 00000000_00000000 | X18 | |
| X4 | | X19 | |
| X5 | | X20 | |
| X6 | | X21 | DTB (PHY ADDRERSS) |
| X7 | | X22 | |
| X8 | | X23 | 00000000_00000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | | X28 | stext+24 |
| X14 | | X29 | |
| X15 | | X30 | @29 + 8 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

```
adrp    x0, init_pg_dir
adrp    x1, init_pg_end
sub     x1, x1, x0
stp     xzr, xzr, [x0], #16
stp     xzr, xzr, [x0], #16
stp     xzr, xzr, [x0], #16
stp     xzr, xzr, [x0], #16
subs    x1, x1, #64
b.ne    1b
```

16 *stp = 64 bytes
memset(init_pg_dir, 0, 64)
Init_pg_dir 부터 64byte 씩 0으로 초기화 한다.

```
stp     xzr, xzr, [x0], #16
*(x0    ) = xzr
*(x0 + 8) = xzr
x0 += 16
```

| | | | |
|-----|-------------------|-----|-------------------|
| X0 | 00000000_41471000 | | |
| X1 | 00000000_00000000 | X16 | |
| X2 | 00000000_00000040 | X17 | |
| X3 | 00000000_0000003F | X18 | |
| X4 | 00000000_40080000 | X19 | |
| X5 | | X20 | |
| X6 | | X21 | 00000000_48000000 |
| X7 | | X22 | |
| X8 | | X23 | 00000000_00000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | 00000000_00000016 | X28 | stext+24 |
| X14 | | X29 | |
| X15 | | X30 | @29 + 8 |

FP
LR

| | |
|-------------------|-------------------|
| SPSEL | SCTLR_EL1 |
| 00000000_00000001 | 00000000_30500800 |


```
mov    x7, SWAPPER_MM_MMUFLAGS

#define SWAPPER_MM_MMUFLAGS
(PMD_ATTRINDX(MT_NORMAL) | SWAPPER_PMD_FLAGS)

#define MT_NORMAL          4
#define PMD_ATTRINDX(t)    (_AT(pmdval_t, t)) << 2)

#define SWAPPER_PMD_FLAGS
(PMD_TYPE_SECT | PMD_SECT_AF | PMD_SECT_S)

PMD_ATTRINDX(MT_NORMAL) : (4 << 2)
PMD_TYPE_SECT   : (1 << 0)
PMD_SECT_AF     : (1 << 10)
PMD_SECT_S      : (3 << 8)

SWAPPER_MM_MMUFLAGS
= (4 << 2) | ((1 << 0) | (1 << 10) | (3 << 8)))
= 0x711
```

| | | | |
|-----|-------------------|-----|-------------------|
| X0 | 00000000_41471000 | | |
| X1 | 00000000_00000000 | X16 | |
| X2 | 00000000_00000040 | X17 | |
| X3 | 00000000_0000003F | X18 | |
| X4 | 00000000_40080000 | X19 | |
| X5 | | X20 | |
| X6 | | X21 | 00000000_48000000 |
| X7 | 00000000_00000711 | X22 | |
| X8 | | X23 | 00000000_00000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | 00000000_00000016 | X28 | stext+24 |
| X14 | | X29 | |
| X15 | | X30 | @29 + 8 |

FP

LR

| | |
|-------------------|-------------------|
| SPSEL | SCTLR_EL1 |
| 00000000_00000001 | 00000000_30500800 |

adrp x0, idmap_pg_dir

| SPSEL |
|-------------------|
| 00000000_00000001 |

| SCTLR_EL1 |
|-------------------|
| 00000000_30500800 |

adrp x3, __idmap_text_start

| SPSEL |
|-------------------|
| 00000000_00000001 |

| SCTLR_EL1 |
|-------------------|
| 00000000_30500800 |

mov x5, #VA_BITS

VA_BITS 48

| SPSEL |
|-------------------|
| 00000000_00000001 |

| SCTLR_EL1 |
|-------------------|
| 00000000_30500800 |

mov x5, #VA_BITS

VA_BITS 48

| SPSEL |
|-------------------|
| 00000000_00000001 |

| SCTLR_EL1 |
|-------------------|
| 00000000_30500800 |

adr_l x6, vabits_user
str x5, [x6]
dmb sy
dc ivac, x6

u64 vabits_user;

adr_l x6, vabits_user
str x5, [x6]
vabits_user = 0x30;

dmb sy
dc ivac, x6
vabits_user 에 값을 저장하고 코어내의 vabits_user 데이터
캐시 라인(PoC 관점) 을 무효화 시킨다.

| | | | |
|-----|-------------------|-----|-------------------|
| X0 | 00000000_410E6000 | | |
| X1 | 00000000_00000000 | X16 | |
| X2 | 00000000_00000040 | X17 | |
| X3 | 00000000_40B65000 | X18 | |
| X4 | 00000000_40080000 | X19 | |
| X5 | 00000000_00000030 | X20 | |
| X6 | 00000000_4108D7C0 | X21 | 00000000_48000000 |
| X7 | 00000000_00000711 | X22 | |
| X8 | | X23 | 00000000_00000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | 00000000_00000016 | X28 | stext+24 |
| X14 | | X29 | |
| X15 | | X30 | @29 + 8 |

FP

LR

| | |
|-------------------|-------------------|
| SPSEL | SCTLR_EL1 |
| 00000000_00000001 | 00000000_30500800 |

```
adrp      x5, __idmap_text_end
( =00000000_40B65000 )
clz      x5, x5
(=00000000_00000021)
cmp      x5, TCR_T0SZ(VA_BITS) <= 16
b.ge     1f
```

- 1. X5 __idmap_text_end symbol 로딩
- 2. 값은 ffff000010b8d658
- 3. CLZ X5 X5 -> 0으로 최종 저장 됨

```
__idmap_text_end      ffff000010b8d658

TCR_T0SZ(VA_BITS) ((UL(64) - 48) << 0) = 16

b.ge      1f ( f : forward, b : backward)
```

@40 으로 감.

| | | | |
|-----|-------------------|-----|-------------------|
| X0 | 00000000_410E6000 | | |
| X1 | 00000000_00000000 | X16 | |
| X2 | 00000000_00000040 | X17 | |
| X3 | 00000000_40B65000 | X18 | |
| X4 | 00000000_40080000 | X19 | |
| X5 | 00000000_00000021 | X20 | |
| X6 | 00000000_4108D7C0 | X21 | 00000000_48000000 |
| X7 | 00000000_00000711 | X22 | |
| X8 | | X23 | 00000000_00000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | 00000000_00000016 | X28 | stext+24 |
| X14 | | X29 | |
| X15 | | X30 | @29 + 8 |

FP

LR

| | |
|-------------------|-------------------|
| SPSEL | SCTLR_EL1 |
| 00000000_00000001 | 00000000_30500800 |

```
#define TCR_T0SZ_OFFSET→ 0
#define TCR_T1SZ_OFFSET→ 16
#define TCR_T0SZ(x)→ ((UL(64) - (x)) << TCR_T0SZ_OFFSET)
#define TCR_T1SZ(x)→ ((UL(64) - (x)) << TCR_T1SZ_OFFSET)
#define TCR_TxSZ(x)→ (TCR_T0SZ(x) | TCR_T1SZ(x))
```

adr_l x6, idmap_t0sz
str x5, [x6]
dmb sy
dc ivac, x6

*(&idmap_t0sz) = 0;

idmap_t0sz 에 값을 저장하고 코어내의 idmap_t0sz 데이터 캐시 라인(PoC 관점) 을 무효화 시킨다.

| SPSEL |
|-------------------|
| 00000000_00000001 |

| SCTLR_EL1 |
|-------------------|
| 00000000_30500800 |


```
mov      x4, #1 << (PHYS_MASK_SHIFT - PGDIR_SHIFT)
str_l    x4, idmap_ptrs_per_pgd, x5
```

```
#define PHYS_MASK_SHIFT      (48)
#define CONFIG_PGTABLE_LEVELS 4
#define PGDIR_SHIFT  ARM64_HW_PGTABLE_LEVEL_SHIFT(4 -
CONFIG_PGTABLE_LEVELS)

#define ARM64_HW_PGTABLE_LEVEL_SHIFT(n) ((PAGE_SHIFT -
3) * (4 - (n)) + 3)

#define PAGE_SHIFT 12
#define ARM64_HW_PGTABLE_LEVEL_SHIFT(n) ((PAGE_SHIFT -
3) * (4 - (n)) + 3)
(PHYS_MASK_SHIFT - PGDIR_SHIFT) = 39

*(&idmap_ptrs_per_pgd) = 00000080_00000000
```

| SPSEL |
|-------------------|
| 00000000_00000001 |

| SCTLR_EL1 |
|-------------------|
| 00000000_30500800 |

ldr_l x4, idmap_ptrs_per_pgd
mov x5, x3
adr_l x6, __idmap_text_end

| | | | |
|-----|-------------------|-----|-------------------|
| X0 | 00000000_410E6000 | | |
| X1 | 00000000_00000000 | X16 | |
| X2 | 00000000_00000040 | X17 | |
| X3 | 00000000_40B65000 | X18 | |
| X4 | 00000000_00000200 | X19 | |
| X5 | 00000000_40B65000 | X20 | |
| X6 | 00000000_40B65658 | X21 | 00000000_48000000 |
| X7 | 00000000_00000711 | X22 | |
| X8 | | X23 | 00000000_00000000 |
| X9 | | X24 | |
| X10 | | X25 | |
| X11 | | X26 | |
| X12 | | X27 | |
| X13 | 00000000_00000016 | X28 | stext+24 |
| X14 | | X29 | |
| X15 | | X30 | @29 + 8 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

map_memory x0, x1, x3, x6, x7, x3, x4, x10, x11, x12, x13, x14

- * Map memory for specified virtual address range. Each level of page table needed supports
- * multiple entries. If a level requires n entries the next page table level is assumed to be
- * formed from n pages.
- *
- * tbl: location of page table
- * rtbl: address to be used for first level page table entry (typically tbl + PAGE_SIZE)
- * vstart: start address to map
- * vend: end address to map - we map [vstart, vend]
- * flags: flags to use to map last level entries
- * phys: physical address corresponding to vstart - physical memory is contiguous
- * pgds: the number of pgd entries
- *

- * Temporaries: istart, iend, tmp, count, sv - these need to be different registers
- * Preserves: vstart, vend, flags
- * Corrupts: tbl, rtbl, istart, iend, tmp, count, sv

.macro map_memory, tbl, rtbl, vstart, vend, flags, phys, pgds, istart, iend, tmp, count, sv

| | | | | |
|-------------|-----|-------------------|-----|-------------------|
| tbl | X0 | 00000000_410E6000 | | |
| rtbl | X1 | 00000000_00000000 | X16 | |
| | X2 | 00000000_00000040 | X17 | |
| phys vstart | X3 | 00000000_40B65000 | X18 | |
| pgds | X4 | 00000000_00000200 | X19 | |
| | X5 | 00000000_40B65000 | X20 | |
| vend | X6 | 00000000_40B65658 | X21 | 00000000_48000000 |
| flags | X7 | 00000000_00000711 | X22 | |
| | X8 | | X23 | 00000000_00000000 |
| | X9 | | X24 | |
| istart | X10 | | X25 | |
| iend | X11 | | X26 | |
| tmp | X12 | | X27 | |
| count | X13 | 00000000_00000016 | X28 | stext+24 |
| sv | X14 | | X29 | |
| | X15 | | X30 | @29 + 8 |

FP
LR

| | |
|-------------------|-------------------|
| SPSEL | SCTLR_EL1 |
| 00000000_00000001 | 00000000_30500800 |

```
add Wrtbl, Wtbl, #PAGE_SIZE
mov Wsv, Wrtbl
mov Wcount, #0
```

```
PAGE_SIZE    (1 << 12)
#tbl - X0
#rtbl - X1
```

```
#sv - X14
#count - X13
```

| | | | | |
|-------------|-----|-------------------|-----|-------------------|
| tbl | X0 | 00000000_410E6000 | | |
| rtbl | X1 | 00000000_410E7000 | X16 | |
| | X2 | 00000000_00000040 | X17 | |
| phys vstart | X3 | 00000000_40B65000 | X18 | |
| pgds | X4 | 00000000_00000200 | X19 | |
| | X5 | 00000000_40B65000 | X20 | |
| vend | X6 | 00000000_40B65658 | X21 | 00000000_48000000 |
| flags | X7 | 00000000_00000711 | X22 | |
| | X8 | | X23 | 00000000_00000000 |
| | X9 | | X24 | |
| istart | X10 | | X25 | |
| iend | X11 | | X26 | |
| tmp | X12 | | X27 | |
| count | X13 | 00000000_00000000 | X28 | stext+24 |
| sv | X14 | 00000000_410E7000 | X29 | |
| | X15 | | X30 | @29 + 8 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

compute_indices Wvstart, Wvend, #PGDIR_SHIFT, Wpgds,
Wistart, Wiend, Wcount

#shift - 39

```
/*
 * Compute indices of table entries from virtual address range. If multiple entries
 * were needed in the previous page table level then the next page table level is assumed
 * to be composed of multiple pages. (This effectively scales the end index).
 *
 * vstart: virtual address of start of range
 * vend:   virtual address of end of range
 * shift:  shift used to transform virtual address into index
 * ptrs:   number of entries in page table
 * istart: index in table corresponding to vstart
 * iend:   index in table corresponding to vend
 * count:  On entry: how many extra entries were required in previous level, scales
 *          our end index.
 *          On exit: returns how many extra entries required for next page table level
 *
 * Preserves: vstart, vend, shift, ptrs
 * Returns:   istart, iend, count
 */
.macro compute_indices, vstart, vend, shift, ptrs, istart, iend, count
```

| | | | | | | |
|---------------------------------------|------|-------------------|-------------------|----------|-------------------|----------|
| vstart ptrs | X0 | 00000000_410E6000 | | | | |
| | X1 | 00000000_410E7000 | X16 | | | |
| | X2 | 00000000_00000040 | X17 | | | |
| | X3 | 00000000_40B65000 | X18 | | | |
| | X4 | 00000000_00000200 | X19 | | | |
| | X5 | 00000000_40B65000 | X20 | | | |
| | vend | X6 | 00000000_40B65658 | X21 | 00000000_48000000 | |
| | | X7 | 00000000_00000711 | X22 | | |
| | | X8 | | X23 | 00000000_00000000 | |
| | | X9 | | X24 | | |
| istart | X10 | | X25 | | | |
| iend | X11 | | X26 | | | |
| | X12 | | X27 | | | |
| count | X13 | 00000000_00000000 | X28 | stext+24 | | |
| | X14 | 00000000_410E7000 | X29 | | | |
| e entries e level is assumed to be | | X15 | | X30 | @29 + 8 | FP LR |

FP
LR

| | |
|-------------------|-------------------|
| SPSEL | SCTLR_EL1 |
| 00000000_00000001 | 00000000_30500800 |

```
lsl      Wiend, Wvend, Wshift
      (= 00000000_00000000)
mov      Wistart, Wptrs
      (=00000000_00000200)
sub      Wistart, Wistart, #1

and      Wiend, Wiend, Wistart
      // iend = (vend >> shift) & (ptrs - 1)

mov      Wistart, Wptrs
mul      Wistart, Wistart, Wcount
add      Wiend, Wiend, Wistart
      // iend += (count - 1) * ptrs
      // our entries span multiple tables

lsl      Wistart, Wvstart, Wshift
mov      Wcount, Wptrs
sub      Wcount, Wcount, #1
and      Wistart, Wistart, Wcount

sub      Wcount, Wiend, Wistart
```

#shift – 39
#vend – X6
#iend – X11

#ptrs – X4
#istart – X10

#vstart – X3

| | | | | |
|--------|-----|-------------------|-----|-------------------|
| | X0 | 00000000_410E6000 | | |
| | X1 | 00000000_410E7000 | X16 | |
| | X2 | 00000000_00000040 | X17 | |
| vstart | X3 | 00000000_40B65000 | X18 | |
| ptrs | X4 | 00000000_00000200 | X19 | |
| | X5 | 00000000_40B65000 | X20 | |
| vend | X6 | 00000000_40B65658 | X21 | 00000000_48000000 |
| | X7 | 00000000_00000711 | X22 | |
| | X8 | | X23 | 00000000_00000000 |
| | X9 | | X24 | |
| istart | X10 | 00000000_00000000 | X25 | |
| iend | X11 | 00000000_00000000 | X26 | |
| | X12 | | X27 | |
| count | X13 | 00000000_00000000 | X28 | stext+24 |
| | X14 | 00000000_410E7000 | X29 | FP |
| | X15 | | X30 | @29 + 8 LR |

| | |
|-------------------|-------------------|
| SPSEL | SCTLR_EL1 |
| 00000000_00000001 | 00000000_30500800 |

Head.s @43.3 create_page_tables

populate_entries Wtbl, Wrtbl, Wistart, Wiend,
#PMD_TYPE_TABLE, #PAGE_SIZE, Wtmp

Flags (= #PMD_TYPE_TABLE = 0x3)
Inc (= #PAGE_SIZE = 0x1000)

* Macro to populate page table entries, these entries
can be pointers to the next level
* or last level entries pointing to physical memory.
*
* tbl: page table address
* rtbl: pointer to page table or physical memory
* index: start index to write
* eindex: end index to write - [index, eindex] written
to
* flags: flags for pagetable entry to or in
* inc: increment to rtbl between each entry
* tmp1: temporary variable
*
* Preserves: tbl, eindex, flags, inc
* Corrupts: index, tmp1
•Returns: rtbl

•macro populate_entries, tbl, rtbl, index, eindex, flags,
inc, tmp1

| | | | | |
|--------|-----|-------------------|-----|-------------------|
| tbl | X0 | 00000000_410E6000 | | |
| rtbl | X1 | 00000000_410E7000 | X16 | |
| | X2 | 00000000_00000040 | X17 | |
| | X3 | 00000000_40B65000 | X18 | |
| | X4 | 00000000_00000200 | X19 | |
| | X5 | 00000000_40B65000 | X20 | |
| | X6 | 00000000_40B65658 | X21 | 00000000_48000000 |
| | X7 | 00000000_00000711 | X22 | |
| | X8 | | X23 | 00000000_00000000 |
| | X9 | | X24 | |
| index | X10 | 00000000_00000000 | X25 | |
| eindex | X11 | 00000000_00000000 | X26 | |
| tmp1 | X12 | | X27 | |
| | X13 | 00000000_00000000 | X28 | stext+24 |
| | X14 | 00000000_410E7000 | X29 | |
| | X15 | | X30 | @29 + 8 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

```
.LpeW@: phys_to_pte Wtmp1, Wrtbl
    orr    Wtmp1, Wtmp1, Wflags    // tmp1 = table entry
    str    Wtmp1, [Wtbl, Windex, lsl #3]
    add    Wrtbl, Wrtbl, Winc      // rtbl = pa next level
    add    Windex, Windex, #1
    cmp    Windex, Weindex
    b.ls   .LpeW@
```

Flags (= #PMD_TYPE_TABLE = 0x3)
Inc (= #PAGE_SIZE = 0x1000)

Pg_table[1+0] = 410E7003

| | | | | |
|--------|-----|-------------------|-----|-------------------|
| tbl | X0 | 00000000_410E6000 | | |
| rtbl | X1 | 00000000_410E8000 | X16 | |
| | X2 | 00000000_00000040 | X17 | |
| | X3 | 00000000_40B65000 | X18 | |
| | X4 | 00000000_00000200 | X19 | |
| | X5 | 00000000_40B65000 | X20 | |
| | X6 | 00000000_40B65658 | X21 | 00000000_48000000 |
| | X7 | 00000000_00000711 | X22 | |
| | X8 | | X23 | 00000000_00000000 |
| | X9 | | X24 | |
| index | X10 | 00000000_00000001 | X25 | |
| eindex | X11 | 00000000_00000000 | X26 | |
| tmp1 | X12 | 00000000_410E7003 | X27 | |
| | X13 | 00000000_00000000 | X28 | stext+24 |
| | X14 | 00000000_410E7000 | X29 | |
| | X15 | | X30 | @29 + 8 |
| | | | | |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |


```
mov Wtbl, Wsv
mov Wsv, Wrtbl
```

| | | | | |
|-------------|-----|-------------------|-----|-------------------|
| tbl | X0 | 00000000_410E7000 | | |
| rtbl | X1 | 00000000_410E8000 | X16 | |
| | X2 | 00000000_00000040 | X17 | |
| phys vstart | X3 | 00000000_40B65000 | X18 | |
| pgds | X4 | 00000000_00000200 | X19 | |
| | X5 | 00000000_40B65000 | X20 | |
| vend | X6 | 00000000_40B65658 | X21 | 00000000_48000000 |
| flags | X7 | 00000000_00000711 | X22 | |
| | X8 | | X23 | 00000000_00000000 |
| | X9 | | X24 | |
| istart | X10 | 00000000_00000001 | X25 | |
| iend | X11 | 00000000_00000000 | X26 | |
| tmp | X12 | 00000000_410E7003 | X27 | |
| count | X13 | 00000000_00000000 | X28 | stext+24 |
| sv | X14 | 00000000_410E8000 | X29 | |
| | X15 | | X30 | @29 + 8 |

FP

LR

| | |
|-------------------|-------------------|
| SPSEL | SCTLR_EL1 |
| 00000000_00000001 | 00000000_30500800 |

Head.s @43.4 create_page_tables

```
compute_indices Wvstart, Wvend,  
#SWAPPER_TABLE_SHIFT, #PTRS_PER_PMD, Wistart,  
Wiend, Wcount
```

```
#SWAPPER_TABLE_SHIFT = 30  
# PTRS_PER_PMD = 512 = 0x200
```

```
#shift – 30  
#Ptrs – 0x200
```

```
/*  
 * Compute indices of table entries from virtual address range. If multiple entries  
 * were needed in the previous page table level then the next page table level is assumed  
 * to be composed of multiple pages. (This effectively scales the end index).  
 *  
 * vstart: virtual address of start of range  
 * vend: virtual address of end of range  
 * shift: shift used to transform virtual address into index  
 * ptrs: number of entries in page table  
 * istart: index in table corresponding to vstart  
 * iend: index in table corresponding to vend  
 * count: On entry: how many extra entries were required in previous level, scales  
 * our end index.  
 * On exit: returns how many extra entries required for next page table level  
 *  
 * Preserves: vstart, vend, shift, ptrs  
 * Returns: istart, iend, count  
 */  
 .macro compute_indices, vstart, vend, shift, ptrs, istart, iend, count
```

| | | | | |
|------------------------|-----|-------------------|-----|-------------------|
| vstart ptrs vend | X0 | 00000000_410E7000 | | |
| | X1 | 00000000_410E8000 | X16 | |
| | X2 | 00000000_00000040 | X17 | |
| | X3 | 00000000_40B65000 | X18 | |
| | X4 | 00000000_00000200 | X19 | |
| | X5 | 00000000_40B65000 | X20 | |
| | X6 | 00000000_40B65658 | X21 | 00000000_48000000 |
| | X7 | 00000000_00000711 | X22 | |
| | X8 | | X23 | 00000000_00000000 |
| | X9 | | X24 | |
| istart | X10 | 00000000_00000000 | X25 | |
| iend | X11 | 00000000_00000000 | X26 | |
| count | X12 | 00000000_410E7003 | X27 | |
| | X13 | 00000000_00000000 | X28 | stext+24 |
| | X14 | 00000000_410E8000 | X29 | |
| | X15 | | X30 | @29 + 8 |

FP
LR

| | |
|-------------------|-------------------|
| SPSEL | SCTLR_EL1 |
| 00000000_00000001 | 00000000_30500800 |

Head.s @43.5 create_page_tables

populate_entries Wtbl, Wrtbl, Wistart, Wiend,
#PMD_TYPE_TABLE, #PAGE_SIZE, Wtmp

Flags (= #PMD_TYPE_TABLE = 0x3)
Inc (= #PAGE_SIZE = 0x1000)

- Pg_table[1+0] = 410E7003 (PG DIR)
- Pg_table[2+0] = 410E8003 (PUD)

| | | | | |
|--------|-----|-------------------|-----|-------------------|
| tbl | X0 | 00000000_410E7000 | | |
| | X1 | 00000000_410E9000 | X16 | |
| rtbl | X2 | 00000000_00000040 | X17 | |
| | X3 | 00000000_40B65000 | X18 | |
| | X4 | 00000000_00000200 | X19 | |
| | X5 | 00000000_40B65000 | X20 | |
| | X6 | 00000000_40B65658 | X21 | 00000000_48000000 |
| | X7 | 00000000_00000711 | X22 | |
| | X8 | | X23 | 00000000_00000000 |
| | X9 | | X24 | |
| index | X10 | 00000000_00000001 | X25 | |
| eindex | X11 | 00000000_00000000 | X26 | |
| tmp1 | X12 | 00000000_410E8003 | X27 | |
| | X13 | 00000000_00000000 | X28 | stext+24 |
| | X14 | 00000000_410E8000 | X29 | |
| | X15 | | X30 | @29 + 8 |
| | | | | |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

mov Wtbl, Wsv

| | | | | |
|-------------|-----|-------------------|-----|-------------------|
| tbl | X0 | 00000000_410E8000 | | |
| rtbl | X1 | 00000000_410E9000 | X16 | |
| | X2 | 00000000_00000040 | X17 | |
| phys vstart | X3 | 00000000_40B65000 | X18 | |
| pgds | X4 | 00000000_00000200 | X19 | |
| | X5 | 00000000_40B65000 | X20 | |
| vend | X6 | 00000000_40B65658 | X21 | 00000000_48000000 |
| flags | X7 | 00000000_00000711 | X22 | |
| | X8 | | X23 | 00000000_00000000 |
| | X9 | | X24 | |
| istart | X10 | 00000000_00000001 | X25 | |
| iend | X11 | 00000000_00000000 | X26 | |
| tmp | X12 | 00000000_410E8003 | X27 | |
| count | X13 | 00000000_00000000 | X28 | stext+24 |
| sv | X14 | 00000000_410E8000 | X29 | FP |
| | X15 | | X30 | @29 + 8 LR |

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

```
compute_indices Wvstart, Wvend,  
#SWAPPER_BLOCK_SHIFT, #PTRS_PER_PTE, Wistart, Wlend,  
Wcount
```

```
# SWAPPER_BLOCK_SHIFT = 21  
# PTRS_PER_PTE = 512 = 0x200
```

```
#shift – 21  
#Ptrs – 0x200
```

```
/*  
 * Compute indices of table entries from virtual address range. If multiple entries  
 * were needed in the previous page table level then the next page table level is assumed  
 * to be composed of multiple pages. (This effectively scales the end index).  
 *  
 * vstart: virtual address of start of range  
 * vend: virtual address of end of range  
 * shift: shift used to transform virtual address into index  
 * ptrs: number of entries in page table  
 * istart: index in table corresponding to vstart  
 * iend: index in table corresponding to vend  
 * count: On entry: how many extra entries were required in previous level, scales  
 * our end index.  
 * On exit: returns how many extra entries required for next page table level  
 *  
 * Preserves: vstart, vend, shift, ptrs  
 * Returns: istart, iend, count  
 */
```

```
.macro compute_indices, vstart, vend, shift, ptrs, istart, iend, count
```

| | | | | |
|------------------------|-----|-------------------|-----|-------------------|
| vstart ptrs vend | X0 | 00000000_410E8000 | | |
| | X1 | 00000000_410E9000 | X16 | |
| | X2 | 00000000_00000040 | X17 | |
| | X3 | 00000000_40B65000 | X18 | |
| | X4 | 00000000_00000200 | X19 | |
| | X5 | 00000000_40B65000 | X20 | |
| | X6 | 00000000_40B65658 | X21 | 00000000_48000000 |
| | X7 | 00000000_00000711 | X22 | |
| | X8 | | X23 | 00000000_00000000 |
| | X9 | | X24 | |
| istart | X10 | 00000000_00000000 | X25 | |
| iend | X11 | 00000000_00000000 | X26 | |
| count | X12 | 00000000_410E8003 | X27 | |
| | X13 | 00000000_00000000 | X28 | stext+24 |
| | X14 | 00000000_410E8000 | X29 | |
| | X15 | | X30 | @29 + 8 |

FP
LR

| | |
|-------------------|-------------------|
| SPSEL | SCTLR_EL1 |
| 00000000_00000001 | 00000000_30500800 |

Head.s @43.8 create_page_tables

bic Wcount, Wphys, #SWAPPER_BLOCK_SIZE - 1

SWAPPER_BLOCK_SHIFT = (1 << 21)

Bic X13, X3, 1FFFFFF

| | | | | |
|-------------|-----|-------------------|-----|-------------------|
| tbl | X0 | 00000000_410E8000 | | |
| rtbl | X1 | 00000000_410E9000 | X16 | |
| | X2 | 00000000_00000040 | X17 | |
| phys vstart | X3 | 00000000_40B65000 | X18 | |
| pgds | X4 | 00000000_00000200 | X19 | |
| | X5 | 00000000_40B65000 | X20 | |
| vend | X6 | 00000000_40B65658 | X21 | 00000000_48000000 |
| flags | X7 | 00000000_00000711 | X22 | |
| | X8 | | X23 | 00000000_00000000 |
| | X9 | | X24 | |
| istart | X10 | 00000000_00000000 | X25 | |
| iend | X11 | 00000000_00000000 | X26 | |
| tmp | X12 | 00000000_410E8003 | X27 | |
| count | X13 | 00000000_40A00000 | X28 | stext+24 |
| sv | X14 | 00000000_410E8000 | X29 | |
| | X15 | | X30 | @29 + 8 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

Head.s @43.9 create_page_tables

populate_entries Wtbl, Wrtbl, Wistart, Wiend,
#PMD_TYPE_TABLE, #PAGE_SIZE, Wtmp

populate_entries Wtbl, Wcount, Wistart, Wiend, Wflags,
#SWAPPER_BLOCK_SIZE, Wtmp

#Inc= SWAPPER_BLOCK_SIZE = (1<<21)

Flags (= #PMD_TYPE_TABLE = 0x3)
Inc (= #PAGE_SIZE = 0x1000)

- *pg_table == 00000000_410E6000
- Pg_table[1+0] = 410E7003 (PG DIR)
- Pg_table[2+0] = 410E8003 (PUD)
- Pg_table[2+0] = 40A00711 (PTE)
- =

•macro populate_entries, tbl, rtbl, index, eindex, flags,
inc, tmp1

| | | | | |
|--------------|-----|-------------------|-----|-------------------|
| tbl | X0 | 00000000_410E8000 | | |
| | X1 | 00000000_410E9000 | X16 | |
| | X2 | 00000000_00000040 | X17 | |
| flags | X3 | 00000000_40B65000 | X18 | |
| | X4 | 00000000_00000200 | X19 | |
| | X5 | 00000000_40B65000 | X20 | |
| | X6 | 00000000_40B65658 | X21 | 00000000_48000000 |
| | X7 | 00000000_00000711 | X22 | |
| | X8 | | X23 | 00000000_00000000 |
| index | X9 | | X24 | |
| | X10 | 00000000_00000000 | X25 | |
| eindex | X11 | 00000000_00000000 | X26 | |
| tmp1 rtbl | X12 | 00000000_40A00711 | X27 | |
| | X13 | 00000000_40A00000 | X28 | stext+24 |
| | X14 | 00000000_410E8000 | X29 | |
| | X15 | | X30 | @29 + 8 |

FP

LR

| |
|-------------------|
| SPSEL |
| 00000000_00000001 |

| |
|-------------------|
| SCTLR_EL1 |
| 00000000_30500800 |

- /*
- * Compute indices of table entries from virtual address range. If multiple entries
- * were needed in the previous page table level then the next page table level is assumed
- * to be composed of multiple pages. (This effectively scales the end index).
- *
- * vstart: virtual address of start of range
- * vend: virtual address of end of range
- * shift: shift used to transform virtual address into index
- * ptrs: number of entries in page table
- * istart: index in table corresponding to vstart
- * iend: index in table corresponding to vend
- * count: On entry: how many extra entries were required in previous level, scales
- * our end index.
- * On exit: returns how many extra entries required for next page table level
- *
- * Preserves: vstart, vend, shift, ptrs
- * Returns: istart, iend, count
- */
- .macro compute_indices, vstart, vend, shift, ptrs, istart, iend, count