Head.S 분석자료

16기 A조

Head.s @0 stext

X0	DTB (PHY ADDRERSS)		
X1	0000000_0000000	X16	
X2	0000000_0000000	X17	
Х3	0000000_0000000	X18	
X4		X19	
X5		X20	
X6		X21	
X7		X22	
X8		X23	
Х9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	FP
X15		X30	LR

Head.s @1 stext

bl preserve_boot_args

		1		
X0	DTB (PHY ADDRERSS)			
X1	0000000_0000000	X16		
X2	0000000_0000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
Х6		X21		
X7		X22		
X8		X23		
X9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		FP
X15		X30	stext+8	LR

Head.s @2 preserve_boot_args

mov x21, x0

DTB (PHY ADDRERSS)		
00000000_00000000	X16	
00000000_00000000	X17	
00000000_00000000	X18	
	X19	
	X20	
	X21	DTB (PHY ADDRERSS)
	X22	
	X23	
	X24	
	X25	
	X26	
	X27	
	X28	
	X29	
	X30	stext+8
	00000000_00000000	00000000_00000000 X16 00000000_00000000 X18 00000000_00000000 X18 X20 X21 X22 X23 X24 X25 X26 X27 X28 X29

FP

Head.s @3 preserve_boot_args

adr_l x0, boot_args
u64 __cacheline_aligned boot_args[4];

		_	
X0	&boot_args		
X1	0000000_0000000	X16	
X2	00000000_00000000	X17	
Х3	00000000_00000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
X7		X22	
X8		X23	
X9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	
X15		X30	stext+8

FP

Head.s @4 preserve_boot_args

```
stp x21, x1, [x0]

stp x2, x3, [x0, #16]

u64 __cacheline_aligned boot_args[4];

boot_args[0] = x21; // DTB

boot_args[1] = x1; // 0

boot_args[2] = x2; // 0

boot_args[3] = x3; // 0
```

X0	&boot_args			_
X1	0000000_00000000	X16		
X2	0000000_00000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23		
X9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		FP
X15		X30	stext+8	LR

Head.s @5 preserve_boot_args

dmb sy

DMB

Data Memory Barrier.

SY

Full system barrier operation. This is the default and can be omitted.

boot_arg[]를 저장한 명령어가
Chche clear 명령어에 영향을
받지 않도록 Barrier를 사용한다.
(메모리 오더링 이슈는 1 core에서도 발생한다)

X0	&boot_args		
X1	00000000_00000000	X16	
X2	00000000_00000000	X17	
Х3	0000000_0000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
X7		X22	
X8		X23	
Х9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	
X15		X30	stext+8

FP LR Head.s @6 preserve_boot_args

mov x1, #0x20

 $4 \times 8 = 32 = 0 \times 20$

X0	&boot_args		
X1	00000000_00000020	X16	
X2	00000000_00000000	X17	
Х3	00000000_00000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
Х7		X22	
X8		X23	
Х9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	
X15		X30	stext+8

FP

Head.s @7 preserve_boot_args

b __inval_dcache_area

__inval_dcache_area(void *addr, size_t len);

X0 - addr

X1 – len

Ensure that any D-cache lines are invalidated.

X0	&boot_args		
X1	00000000_00000020	X16	
X2	0000000_0000000	X17	
ХЗ	0000000_0000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
Х7		X22	
Х8		X23	
Х9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	
X15		X30	stext+8

FP

Head.s @8 stext

bl el2_setup

X0	&boot_args		
X1	00000000_00000020	X16	
X2	0000000_0000000	X17	
Х3	00000000_00000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
X7		X22	
X8		X23	
X9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	
X15		X30	stext+16

FP

Head.s @9 el2_setup

SPsel, #1 msr

X0	&boot_args			
X1	0000000_00000020	X16		
X2	00000000_00000000	X17		
Х3	00000000_00000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23		
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		FP
X15		X30	stext+16	LR

SPSEL

 $00000000_00000001$

Head.s @10 el2_setup

mrs x0, CurrentEL

System이 EL1 모드로 부팅했다고 가정함

The CurrentEL bit assignments are:



Bits [31:4]

Reserved, RESO.

EL, bits [3:2]

Current exception level. Possible values of this field are:

00 EL0 01 EL1 10 EL2 11 EL3

Resets to an IMPLEMENTATION DEFINED value.

Bits [1:0]

Reserved, RES0.

X0	00000000_00000004			
X1	00000000_00000020	X16		
X2	0000000_0000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	1
X7		X22		
X8		X23		
Х9		X24]
X10		X25]
X11		X26		1
X12		X27		
X13		X28		
X14		X29		FF
X15		X30	stext+16	LR

SPSEL 000000000_00000001

Head.s @11 el2_setup

cmp x0, #CurrentEL_EL2 (=8)

X0	00000000_00000004		
X1	0000000_00000020	X16	
X2	0000000_0000000	X17	
ХЗ	0000000_0000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
Х7		X22	
Х8		X23	
Х9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	
X15		X30	stext+16

FP

LR

SPSEL

00000000_00000001

Head.s @12 el2_setup

b.eq 1f

같지 않으므로 skip

X0	00000000_00000004			
X1	0000000_00000020	X16		
X2	0000000_0000000	X17		
ХЗ	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7		X22		
Х8		X23		
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		FP
X15		X30	stext+16	LR

SPSEL

00000000_00000001

Head.s @13 el2_setup

mov_q x0, (SCTLR_EL1_RES1 | ENDIAN_SET_EL1)
(SCTLR_EL1_RES1 | ENDIAN_SET_EL1) -> 0x30500800

X0	0000000_30500800		
X1	00000000_00000020	X16	
X2	00000000_00000000	X17	
Х3	0000000_0000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
Х7		X22	
X8		X23	
Х9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	
X15		X30	stext+16

FP


SPSEL

00000000_00000001

Head.s @14 el2_setup

msr sctlr_el1, x0

Reserved 된 값을 1로 채움 왜 하는지는 정확히 모름



X0	0000000_30500800			
X1	00000000_00000020	X16		
X2	0000000_0000000	X17		
ХЗ	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7		X22		
Х8		X23		
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		FP
X15		X30	stext+16	LR

SPSEL 00000000_00000001

Head.s @15 el2_setup

mov w0, #BOOT_CPU_MODE_EL1 (=0xe11)

#define BOOT_CPU_MODE_EL1 \rightarrow (0xe11) #define BOOT_CPU_MODE_EL2 \rightarrow (0xe12)

X0	00000000_00000E11			
X1	00000000_00000020	X16		
X2	0000000_0000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7		X22		
X8		X23		
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		
X15		X30	stext+16	۱ [

SPSEL 000000000_00000001

Head.s @16 el2_setup

ret

stext로 return 함

X0	00000000_00000E11			
X1	00000000_00000020	X16		
X2	0000000_0000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23		
X9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		F
X15		X30	stext+16	Įι

SPSEL 000000000_00000001

SCTLR_EL1
00000000_30500800

FP

Head.s @17 stext

adrp x23, __PHYS_OFFSET

KERNEL_START = ffff000010080000

 $TEXT_OFFSET = 0x80000$

__PHYS_OFFSET = ffff000010000000

#define __PHYS_OFFSET (KERNEL_START - TEXT_OFFSET)

X0	00000000_00000E11			
X1	00000000_00000020	X16		
X2	0000000_0000000	X17		
ХЗ	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7		X22		
X8		X23	FFFF0000_10000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		F
X15		X30	stext+16	<u>ا</u> د

SPSEL 000000000_00000001

Head.s @18 stext

and x23, x23, MIN_KIMG_ALIGN – 1

```
/*

* arm64 requires the kernel image to placed

* TEXT_OFFSET bytes beyond a 2 MB aligned base

*/

#define MIN_KIMG_ALIGN→ SZ_2M
```

"deline be_in		0x00100000
#define SZ_2M→		0x00200000
#define SZ_4M→		0x00400000
#define SZ_8M→		0x00800000
#define SZ_16M→		0x01000000
#define SZ 32M⇒		0x02000000

		_		
X0	00000000_00000E11			
X1	00000000_00000020	X16		
X2	0000000_0000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23	00000000_00000000	
X9		X24		
X10		X25		
X11		X26		
X12		X27		1
X13		X28		1
X14		X29		FP
X15		X30	stext+16	LR
	X1 X2 X3 X4 X5 X6 X7 X8 X9 X10 X11 X12 X13	X1 00000000_00000000 X2 00000000_00000000 X3 00000000_00000000 X4 X5 X6 X7 X8 X9 X10 X11 X12 X13 X14 X14	X1 00000000_00000000 X16 X2 00000000_00000000 X17 X3 00000000_00000000 X18 X4 X19 X5 X20 X6 X21 X7 X22 X8 X23 X9 X24 X10 X25 X11 X26 X12 X27 X13 X28 X14 X29	X1 00000000_00000000 X16 X2 00000000_00000000 X17 X3 00000000_00000000 X18 X4 X19 X5 X20 X6 X21 DTB (PHY ADDRERSS) X7 X22 X8 X23 00000000_0000000 X9 X24 X10 X25 X11 X26 X12 X27 X13 X28 X14 X29

SPSEL 000000000000001

Head.s @19 stext

bl set_cpu_boot_mode_flag

X0	00000000_00000E11		
X1	00000000_00000020	X16	
X2	0000000_0000000	X17	
Х3	0000000_0000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
Х7		X22	
Х8		X23	00000000_00000000
Х9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	
X15		X30	stext+40

SPSEL 000000000_00000001

SCTLR_EL1
00000000_30500800

FP

Head.s @20 set_cpu_boot_mode_flag

adr_l x1, __boot_cpu_mode

X0	00000000_00000E11			
X1	&boot_cpu_mode	X16		
X2	0000000_00000000	X17		
Х3	0000000_00000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23	00000000_00000000	
X9		X24		1
X10		X25		
X11		X26		1
X12		X27		1
X13		X28		1
X14		X29		
X15		X30	stext+40] į

SPSEL 000000000_00000001

Head.s @21 set_cpu_boot_mode_flag

cmp w0, #BOOT_CPU_MODE_EL2

#define BOOT_CPU_MODE_EL1 \rightarrow (0xe11) #define BOOT_CPU_MODE_EL2 \rightarrow (0xe12)

X0	00000000_00000E11			
X1	&boot_cpu_mode	X16		
X2	0000000_0000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
Х6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23	00000000_00000000	
X9		X24		
X10		X25		
X11		X26		1
X12		X27		1
X13		X28		1
X14		X29		F
X15		X30	stext+40	L

SPSEL 000000000_00000001

Head.s @22 set_cpu_boot_mode_flag

b.ne 1f

0xE11 != 0xE12 -> b 1f

X0	00000000_00000E11		
X1	&boot_cpu_mode	X16	
X2	00000000_00000000	X17	
Х3	0000000_0000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
X7		X22	
X8		X23	00000000_00000000
Х9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	
X15		X30	stext+40

SPSEL 000000000000001

SCTLR_EL1
00000000_30500800

FP

```
str w0, [x1]

*x1 = w0;
_boot_cpu_mode = 0x00000E11
```

Head.s @23 set_cpu_boot_mode_flag

X0	00000000_00000E11			
X1	&boot_cpu_mode	X16		
X2	0000000_0000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7		X22		
Х8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		F
X15		X30	stext+40	L

SPSEL 000000000_00000001

Head.s @24 set_cpu_boot_mode_flag

dmb sy dc ivac, x1

_boot_cpu_mode에 값을 저장하고 코어내의 boot_cpu_mode 데이터 캐시 라인(PoC 관점) 을 무효화 시 킨다.

 $DC\ IVAC\ {\footnotesize Invalidate\ by\ Virtual\ Address,\ to\ Point\ of\ Coherency}$

		_	
X0	00000000_00000E11		
X1	&boot_cpu_mode	X16	
X2	00000000_00000000	X17	
Х3	00000000_00000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
Х7		X22	
X8		X23	00000000_00000000
Х9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	
X14		X29	
X15		X30	stext+40

SPSEL 000000000000000000001

SCTLR_EL1
00000000_30500800

FP

Head.s @25 stext

bl __create_page_tables

X0	00000000_00000E11			
X1	&boot_cpu_mode	X16		
X2	00000000_00000000	X17		
Х3	00000000_00000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7		X22		
X8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28		
X14		X29		FP
X15		X30	stext+24	LR

SPSEL 00000000000001

Head.s @26 __create_page_tables

mov x28, Ir

X0	00000000_00000E11			
X1	&boot_cpu_mode	X16		
X2	00000000_00000000	X17		
Х3	00000000_00000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7		X22		
X8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		FP
X15		X30	stext+24	LR

SPSEL 00000000000001

Head.s @27 __create_page_tables

adrp x0, init_pg_dir adrp x1, init_pg_end

Х0	& init_pg_dir			_
X1	& init_pg_end	X16		
X2	00000000_00000000	X17		
Х3	00000000_00000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		FP
X15		X30	stext+24	LR

SPSEL 000000000_00000001

```
Head.s @28 __create_page_tables
```

```
sub x1, x1, x0
```

```
init_pg_dir ~ init_pg_end 까지 크기
```

```
extern pgd_t init_pg_dir[PTRS_PER_PGD];
evern pgd_t init_pg_end[];
extern pgd_t swapper_pg_dir[PTRS_PER_PGD];
extern pgd_t idmap_pg_dir[PTRS_PER_PGD];
extern pgd_t tramp_pg_dir[PTRS_PER_PGD];
```

```
. = ALIGN(PAGE_SIZE);
init_pg_dir = .;
. += INIT_DIR_SIZE;
init_pg_end = .;
```

X0	& init_pg_dir			
X1	INIT_DIR_SIZE	X16		
X2	0000000_0000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23	00000000_00000000	
X9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		FP
X15		X30	stext+24	LR

SPSEL 000000000_00000001

Head.s @29 __create_page_tables

bl __inval_dcache_area

Init_pg_dir 부터 INIT_DIR_SIZE 만큼 데이터 캐시를 무효화 시킨다.

X0	& init_pg_dir		
X1	INIT_DIR_SIZE	X16	
X2	00000000_00000000	X17	
Х3	00000000_00000000	X18	
X4		X19	
X5		X20	
X6		X21	DTB (PHY ADDRERSS)
X7		X22	
X8		X23	00000000_00000000
X9		X24	
X10		X25	
X11		X26	
X12		X27	
X13		X28	stext+24
X14		X29	
X15		X30	@29 + 8

SPSEL 00000000000001

SCTLR_EL1
00000000_30500800

FP

Head.s @30 __create_page_tables

adrp x0, init_pg_dir adrp x1, init_pg_end

X0	& init_pg_dir			_
X1	& init_pg_end	X16		
X2	00000000_00000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7		X22		
X8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		FP
X15		X30	@29 + 8	LR

SPSEL 00000000000001

```
sub x1, x1, x0
```

init_pg_dir ~ init_pg_end 까지 크기

Head.s @31 __create_page_tables

```
extern pgd_t init_pg_dir[PTRS_PER_PGD];
eftern pgd_t init_pg_end[];
extern pgd_t swapper_pg_dir[PTRS_PER_PGD];
extern pgd_t idmap_pg_dir[PTRS_PER_PGD];
extern pgd_t tramp_pg_dir[PTRS_PER_PGD];
```

```
. = ALIGN(PAGE_SIZE);
init_pg_dir = .;
. += INIT_DIR_SIZE;
init_pg_end = .;
```

X0	& init_pg_dir			
X1	INIT_DIR_SIZE	X16		
X2	0000000_00000000	X17		
Х3	0000000_00000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7		X22		
X8		X23	00000000_00000000]
Х9		X24		
X10		X25]
X11		X26		1
X12		X27		
X13		X28	stext+24	
X14		X29		FI
X15		X30	@29 + 8] LI

SPSEL 000000000000001

Head.s @32 __create_page_tables

stp xzr, xzr, [x0], #16 stp xzr, xzr, [x0], #16 stp xzr, xzr, [x0], #16 stp xzr, xzr, [x0], #16

16 * 4 = 64 bytes memset(init_pg_dir, 0, 64) Init_pg_dir 부터 64byte 씩 0으로 초기화 한다.

stp xzr, xzr, [x0, #16] preindex $x0 += 16 \\
*(x0) = xzr \\
(x0 + 8) = xzr$ stp xzr, xzr, [x0], #16 postindex $(x0) = xzr \\
*(x0 + 8) = xzr \\
x0 += 16$

X0	& init_pg_dir + 64			_
X1	INIT_DIR_SIZE	X16		
X2	00000000_00000000	X17		
Х3	00000000_00000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7		X22		
X8		X23	00000000_00000000	
X9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		FP
X15		X30	@29 + 8	LR

SPSEL 000000000_00000001

Head.s @33 __create_page_tables

subs x1, x1, #64

b.ne 1b

X1 값이 0이 아니면 레이블 1(@32)로 분기 X1 값이 0이면 다음 라인(@34) 실행

	X0	& init_pg_dir + 64			
	X1	INIT_DIR_SIZE - 64	X16		
	X2	00000000_00000000	X17		
	Х3	00000000_00000000	X18		
	X4		X19		
	X5		X20		
	X6		X21	DTB (PHY ADDRERSS)	
	X7		X22		
	X8		X23	00000000_00000000	
	X9		X24		
	X10		X25		
	X11		X26		
	X12		X27		
	X13		X28	stext+24	
	X14		X29		FP
Γ	X15		X30	@29 + 8	LR

SPSEL SCT
00000000_00000001 00000000

```
Head.s @34 __create_page_tables
```

mov x7, SWAPPER_MM_MMUFLAGS

#define SWAPPER_MM_MMUFLAGS (PMD_ATTRINDX(MT_NORMAL) | SWAPPER_PMD_FLAGS)

#define MT_NORMAL 4

4

(_AT(**pmdval_t**, (t)) << 2)

#define SWAPPER PMD FLAGS

#define PMD ATTRINDX(t)

(PMD_TYPE_SECT | PMD_SECT_AF | PMD_SECT_S)

PMD_ATTRINDX(MT_NORMAL): (4 << 2)

PMD_TYPE_SECT : (1 << 0)

PMD SECT AF : (1 << 10)

PMD SECT S : (3 << 8)

SWAPPER MM MMUFLAGS

= (4 << 2) | ((1 << 0) | (1 << 10) | (3 << 8)))

= 0x711

X0	& init_pg_dir + 64			
X1	0	X16		
X2	00000000_00000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7	00000000_00000 <mark>711</mark>	X22		
X8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		FP
X15		X30	@29 + 8	LR

SPSEL 000000000_0000001

Head.s @35 __create_page_tables

adrp x0, idmap_pg_dir

X0	& idmap_pg_dir			
X1	0	X16		
X2	0000000_0000000	X17		
Х3	0000000_0000000	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
X7	00000000_00000711	X22		
X8		X23	00000000_00000000	
X9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		FF
X15		X30	@29 + 8	LF

SPSEL 00000000000001

Head.s @36 __create_page_tables

adrp x3, __idmap_text_start

X0	& idmap_pg_dir			_
X1	0	X16		
X2	0000000_0000000	X17		
Х3	&idmap_test_start	X18		
X4		X19		
X5		X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7	00000000_00000711	X22		
X8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		FP
X15		X30	@29 + 8	LR

SPSEL 00000000000001

Head.s @37 __create_page_tables

mov x5, #VA_BITS

VA_BITS 48

X0	& idmap_pg_dir			
X1	0	X16		
X2	00000000_00000000	X17		
Х3	&idmap_test_start	X18		
X4		X19		
X5	0000000_00000030	X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7	00000000_00000711	X22		
X8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		FP
X15		X30	@29 + 8	LR

SPSEL 00000000000001

Head.s @37 __create_page_tables

mov x5, #VA_BITS

VA_BITS 48

X0	& idmap_pg_dir			
X1	0	X16		
X2	00000000_00000000	X17		
Х3	&idmap_test_start	X18		
X4		X19		
X5	0000000_00000030	X20		
X6		X21	DTB (PHY ADDRERSS)	
Х7	00000000_00000711	X22		
X8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		FP
X15		X30	@29 + 8	LR

SPSEL 00000000000001

Head.s @38 __create_page_tables

adr_l x6, vabits_user

str x5, [x6] dmb Sy dc ivac, x6

u64 vabits_user;

x6, vabits_user adr_l

str x5, [x6] vabits_user = 0x30;

dmb sy

dc ivac, x6

vabits_user 에 값을 저장하고 코어내의 vabits_user 데이터 캐시 라인(PoC 관점) 을 무효화 시킨다.

Х0	& idmap_pg_dir			
X1	0	X16		
X2	0000000_0000000	X17		
Х3	&idmap_test_start	X18		
X4		X19		
X5	0000000_0000030	X20		
X6	&vabits_user	X21	DTB (PHY ADDRERSS)	
Х7	00000000_00000711	X22		
X8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		FP
X15		X30	@29 + 8	LR

SPSEL 00000000_00000001

SCTLR_EL1 0000000_30500800

```
Head.s @39 __create_page_tables
```

```
adrp x5, __idmap_text_end clz x5, x5
```

cmp x5, TCR_T0SZ(VA_BITS) <= 16

b.ge 1f

- 1. X5 __idmap_text_end symbol 로딩
- 2. 값은 ffff000010b8d658
- 3. CLZ X5 X5 -> 0으로 최종 저장 됨

__idmap_text_end ffff000010b8d658

 $TCR_TOSZ(VA_BITS)$ ((UL(64) - 48) << 0) = 16

b.ge 1f (f: forward, b: backward)

@40 으로 감.

X0	& idmap_pg_dir			
X1	0	X16		
X2	0000000_0000000	X17		
Х3	&idmap_test_start	X18		
X4		X19		
X5	0	X20		
Х6	&vabits_user	X21	DTB (PHY ADDRERSS)	
X7	00000000_00000711	X22		
X8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		F
X15		X30	@29 + 8] LI

SPSEL	
00000000_00000001	

```
#define TCR_T0SZ_OFFSET\rightarrow 0
#define TCR_T1SZ_OFFSET\rightarrow 16
#define TCR_T0SZ(x)\rightarrow ((UL(64) - (x)) << TCR_T0SZ_OFFSET)
#define TCR_T1SZ(x)\rightarrow ((UL(64) - (x)) << TCR_T1SZ_OFFSET)
#define TCR_TxSZ(x)\rightarrow (TCR_T0SZ(x) | TCR_T1SZ(x))
```

Head.s @40 __create_page_tables

 adr_l x6, idmap_t0sz

str x5, [x6] dmb

sy dc ivac, x6

 $*(\&idmap_t0sz) = 0;$

idmap_t0sz 에 값을 저장하고 코어내의 idmap_t0sz 데이터 캐시 라인(PoC 관점) 을 무효화 시킨다.

		_		
X0	& idmap_pg_dir			
X1	0	X16		
X2	00000000_00000000	X17		
Х3	&idmap_test_start	X18		
X4		X19		
X5	0	X20		
X6	&idmap_t0sz	X21	DTB (PHY ADDRERSS)	
X7	00000000_00000711	X22		
X8		X23	00000000_00000000	
X9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		F
X15		X30	@29 + 8	<u>ا</u> ل
	X1 X2 X3 X4 X5 X6 X7 X8 X9 X10 X11 X12 X13	X1 0 X2 00000000_00000000 X3 &idmap_test_start X4 X5 0 X6 &idmap_t0sz X7 00000000_00000711 X8 X9 X10 X11 X12 X13 X14	X1 0 X16 X2 00000000_00000000 X17 X3 &_idmap_test_start X18 X4 X19 X5 0 X20 X6 &idmap_t0sz X21 X7 00000000_00000711 X22 X8 X23 X9 X24 X10 X25 X11 X26 X12 X27 X13 X28 X14 X29	X1 0 X16 X2 00000000_00000000 X17 X3 &_idmap_test_start X18 X4 X19 X5 0 X20 X6 &idmap_t0sz X21 DTB (PHY ADDRERSS) X7 00000000_00000711 X22 X8 X23 00000000_000000 X9 X24 X10 X25 X11 X26 X12 X27 X13 X28 X14 X29

SPSEL 00000000_00000001

SCTLR_EL1 0000000_30500800 Head.s @41 __create_page_tables

mov x4, #1 << (PHYS_MASK_SHIFT - PGDIR_SHIFT)

str_l x4, idmap_ptrs_per_pgd, x5

#define PHYS_MASK_SHIFT (48)
#define CONFIG_PGTABLE_LEVELS 4
#define PGDIR_SHIFT ARM64_HW_PGTABLE_LEVEL_SHIFT(4 CONFIG_PGTABLE_LEVELS)

#define ARM64_HW_PGTABLE_LEVEL_SHIFT(n) ((PAGE_SHIFT - 3) * (4 - (n)) + 3)

#define PAGE_SHIFT 12
#define ARM64_HW_PGTABLE_LEVEL_SHIFT(n) ((PAGE_SHIFT 3) * (4 - (n)) + 3)
(PHYS_MASK_SHIFT - PGDIR_SHIFT) = 39

*(&idmap_ptrs_per_pgd) = 00000080_0000000

& idmap_pg_dir			
0	X16		
00000000_00000000	X17		
&idmap_test_start	X18		
00000080_0000000	X19		
& idmap_ptrs_per_pgd	X20		
&idmap_t0sz	X21	DTB (PHY ADDRERSS)	
00000000_00000711	X22		
	X23	00000000_00000000	
	X24		
	X25		
	X26		
	X27		
	X28	stext+24	
	X29		FP
			40
	0 00000000_00000000 &idmap_test_start 00000080_00000000 & idmap_ptrs_per_pgd &idmap_t0sz	0 X16 00000000_00000000 X17 &idmap_test_start X18 00000080_00000000 X19 & idmap_ptrs_per_pgd X20 &idmap_t0sz X21 00000000_00000711 X22 X23 X24 X25 X26 X27 X28	0 X16 00000000_00000000 X17 &idmap_test_start X18 00000080_00000000 X19 & idmap_ptrs_per_pgd X20 &idmap_t0sz X21 DTB (PHY ADDRERSS) 00000000_00000711 X22 X23 00000000_00000000 X24 X25 X26 X27 X28 stext+24

SPSEL 000000000_00000001

Head.s @42 __create_page_tables

x4, idmap_ptrs_per_pgd ldr_l

mov x5, x3

 adr_l x6, __idmap_text_end

X0	& idmap_pg_dir			
X1	0	X16		
X2	0000000_0000000	X17		
Х3	&idmap_test_start	X18		
X4	& idmap_ptrs_per_pgd	X19		
X5	&idmap_test_start	X20		
X6	&idmap_text_end	X21	DTB (PHY ADDRERSS)	
Х7	00000000_00000711	X22		
X8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		F
X15		X30	@29 + 8	L

SPSEL 00000000_00000001

SCTLR_EL1 0000000_30500800

Head.s @43create_page_tables	Head.s	@43	create_	_page_	_tab	les
------------------------------	--------	-----	---------	--------	------	-----

	tbl
	rtbl
map_memory x0, x1, x3, x6, x7, x3, x4, x10, x11, x12, x13,	
x14 pl	hys vstart
pg	gds
* Map memory for specified virtual address range. Each level of page table needed supports * multiple entries. If a level requires n entries the next page table level is assumed to be * formed from n pages. *	vend flags
* tbl: location of page table	
* rtbl: address to be used for first level page table	istart
entry (typically tbl + PAGE_SIZE) * vetert: start address to man	iend
vstart. start address to map	icria
vend: end address to map - we map [vstart, vend]flags: flags to use to map last level entries	tmp
* phys: physical address corresponding to vstart -	count
physical memory is contiguous	SV

X0	& idmap_pg_dir			
X1	0	X16		
X2	00000000_00000000	X17		
ХЗ	&idmap_text_start	X18		
X4	& idmap_ptrs_per_pgd	X19		
X5	&idmap_text_start	X20		
X6	&idmap_text_end	X21	DTB (PHY ADDRERSS)	
Х7	00000000_00000711	X22		
Х8		X23	00000000_00000000	
Х9		X24		
X10		X25		
X11		X26		
X12		X27		
X13		X28	stext+24	
X14		X29		FF
X15		X30	@29 + 8	LF

SPSEL 00000000_00000001

SV

SCTLR_EL1 0000000_30500800

to be different registers * Preserves: vstart, vend, flags

* Corrupts: tbl, rtbl, istart, iend, tmp, count, sv

pgds: the number of pgd entries

.macro map_memory, tbl, rtbl, vstart, vend, flags, phys, pgds, istart, iend, tmp, count, sv

* Temporaries: istart, iend, tmp, count, sv - these need

Head.s @44	_create_page_tables
------------	---------------------

		rtbl
adrp	x0, init_pg_dir	
mov_q	x5, KIMAGE_VADDR + TEXT_OFFSET // compile timeva(_text)	phys
add	x5, x5, x23	pgds
mov	// add KASLR displacement x4, PTRS_PER_PGD	vstart
adrp	x6, _end	vend
adrp	// runtimepa(_end) x3, _text	flags
sub	// runtimepa(_text) x6, x6, x3	
add	// _endtext x6, x6, x5	ictart
auu	// runtimeva(_end)	istart
	// runtimeva(_end)	iend
map_memory	y x0, x1, x5, x6, x7, x3, x4, x10, x11, x12, x13,	tmp
XIII		count
#dafina DTDC	DED DCD (1 (49 . 20(@.41)))	SV
#define PTRS 512	5_{PER_PGD} (1 << (48- $39(@41)$)) =	

tbl	X0	& init_pg_dir			
rtbl	X1	0	X16		
	X2	0000000_00000000	X17		
	Х3	&_text	X18		
	X4	00000000_00000200	X19		
start	X5	&_text	X20		
end	X6	&_end	X21	DTB (PHY ADDRERSS)	
lags	Х7	00000000_00000711	X22		
	Х8		X23	00000000_00000000	
	Х9		X24		
rt	X10		X25		
ıd	X11		X26		
mp	X12		X27		
unt	X13		X28	stext+24	
5V	X14		X29		F
	X15		X30	@29 + 8	L

SPSEL 000000000_00000001

Head.s @45	create_page_	_tables
------------	--------------	---------

adrp	x0, idmap_pg_dir
adrp	x1, init_pg_end
sub	x1, x1, x0

dmb sy

bl __inval_dcache_area

ret x28

__inval_dcache_area(void *addr, size_t len);

X0 – addr X1 – len

Ensure that any D-cache lines are invalidated.

stext+24 주소로 return

tbl	X0	& idmap_pg_dir		
rtbl	X1	Sizeof(idmap_pg_dir +init pg dir)	X16	
	X2	00000000_00000000	X17	
phys	Х3	&_text	X18	
pgds	X4	00000000_00000200	X19	
vstart	X5	&_text	X20	
vend	X6	&_end	X21	DTB (PHY ADDRERSS)
flags	X7	00000000_00000711	X22	
	X8		X23	00000000_00000000
	X9		X24	
istart	X10		X25	
iend	X11		X26	
tmp	X12		X27	
count	X13		X28	stext+24
SV	X14		X29	
	X15		X30	&(ret x28)

SPSEL
00000000_00000001

SCTLR_EL1
00000000_30500800

FP

LR