

Nama: Daffa Harikhsan
NIM: 23/513044/PA/21918

Tugas 3

1. Task 1 (First_config)

```
materials > assignment > first_config.py > ...
1  from gem5.components.boards.simple_board import SimpleBoard
2  from gem5.components.cachehierarchies.classic.no_cache import NoCache
3  from gem5.components.memory import SingleChannelDDR3_1600
4  from gem5.components.processors.simple_processor import SimpleProcessor
5  from gem5.components.processors.cpu_types import CPUTypes
6  from gem5.resources.resource import obtain_resource
7  from gem5.simulate.simulator import Simulator
8  from gem5.isas import ISA
9
10 # Obtain the components.
11 cache_hierarchy = NoCache()
12 memory = SingleChannelDDR3_1600("1GiB")
13 processor = SimpleProcessor(cpu_type=CPUTypes.ATOMIC, num_cores=1, isa=ISA.X86)
14
15 # Add them to the board.
16 board = SimpleBoard(
17     clk_freq="3GHz",
18     processor=processor,
19     memory=memory,
20     cache_hierarchy=cache_hierarchy,
21 )
22
23 # Obtain a binary to run via gem5-resources.
24 binary = obtain_resource("x86-hello64-static")
25 board.set_se_binary_workload(binary)
26
27 # Setup the simulator and run the simulation.
28 simulator = Simulator(board=board)
29 simulator.run()
```

```
materials > assignment > first_config.py > [🔍] cache_hierarchy
```

```
1 from gem5.components.boards.simple_board import SimpleBoard
2 from gem5.components.cachehierarchies.classic.no_cache import NoCache
3 from gem5.components.memory import SingleChannelDDR3_1600
4 from gem5.components.processors.simple_processor import SimpleProcessor
5 from gem5.components.processors.cpu_types import CPUTypes
6 from gem5.resources.resource import obtain_resource
```

PROBLEMS 47 OUTPUT DEBUG CONSOLE TERMINAL PORTS 1 GITLENS COMMENTS

Python +


```
root@codespaces-8f6c3b:/workspaces/gem5-tutorial-codespace# gem5 materials/assignment/first_config.py
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version [DEVELOP-FOR-23.0]
gem5 compiled Feb 25 2023 19:25:04
gem5 started Sep 11 2024 03:35:33
gem5 executing on codespaces-8f6c3b, pid 48049
command line: gem5 materials/assignment/first_config.py

warn: The `CustomResource` class is deprecated. Please use an `AbstractResource` subclass instead.
warn: The simulate package is still in a beta state. The gem5 project does not guarantee the APIs within this package will remain consistent across upcoming releases.
Global frequency set at 100000000000 ticks per second
build/ALL/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (1024 Mbytes)
build/ALL/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
0: board.remote_gdb: listening for remote gdb on port 7000
build/ALL/sim/simulate.cc:194: info: Entering event queue @ 0. Starting simulation...
build/ALL/sim/syscall_emul.hh:1014: warn: readlink() called on '/proc/self/exe' may yield unexpected results in various settings.
Returning '/root/.cache/gem5/x86-hello64-static'
build/ALL/sim/mem_state.cc:443: info: Increasing stack size by one page.
Hello world!

root@codespaces-8f6c3b:/workspaces/gem5-tutorial-codespace#
```

2. Task 2 (Second_config)

materials > assignment >  second_config.py > ...

```

1 import m5
2 from m5.objects import *
3 system = System()
4 system.clk_domain = SrcClockDomain()
5 system.clk_domain.clock = "1GHz"
6 system.clk_domain.voltage_domain = VoltageDomain()
7 system.mem_mode = "timing" # Use timing accesses
8 system.mem_ranges = [AddrRange("512MB")] # Create an address range
9 system.cpu = X86TimingSimpleCPU()
10 system.membus = SystemXBar()
11 system.cpu.icache_port = system.membus.cpu_side_ports
12 system.cpu.dcache_port = system.membus.cpu_side_ports
13 system.cpu.createInterruptController()
14 system.cpu.interrupts[0].pio = system.membus.mem_side_ports
15 system.cpu.interrupts[0].int_requestor = system.membus.cpu_side_ports
16 system.cpu.interrupts[0].int_responder = system.membus.mem_side_ports
17 system.mem_ctrl = MemCtrl()
18 system.mem_ctrl.dram = DDR3 1600 8x8()
19 system.mem_ctrl.dram.range = system.mem_ranges[0]
20 system.mem_ctrl.port = system.membus.mem_side_ports
21 system.system_port = system.membus.cpu_side_ports
22 binary = "gem5/tests/test-progs/hello/bin/x86/linux/hello"
23 system.workload = SEWorkload.init_compatible(binary)
24 # Create a process for a simple "Hello World" application
25 process = Process()
26 # Set the command
27 # cmd is a list which begins with the executable ( like argv )
28 process.cmd = [binary]
29 # Set the cpu to use the process as its workload and create thread contexts
30 system.cpu.workload = process
31 system.cpu.createThreads()
32 # set up the root SimObject and start the simulation
33 root = Root(full_system=False, system=system)
34 # instantiate all of the objects we've created above
35 m5.instantiate()
36 print("Beginning simulation!")
37 exit_event = m5.simulate()
38 print('Exiting @ tick {} because {}'.format(m5.curTick(), exit_event.getCause()))

```

materials > assignment > second_config.py > ...

```
1 import m5
2 from m5.objects import *
3 system = System()
4 system.clk_domain = SrcClockDomain()
5 system.clk_domain.clock = "1GHz"
```

PROBLEMS 67 OUTPUT DEBUG CONSOLE TERMINAL PORTS 1 GITLENS COMMENTS

```
root@codespaces-8f6c3b:workspaces/gem5-tutorial-codespace# gem5 materials/assignment/second_config.py
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.
```

```
gem5 version [DEVELOP-FOR-23.0]
gem5 compiled Feb 25 2023 19:25:04
gem5 started Sep 11 2024 03:36:55
gem5 executing on codespaces-8f6c3b, pid 48660
command line: gem5 materials/assignment/second config.py
```

```
Global frequency set at 100000000000 ticks per second
build/ALL/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
build/ALL/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
0: system.remote_gdb: listening for remote gdb on port 7000
Beginning simulation!
build/ALL/sim/simulate.cc:194: info: Entering event queue @ 0. Starting simulation...
Hello world!
Exiting @ tick 462979000 because exiting with last active thread context
root@codespaces-8f6c3b:/workspaces/gem5-tutorial-codespace#
```

3. Task 3 (Third_config)

```
materials > assignment > caches.py > L1DCache
1  """ Caches with options for a simple gem5 configuration script
2
3  This file contains L1 I/D and L2 caches to be used in the simple
4  gem5 configuration script. It uses the SimpleOpts wrapper to set up command
5  line options from each individual class.
6  """
7
8  import m5
9  from m5.objects import Cache
10
11  class L1Cache(Cache):
12      """Simple L1 Cache with default values"""
13
14      assoc = 2
15      tag_latency = 2
16      data_latency = 2
17      response_latency = 2
18      mshrs = 4
19      tgts_per_mshr = 20
20
21      def __init__(self, options=None):
22          super().__init__()
23          pass
24
25      def connectBus(self, bus):
26          """Connect this cache to a memory-side bus"""
27          self.mem_side = bus.cpu_side_ports
28
29      def connectCPU(self, cpu):
30          """Connect this cache's port to a CPU-side port
31          This must be defined in a subclass"""
32          raise NotImplementedError
33
```


materials > assignment > caches.py > L1DCache

```
35 class L1ICache(L1Cache):
36     """Simple L1 instruction cache with default values"""
37
38     # Set the default size
39     size = "16kB"
40
41     def __init__(self, opts=None):
42         super().__init__(opts)
43         if not opts or not opts['l1i_size']:
44             return
45         self.size = opts['l1i_size']
46
47     def connectCPU(self, cpu):
48         """Connect this cache's port to a CPU icache port"""
49         self.cpu_side = cpu.icache_port
50
51
52 class L1DCache(L1Cache):
53     """Simple L1 data cache with default values"""
54
55     # Set the default size
56     size = "64kB"
57
58
59
60     def __init__(self, opts=None):
61         super().__init__(opts)
62         if not opts or not opts['l1d_size']:
63             return
64         self.size = opts['l1d_size']
65
```

```

66     def connectCPU(self, cpu):
67         """Connect this cache's port to a CPU dcache port"""
68         self.cpu_side = cpu.dcache_port
69
70
71     class L2Cache(Cache):
72         """Simple L2 Cache with default values"""
73
74         # Default parameters
75         size = "256kB"
76         assoc = 8
77         tag_latency = 20
78         data_latency = 20
79         response_latency = 20
80         mshrs = 20
81         tgts_per_mshr = 12
82
83
84
85     def __init__(self, opts=None):
86         super().__init__()
87         if not opts or not opts['l2_size']:
88             return
89         self.size = opts['l2_size']
90
91     def connectCPUSideBus(self, bus):
92         self.cpu_side = bus.mem_side_ports
93
94     def connectMemSideBus(self, bus):
95         self.mem_side = bus.cpu_side_ports

```


materials > assignment >  third_config.py > ...

```
1  import m5
2  from m5.objects import *
3  from caches import *
4  system = System()
5  system.clk_domain = SrcClockDomain()
6  system.clk_domain.clock = "1GHz"
7  system.clk_domain.voltage_domain = VoltageDomain()
8  system.mem_mode = "timing" # Use timing accesses
9  system.mem_ranges = [AddrRange("512MB")] # Create an address range
10 system.cpu = X86TimingSimpleCPU()
11
12 args = {
13     'l1i_size': '16kB',
14     'l1d_size': '64kB',
15     'l2_size': '256kB'
16 }
17
18 # Create an L1 instruction and data cache
19 system.cpu.icache = L1ICache(args)
20 system.cpu.dcache = L1DCache(args)
21
22 # Connect the instruction and data caches to the CPU
23 system.cpu.icache.connectCPU(system.cpu)
24 system.cpu.dcache.connectCPU(system.cpu)
25
26 # Create a memory bus, a coherent crossbar, in this case
27 system.l2bus = L2XBar()
28
29 # Hook the CPU ports up to the l2bus
30 system.cpu.icache.connectBus(system.l2bus)
31 system.cpu.dcache.connectBus(system.l2bus)
32
```

```

33 # Create an L2 cache and connect it to the l2bus
34 system.l2cache = L2Cache(args)
35 system.l2cache.connectCPUSideBus(system.l2bus)
36
37 system.membus = SystemXBar()
38 system.l2cache.connectMemSideBus(system.membus)
39
40 system.cpu.createInterruptController()
41 system.cpu.interrupts[0].pio = system.membus.mem_side_ports
42 system.cpu.interrupts[0].int_requestor = system.membus.cpu_side_ports
43 system.cpu.interrupts[0].int_responder = system.membus.mem_side_ports
44 system.mem_ctrl = MemCtrl()
45 system.mem_ctrl.dram = DDR3_1600_8x8()
46 system.mem_ctrl.dram.range = system.mem_ranges[0]
47 system.mem_ctrl.port = system.membus.mem_side_ports
48 system.system_port = system.membus.cpu_side_ports
49 binary = "gem5/tests/test-progs/hello/bin/x86/linux/hello"
50 system.workload = SEWorkload.init_compatible(binary)
51 # Create a process for a simple " Hello World " application
52 process = Process()
53 # Set the command
54 # cmd is a list which begins with the executable ( like argv )
55 process.cmd = [binary]
56 # Set the cpu to use the process as its workload and create thread contexts
57 system.cpu.workload = process
58 system.cpu.createThreads()
59 # set up the root SimObject and start the simulation
60 root = Root(full_system=False, system=system)
61 # instantiate all of the objects we've created above
62 m5.instantiate()
63 print("Beginning simulation!")
64 exit_event = m5.simulate()
65 print('Exiting @ tick {} because {}'.format(m5.curTick(), exit_event.getCause()))

```

