Nama: Daffa Harikhsan NIM: 23/513044/PA/21918

Tugas 3

1. Task 1 (First_config)

```
materials > assignment > @ first_config.py >
      from gem5.components.boards.simple board import SimpleBoard
      from gem5.components.cachehierarchies.classic.no_cache import NoCache
      from gem5.components.memory import SingleChannelDDR3_1600
      from gem5.components.processors.simple processor import SimpleProcessor
      from gem5.components.processors.cpu types import CPUTypes
      from gem5.resources.resource import obtain_resource
      from gem5.simulate.simulator import Simulator
      from gem5.isas import ISA
      # Obtain the components.
      cache hierarchy = NoCache()
      memory = SingleChannelDDR3_1600("1GiB")
      processor = SimpleProcessor(cpu type=CPUTypes.ATOMIC, num cores=1, isa=ISA.X86)
 13
      # Add them to the board.
      board = SimpleBoard(
      clk_freq="3GHz",
      processor=processor,
      memory=memory,
      cache hierarchy=cache hierarchy,
      # Obtain a binary to run via gem5-resources.
      binary = obtain resource("x86-hello64-static")
      board.set_se_binary_workload(binary)
      simulator = Simulator(board=board)
      simulator.run()
```

```
from gem5.components.boards.simple board import SimpleBoard
         from gem5.components.cachehierarchies.classic.no cache import NoCache
         from gem5.components.memory import SingleChannelDDR3 1600
from gem5.components.processors.simple processor import SimpleProcessor
         from gem5.components.processors.cpu types import CPUTypes
         from gem5.resources.resource import obtain_resource
                                                 TERMINAL
                                                                                                                                                                            PORTS 1 GITLENS
root@codespaces-8f6c3b:/workspaces/gem5-tutorial-codespace# gem5 materials/assignment/first_config.py
 gem5 Simulator System. https://www.gem5.org
 gem5 is copyrighted software; use the --copyright option for details.
 gem5 version [DEVELOP-FOR-23.0]
 gem5 compiled Feb 25 2023 19:25:04
 gem5 started Sep 11 2024 03:35:33
 gem5 executing on codespaces-8f6c3b, pid 48049
 command line: gem5 materials/assignment/first_config.py
 warn: The `CustomResource` class is deprecated. Please use an `AbstractResource` subclass instead.
 warn: The simulate package is still in a beta state. The gem5 project does not guarantee the APIs within this package will remain consistent across upcoming releases.
 Global frequency set at 1000000000000000 ticks per second build/ALL/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (1024 Mbytes) build/ALL/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
 Os: board.remote gdb: listening for remote gdb on port 7000
build/ALL/sim/simulate.cc:194: info: Entering event queue @ 0. Starting simulation...
build/ALL/sim/syscall_emul.hh:1014: warn: readlink() called on '/proc/self/exe' may yield unexpected results in various settings.
         Returning '/root/.cache/gem5/x86-hello64-station
 build/ALL/sim/mem_state.cc:443: info: Increasing stack size by one page.
 Hello world!
 root@codespaces-8f6c3b:/workspaces/gem5-tutorial-codespace#
```

2. Task 2 (Second config)

```
naterials > assignment > 🅏 second_config.py > ..
        import m5
        from m5.objects import *
        system = System()
        system.clk_domain = SrcClockDomain()
  4
        system.clk_domain.clock = "1GHz"
        system.clk domain.voltage domain = VoltageDomain()
        system.mem_mode = "timing" # Use timing accesses
        system.mem_ranges = [AddrRange("512MB")] # Create an address range
        system.cpu = X86TimingSimpleCPU()
        system.membus = SystemXBar()
        system.cpu.icache_port = system.membus.cpu_side_ports
        system.cpu.dcache_port = system.membus.cpu_side_ports
        system.cpu.createInterruptController()
        system.cpu.interrupts[0].pio = system.membus.mem side ports
        system.cpu.interrupts[0].int requestor = system.membus.cpu side ports
        system.cpu.interrupts[0].int responder = system.membus.mem side ports
        system.mem ctrl = MemCtrl()
        system.mem ctrl.dram = DDR3 1600 8x8()
        system.mem_ctrl.dram.range = system.mem_ranges[0]
        system.mem_ctrl.port = system.membus.mem side ports
        system.system_port = system.membus.cpu_side_ports
        binary = "gem5/tests/test-progs/hello/bin/x86/linux/hello"
        system.workload = SEWorkload.init compatible(binary)
        # Create a process for a simple " Hello World " application
        process = Process()
        # Set the command
        # cmd is a list which begins with the executable ( like argv )
        process.cmd = [binary]
        system.cpu.workload = process
        system.cpu.createThreads()
        root = Root(full system=False , system=system )
        # instantiate all of the objects we've created above
        m5.instantiate()
        print("Beginning simulation!")
        exit event = m5.simulate()
       print ('Exiting @ tick {} because {} '.format ( m5.curTick () , exit_event.getCause () ) )
      import m5
      from m5.objects import *
      system = System()
      system.clk_domain = SrcClockDomain()
      system.clk_domain.clock = "1GHz"
PROBLEMS 67 OUTPUT DEBUG CONSOLE TERMINAL PORTS 1 GITLENS COMMENTS
                                                                                                                              🌶 Python + ee \square \hat{	exttt{li}} \cdots \wedge 	imes
root@codespaces-8f6c3b:/workspaces/gem5-tutorial-codespace# gem5_materials/assignment/second_config.py
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 version [DEVELOP-FOR-23.0]
gem5 compiled Feb 25 2023 19:25:04
gem5 started Sep 11 2024 03:36:55
gem5 executing on codespaces-8f6c3b, pid 48660
command line: gem5 materials/assignment/second_config.py
Global frequency set at 1000000000000 ticks per second
build/ALL/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
build/ALL/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
0: system.remote\_gdb: listening for remote gdb on port 7000
Beginning simulation! build/ALL/sim/simulate.cc:194: info: Entering event queue @ 0. Starting simulation...
Exiting @ tick 462979000 because exiting with last active thread context root@codespaces-8f6c3b:/workspaces/gem5-tutorial-codespace#
```

3. Task 3 (Third_config)

```
materials > assignment > 🕏 caches.py > ધ L1DCache
       """ Caches with options for a simple gem5 configuration script
      This file contains L1 I/D and L2 caches to be used in the simple
      gem5 configuration script. It uses the SimpleOpts wrapper to set up command
      line options from each individual class.
      import m5
      from m5.objects import Cache
 11
      class L1Cache(Cache):
           """Simple L1 Cache with default values"""
 12
          assoc = 2
 15
          tag\ latency = 2
          data latency = 2
          response latency = 2
          mshrs = 4
          tgts per mshr = 20
          def __init__(self, options=None):
 21
               super(). init ()
               pass
          def connectBus(self, bus):
 25
               """Connect this cache to a memory-side bus"""
               self.mem side = bus.cpu side ports
          def connectCPU(self, cpu):
               """Connect this cache's port to a CPU-side port
               This must be defined in a subclass"""
               raise NotImplementedError
 32
```

```
materials > assignment > 📌 caches.py > 😭 L1DCache
      class L1ICache(L1Cache):
 35
           """Simple L1 instruction cache with default values"""
 37
           # Set the default size
           size = "16kB"
 39
 40
          def __init__(self, opts=None):
 41
               super().__init__(opts)
 42
               if not opts or not opts['l1i size']:
 43
 44
                   return
               self.size = opts['l1i size']
 45
           def connectCPU(self, cpu):
 47
               """Connect this cache's port to a CPU icache port"""
 48
               self.cpu_side = cpu.icache_port
 49
 50
 51
 52
      class L1DCache(L1Cache):
           """Simple L1 data cache with default values"""
 53
 54
 55
           # Set the default size
           size = "64kB"
 57
 58
 59
           def __init__(self, opts=None):
               super(). init (opts)
 61
               if not opts or not opts['l1d_size']:
 62
 63
                   return
               self.size = opts['l1d size']
 64
 65
```

```
def connectCPU(self, cpu):
66
             """Connect this cache's port to a CPU dcache port"""
67
             self.cpu side = cpu.dcache port
68
69
70
     class L2Cache(Cache):
71
         """Simple L2 Cache with default values"""
72
         # Default parameters
74
         size = "256kB"
75
76
         assoc = 8
77
         tag latency = 20
         data latency = 20
78
79
         response latency = 20
         mshrs = 20
80
         tgts_per_mshr = 12
81
82
83
84
         def __init__(self, opts=None):
85
             super(). init ()
86
             if not opts or not opts['l2 size']:
87
                  return
88
             self.size = opts['l2_size']
89
90
         def connectCPUSideBus(self, bus):
91
             self.cpu_side = bus.mem_side_ports
92
93
         def connectMemSideBus(self, bus):
94
             self.mem side = bus.cpu side ports
95
```

```
materials > assignment > 🕏 third_config.py > ...
       import m5
       from m5.objects import *
      from caches import *
       system = System()
       system.clk domain = SrcClockDomain()
       system.clk domain.clock = "1GHz"
       system.clk domain.voltage domain = VoltageDomain()
      system.mem mode = "timing" # Use timing accesses
       system.mem ranges = [AddrRange("512MB")] # Create an address range
      system.cpu = X86TimingSimpleCPU()
 11
 12
       args = {
 13
           'l1i size': '16kB',
           'l1d size': '64kB',
 14
           'l2 size': '256kB'
 15
 17
       # Create an L1 instruction and data cache
 18
       system.cpu.icache = L1ICache(args)
 19
       system.cpu.dcache = L1DCache(args)
 20
 21
      # Connect the instruction and data caches to the CPU
 22
       system.cpu.icache.connectCPU(system.cpu)
 23
       system.cpu.dcache.connectCPU(system.cpu)
 25
       # Create a memory bus, a coherent crossbar, in this case
       system.l2bus = L2XBar()
 27
 28
      # Hook the CPU ports up to the l2bus
 29
       system.cpu.icache.connectBus(system.l2bus)
 31
       system.cpu.dcache.connectBus(system.l2bus)
 32
```

```
# Create an L2 cache and connect it to the l2bus
     system.l2cache = L2Cache(args)
     system.l2cache.connectCPUSideBus(system.l2bus)
36
     system.membus = SystemXBar()
     system.l2cache.connectMemSideBus(system.membus)
     system.cpu.createInterruptController()
     system.cpu.interrupts[0].pio = system.membus.mem side ports
42
     system.cpu.interrupts[0].int requestor = system.membus.cpu side ports
     system.cpu.interrupts[0].int responder = system.membus.mem side ports
     system.mem ctrl = MemCtrl()
     system.mem ctrl.dram = DDR3 1600 8x8()
     system.mem ctrl.dram.range = system.mem ranges[0]
     system.mem ctrl.port = system.membus.mem side ports
     system.system port = system.membus.cpu side ports
     binary = "gem5/tests/test-progs/hello/bin/x86/linux/hello"
     system.workload = SEWorkload.init compatible(binary)
     # Create a process for a simple " Hello World " application
     process = Process()
     # Set the command
     # cmd is a list which begins with the executable ( like argv )
     process.cmd = [binary]
     # Set the cpu to use the process as its workload and create thread contexts
     system.cpu.workload = process
     system.cpu.createThreads()
     # set up the root SimObject and start the simulation
     root = Root(full system=False , system=system )
     # instantiate all of the objects we've created above
     m5.instantiate()
     print("Beginning simulation!")
     exit event = m5.simulate()
     print ('Exiting @ tick {} because {} '.format ( m5.curTick () , exit_event.getCause () ) )
```

```
system.cpu.interrupts[0].int_responder = system.membus.mem_side_ports
      system.mem ctrl = MemCtrl()
      system.mem_ctrl.dram = DDR3_1600_8x8()
      system.mem_ctrl.dram.range = system.mem_ranges[0]
      system.mem_ctrl.port = system.membus.mem_side_ports
                                      TERMINAL
                                                PORTS (1)
root@codespaces-8f6c3b:/workspaces/gem5-tutorial-codespace# gem5 materials/assignment/third_config.py
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 version [DEVELOP-FOR-23.0]
gem5 compiled Feb 25 2023 19:25:04
gem5 started Sep 11 2024 03:41:36
gem5 executing on codespaces-8f6c3b, pid 50639
command line: gem5 materials/assignment/third_config.py
Global frequency set at 1000000000000 ticks per second
build/ALL/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
build/ALL/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
0: system.remote_gdb: listening for remote gdb on port 7000
Beginning simulation!
build/ALL/sim/simulate.cc:194: info: Entering event queue @ 0. Starting simulation...
Hello world!
Exiting @ tick 56435000 because exiting with last active thread context
root@codespaces-8f6c3b:/workspaces/gem5-tutorial-codespace#
```

Micro:

https://www.samxi.org/papers/shao micro2016.pdf

Rangkuman:

Paper tersebut membahas tentang pentingnya co-design antara mikroarsitektur akselerator dan parameter platform SoC, untuk mencapai desain akselerator yang lebih efisien dan seimbang. Para peneliti disini memperkenalkan Gem5-Aladdin yang berupa simulator SoCyang menangkap interaksi dinamis antara akselerator dan platform SoC, memungkinkan eksplorasi co-design akselerator. Dengan adanya Gem5-Aladdin memungkinkan optimasi desain yang lebih baik, meningkatkan efisiensi akselerator hinggal 74% dibandingkan dengan optimasi akselerator secara terpisah.

ISCA:

https://www.pdl.cmu.edu/PDL-FTP/associated/perspective isca24.pdf

Rangkuman:

Paper tersebut membahas mengenai "Perspective", yakni sebuah kerangka kerja yang menggunakan DSV (Data Speculation Views dan ISV (Instruction Speculation Views) untuk meningkatkan keamanan spekulasi di OS (Sistem Operasi) dari serangan aktif pasif. Temuan utama menunjukkan bahwa metode ini mampu mengurangi serangan hingga 95% dan hanya menimbulkan overhead performa sebesar 1,2% dalam aplikasi data center. Ini memungkinkan perlindungan lebih baik dari serangan dan mempercepat proses audit kernel, sambil mempertahankan performa yang hampir sama dengan overhead yang sangat minimal.