
CS536

Mid-Sem-Sol


A Sahu
CSE, IIT Guwahati

• [10 Marks] Draw **annotated parse tree** for the input string "**7+4*9+5*9**" using the following production rule. Also draw the dependency tree/graph for the same. You assume number is of single digit, ignore "and", and **n** is end of symbol. Also assume E/E_1 are expressions, T/T_1 are terms and F/F_1 are factors.




• [10 Marks] Draw annotated parse tree for the input string "7+4*9+5*9" using the following production rule. Also draw the dependency tree/graph for the same. You assume number is of single digit, ignore " and ", and n is end of symbol. Also assume E/E_1 are expressions, T/T_1 are terms and F/F_1 are factors.

 $- L \rightarrow E n \qquad E \rightarrow E_1 + T \qquad E \rightarrow T \qquad T \rightarrow T_1 * F$ $- T \rightarrow F \qquad F \rightarrow (E) \qquad F \rightarrow digit$



10=4+4+2 Marks] Draw AST for the statement "d = ((p*q+r) / (p*q*r))*-p". Assume C language precedence rule and ignore "and ". Convert the resultant AST to three address code (TAC) IR. Estimate the number of temporaries needed to be used for the same.



Temp Assignment using post order LRN (Left Right Node) fashion


Require 7 temp but can be reduced to 6 for stmt 1 and 3, t1 and t3 can be merged

[10=3+3+4 Marks] Write code translation for the following statements: use C language precedence rule. You may ignore backpatching. while (E) { if (B) S1 else S2; E=B1 | B2;}


```
begin=newlabel(); E.true=newlabel(); E.false=S.next;
S<sub>w</sub>.next=begin
                                                                      S \rightarrow while (E) S_w
S.code= label(begin)||E.code||label(E.true)
          ||S<sub>w</sub>.code ||gen('goto' begin)
Si.next=newlabel()
                                                                      Sw \rightarrow Si So
So.next=Sw.next
Sw.code | | label(Si.next)||So.code
B.true=newlabel(); B.false=newlabel();
S1.next=S2.next=Si.next
                                                                      Si \rightarrow if (B) S1 else S2
Si.code=B.code||lebel(B.true)||S1.code
        ||gen('goto' S.next) ||label(B.false) ||S2.code
B1.true=Bo.true
B1.false=newlabel()
                                                                      So→E= B1 || B2
B2.true=Bo.true; B2.false=Bo.false
Bo.code=B1.code||label(B1.false)||B2.code
So.code = Bo.code | | assign.code ("E=Bo")
```

[10=4+3+3 Marks] Given the sequence of instructions in three address code (TAC), identify all the basic blocks; Draw control flow graph (CFG) for the code, and identify any loop structure present in the code using strongly connected components (SCC) analysis


L1:	add a b c	
	sub d 0 a	
	mul e d d	
	add e d f	
	if d <e goto<="" th=""><th>L2</th></e>	L2
	mul f 2 e	
	goto	L3
L2:	add b d e	
	sub e e 1	
L3:	add b f c	
	if b <f goto<="" th=""><th>L1</th></f>	L1



[10=3+3+4 Marks] For the flow graph of the previous question (Q_4) perform the variable live-ness analysis and draw the register interference graph (RIG), and find minimum number of register required for allocation without spilling.



RIG and Reg. Allocation



RIG: cdef clique, acf clique

RCG: Register Compatibility Graph