ESP32-S3-WROOM-1 ESP32-S3-WROOM-1U

Datasheet

2.4 GHz Wi-Fi (802.11 b/g/n) and Bluetooth® 5 (LE) module
Built around ESP32-S3 series of SoCs, Xtensa® dual-core 32-bit LX7 microprocessor
Flash up to 16 MB, PSRAM up to 16 MB
Up to 36 GPIOs, rich set of peripherals
On-board PCB antenna or external antenna connector



ESP32-S3-WROOM-1



ESP32-S3-WROOM-1U



1 Module Overview

Note:

Check the link or the QR code to make sure that you use the latest version of this document: https://www.espressif.com/documentation/esp32-s3-wroom-1_wroom-1u_datasheet_en.pdf



1.1 Features

CPU and On-Chip Memory

- ESP32-S3 series of SoCs embedded, Xtensa[®] dual-core 32-bit LX7 microprocessor (with single precision FPU), up to 240 MHz
- 384 KB ROM
- 512 KB SRAM
- 16 KB SRAM in RTC
- Up to 16 MB PSRAM

Wi-Fi

- 802.11 b/g/n
- Bit rate: 802.11n up to 150 Mbps
- A-MPDU and A-MSDU aggregation
- 0.4 μs guard interval support
- Center frequency range of operating channel: 2412 ~ 2484 MHz

Bluetooth

- Bluetooth LE: Bluetooth 5, Bluetooth mesh
- Speed: 125 Kbps, 500 Kbps, 1 Mbps, 2 Mbps
- Advertising extensions
- Multiple advertisement sets
- Channel selection algorithm #2
- Internal co-existence mechanism between Wi-Fi and Bluetooth to share the same antenna

Peripherals

 GPIO, SPI, LCD interface, Camera interface, UART, I2C, I2S, remote control, pulse counter, LED PWM, full-speed USB 2.0 OTG, USB Serial/JTAG controller, MCPWM, SDIO host, GDMA, TWAI® controller (compatible with ISO 11898-1), ADC, touch sensor, temperature sensor, timers and watchdogs

Note:

* Please refer to <u>ESP32-S3 Series Datasheet</u> for detailed information about the module peripherals.

Integrated Components on Module

- 40 MHz crystal oscillator
- Up to 16 MB Quad SPI flash

Antenna Options

- On-board PCB antenna (ESP32-S3-WROOM-1)
- External antenna via a connector (ESP32-S3-WROOM-1U)

Operating Conditions

- Operating voltage/Power supply: 3.0 ~ 3.6 V
- Operating ambient temperature:

- 65 °C version: -40 ~ 65 °C

- 85 °C version: -40 ~ 85 °C

- 105 °C version: $-40 \sim 105$ °C

Certification

• RF certification: See <u>certificates</u>

Green certification: RoHS/REACH

Test

• HTOL/HTSL/uHAST/TCT/ESD

1.2 Description

ESP32-S3-WROOM-1 and ESP32-S3-WROOM-1U are two powerful, generic Wi-Fi + Bluetooth LE MCU modules that are built around the ESP32-S3 series of SoCs. On top of a rich set of peripherals, the acceleration for neural network computing and signal processing workloads provided by the SoC make the modules an ideal choice for a wide variety of application scenarios related to Al and Artificial Intelligence of Things (AloT), such as wake word detection, speech commands recognition, face detection and recognition, smart home, smart appliances, smart control panel, smart speaker, etc.

ESP32-S3-WROOM-1 comes with a PCB antenna. ESP32-S3-WROOM-1U comes with an external antenna connector. A wide selection of module variants are available for customers as shown in Table 1 and 2. Among them, H4 series modules operate at $-40 \sim 105$ °C ambient temperature, R8 and R16V series modules operate at $-40 \sim 65$ °C ambient temperature, and other module variants operate at $-40 \sim 85$ °C ambient temperature. For R8 and R16V series modules with Octal SPI PSRAM, if the PSRAM ECC function is enabled, the maximum ambient temperature can be improved to 85 °C, while the usable size of PSRAM will be reduced by 1/16.

Ordering Code ²	Flash ^{3, 4}	PSRAM⁵	Ambient Temp. ⁶ (°C)	Size ⁷ (mm)
ESP32-S3-WROOM-1-N4	4 MB (Quad SPI)	-	− 40 ~ 85	
ESP32-S3-WROOM-1-N8	8 MB (Quad SPI)	-	− 40 ~ 85	
ESP32-S3-WROOM-1-N16	16 MB (Quad SPI)	-	− 40 ~ 85	10 0
ESP32-S3-WROOM-1-H4	4 MB (Quad SPI)	-	−40 ~ 105	18.0
ESP32-S3-WROOM-1-N4R2	4 MB (Quad SPI)	2 MB (Quad SPI)	− 40 ~ 85	× 25.5
ESP32-S3-WROOM-1-N8R2	8 MB (Quad SPI)	2 MB (Quad SPI)	− 40 ~ 85	
ESP32-S3-WROOM-1-N16R2	16 MB (Quad SPI)	2 MB (Quad SPI)	− 40 ~ 85	× 3.1
ESP32-S3-WROOM-1-N4R8	4 MB (Quad SPI)	8 MB (Octal SPI)	− 40 ~ 65	٥.١
ESP32-S3-WROOM-1-N8R8	8 MB (Quad SPI)	8 MB (Octal SPI)	− 40 ~ 65	
ESP32-S3-WROOM-1-N16R8	16 MB (Quad SPI)	8 MB (Octal SPI)	− 40 ~ 65	
ESP32-S3-WROOM-1-N16R16V8	16 MB (Quad SPI)	16 MB (Octal SPI)	− 40 ~ 65	

Table 1: ESP32-S3-WROOM-1 Series Comparison¹

¹ This table shares the same notes presented in Table 2 below.

Ordering Code ²	Flash ^{3, 4}	PSRAM ⁵	Ambient Temp. ⁶	Size ⁷
	1 14511	. 0.5	(°C)	(mm)
ESP32-S3-WROOM-1U-N4	4 MB (Quad SPI)	-	− 40 ~ 85	
ESP32-S3-WROOM-1U-N8	8 MB (Quad SPI)	-	− 40 ~ 85	
ESP32-S3-WROOM-1U-N16	16 MB (Quad SPI)	-	− 40 ~ 85	18.0
ESP32-S3-WROOM-1U-H4	4 MB (Quad SPI)	-	− 40 ~ 105	10.U X
ESP32-S3-WROOM-1U-N4R2	4 MB (Quad SPI)	2 MB (Quad SPI)	− 40 ~ 85	19.2
ESP32-S3-WROOM-1U-N8R2	8 MB (Quad SPI)	2 MB (Quad SPI)	− 40 ~ 85	
ESP32-S3-WROOM-1U-N16R2	16 MB (Quad SPI)	2 MB (Quad SPI)	− 40 ~ 85	3.2
ESP32-S3-WROOM-1U-N4R8	4 MB (Quad SPI)	8 MB (Octal SPI)	− 40 ~ 65	0.2
ESP32-S3-WROOM-1U-N8R8	8 MB (Quad SPI)	8 MB (Octal SPI)	− 40 ~ 65	
ESP32-S3-WROOM-1U-N16R8	16 MB (Quad SPI)	8 MB (Octal SPI)	− 40 ~ 65	
ESP32-S3-WROOM-1U-N16R16V8	16 MB (Quad SPI)	16 MB (Octal SPI)	−40 ~ 65	

Table 2: ESP32-S3-WROOM-1U Series Comparison

- ² For customization of ESP32-S3-WROOM-1-H4, ESP32-S3-WROOM-1U-H4, and ESP32-S3-WROOM-1U-N16R16V, please contact us.
- ³ By default, the SPI flash on the module operates at a maximum clock frequency of 80 MHz and does not support the auto suspend feature. If you have a requirement for a higher flash clock frequency of 120 MHz or if you need the flash auto suspend feature, please contact us.
- ⁴ The integrated flash supports:
 - More than 100,000 program/erase cycles
 - More than 20 years data retention time
- ⁵ The modules use PSRAM integrated in the chip's package.
- ⁶ Ambient temperature specifies the recommended temperature range of the environment immediately outside the Espressif module.
- ⁷ For details, refer to Section 7.1 *Physical Dimensions*.
- ⁸ Please note that the VDD_SPI voltage is 1.8 V for ESP32-S3-WROOM-1-N16R16V and ESP32-S3-WROOM-1U-N16R16V only.

At the core of the modules is an ESP32-S3 series of SoC *, an Xtensa® 32-bit LX7 CPU that operates at up to 240 MHz. You can power off the CPU and make use of the low-power co-processor to constantly monitor the peripherals for changes or crossing of thresholds.

ESP32-S3 integrates a rich set of peripherals including SPI, LCD, Camera interface, UART, I2C, I2S, remote control, pulse counter, LED PWM, USB Serial/JTAG controller, MCPWM, SDIO host, GDMA, TWAI[®] controller (compatible with ISO 11898-1), ADC, touch sensor, temperature sensor, timers and watchdogs, as well as up to 45 GPIOs. It also includes a full-speed USB 2.0 On-The-Go (OTG) interface to enable USB communication.

Note:

* For more information on ESP32-S3 series of SoCs, please refer to <u>ESP32-S3 Series Datasheet</u>.

1.3 Applications

- Generic Low-power IoT Sensor Hub
- Generic Low-power IoT Data Loggers
- Cameras for Video Streaming
- Over-the-top (OTT) Devices
- USB Devices
- Speech Recognition
- Image Recognition
- Mesh Network
- Home Automation

- Smart Building
- Industrial Automation
- Smart Agriculture
- Audio Applications
- Health Care Applications
- Wi-Fi-enabled Toys
- Wearable Electronics
- Retail & Catering Applications

Contents

1	Module Overview	2				
1.1	Features	2				
1.2	Description	3				
1.3	Applications	4				
2	Block Diagram	9				
3	Pin Definitions	10				
3.1	Pin Layout	10				
3.2	Pin Description	11				
3.3	Strapping Pins	13				
	3.3.1 Chip Boot Mode Control	14				
	3.3.2 VDD_SPI Voltage Control	15				
	3.3.3 ROM Messages Printing Control3.3.4 JTAG Signal Source Control	15 15				
_		10				
4	Electrical Characteristics	17				
4.1	Absolute Maximum Ratings	17				
4.2	Recommended Operating Conditions	17				
4.3	DC Characteristics (3.3 V, 25 °C)	17				
4.4	Current Consumption Characteristics	18				
	4.4.1 RF Current Consumption in Active Mode	18 18				
4.5	4.4.2 Current Consumption in Other Modes Wi-Fi RF Characteristics	20				
7.0	4.5.1 Wi-Fi RF Standards	20				
	4.5.2 Wi-Fi RF Transmitter (TX) Specifications	20				
	4.5.3 Wi-Fi RF Receiver (RX) Specifications	21				
4.6	Bluetooth LE Radio	22				
	4.6.1 Bluetooth LE RF Transmitter (TX) Specifications	23				
	4.6.2 Bluetooth LE RF Receiver (RX) Specifications	24				
5	Module Schematics	27				
6	Peripheral Schematics	29				
7	Physical Dimensions and PCB Land Pattern	30				
7.1	Physical Dimensions	30				
7.2	Recommended PCB Land Pattern	31				
7.3	Dimensions of External Antenna Connector	33				
8	Product Handling	34				
8.1	Storage Conditions	34				
8.2	-					

Rev	vision History	37
9	Related Documentation and Resources	36
8.4	Ultrasonic Vibration	35
	8.3.1 Reflow Profile	34
8.3	Soldering Profile	34

List of Tables

1	ESP32-S3-WROOM-1 Series Comparison	3
2	ESP32-S3-WROOM-1U Series Comparison	3
3	Pin Definitions	11
4	Default Configuration of Strapping Pins	13
5	Description of Timing Parameters for the Strapping Pins	14
6	Chip Boot Mode Control	14
7	VDD_SPI Voltage Control	15
8	JTAG Signal Source Control	16
9	Absolute Maximum Ratings	17
10	Recommended Operating Conditions	17
11	DC Characteristics (3.3 V, 25 °C)	17
12	Current Consumption Depending on RF Modes	18
13	Current Consumption in Modem-sleep Mode	19
14	Current Consumption in Low-Power Modes	19
15	Wi-Fi RF Standards	20
16	TX Power with Spectral Mask and EVM Meeting 802.11 Standards	20
17	TX EVM Test	21
18	RX Sensitivity	21
19	Maximum RX Level	22
20	RX Adjacent Channel Rejection	22
21	Bluetooth LE Frequency	22
22	Transmitter Characteristics - Bluetooth LE 1 Mbps	23
23	Transmitter Characteristics - Bluetooth LE 2 Mbps	23
24	Transmitter Characteristics - Bluetooth LE 125 Kbps	23
25	Transmitter Characteristics - Bluetooth LE 500 Kbps	24
26	Receiver Characteristics - Bluetooth LE 1 Mbps	24
27	Receiver Characteristics - Bluetooth LE 2 Mbps	25
28	Receiver Characteristics - Bluetooth LE 125 Kbps	25
29	Receiver Characteristics - Bluetooth LE 500 Kbps	26

List of Figures

1	ESP32-S3-WROOM-1 Block Diagram	9
2	ESP32-S3-WROOM-1U Block Diagram	Q
3	Pin Layout (Top View)	10
4	Visualization of Timing Parameters for the Strapping Pins	14
5	ESP32-S3-WROOM-1 Schematics	27
6	ESP32-S3-WROOM-1U Schematics	28
7	Peripheral Schematics	29
8	ESP32-S3-WROOM-1 Physical Dimensions	30
9	ESP32-S3-WROOM-1U Physical Dimensions	30
10	ESP32-S3-WROOM-1 Recommended PCB Land Pattern	31
11	ESP32-S3-WROOM-1U Recommended PCB Land Pattern	32
12	Dimensions of External Antenna Connector	33
13	Reflow Profile	34

2 Block Diagram




Figure 1: ESP32-S3-WROOM-1 Block Diagram




Figure 2: ESP32-S3-WROOM-1U Block Diagram

3 Pin Definitions

3.1 Pin Layout

The pin diagram below shows the approximate location of pins on the module. For the actual diagram drawn to scale, please refer to Figure 7.1 *Physical Dimensions*.

The pin diagram is applicable for ESP32-S3-WROOM-1 and ESP32-S3-WROOM-1U, but the latter has no keepout zone.




Figure 3: Pin Layout (Top View)

3.2 Pin Description

The module has 41 pins. See pin definitions in Table 3 Pin Definitions.

For explanations of pin names and function names, as well as configurations of peripheral pins, please refer to ESP32-S3 Series Datasheet.

Table 3: Pin Definitions

Name	No.	Type ^a	Function	
GND	1	Р	GND	
3V3	2	Р	Power supply	
			High: on, enables the chip.	
EN	3	I	Low: off, the chip powers off.	
			Note: Do not leave the EN pin floating.	
IO4	4	I/O/T	RTC_GPIO4, GPIO4 , TOUCH4, ADC1_CH3	
105	5	I/O/T	RTC_GPIO5, GPIO5, TOUCH5, ADC1_CH4	
106	6	I/O/T	RTC_GPIO6, GPIO6, TOUCH6, ADC1_CH5	
107	7	I/O/T	RTC_GPIO7, GPIO7, TOUCH7, ADC1_CH6	
IO15	8	I/O/T	RTC_GPIO15, GPIO15, U0RTS, ADC2_CH4, XTAL_32K_P	
IO16	9	I/O/T	RTC_GPIO16, GPIO16, U0CTS, ADC2_CH5, XTAL_32K_N	
IO17	10	I/O/T	RTC_GPIO17, GPIO17, U1TXD, ADC2_CH6	
IO18	11	I/O/T	RTC_GPIO18, GPIO18, U1RXD, ADC2_CH7, CLK_OUT3	
IO8	12	I/O/T	RTC_GPIO8, GPIO8, TOUCH8, ADC1_CH7, SUBSPICS1	
IO19	13	I/O/T	RTC_GPIO19, GPIO19, U1RTS, ADC2_CH8, CLK_OUT2, USB_D-	
IO20	14	I/O/T	RTC_GPIO20, GPIO20, U1CTS, ADC2_CH9, CLK_OUT1, USB_D+	
IO3	15	I/O/T	RTC_GPIO3, GPIO3, TOUCH3, ADC1_CH2	
IO46	16	I/O/T	GPIO46	
109	17	L/O/T	RTC_GPIO9, GPIO9, TOUCH9, ADC1_CH8, FSPIHD, SUBSPIHD	
109	17	I/O/T		
1010	18	I/O/T	RTC_GPIO10, GPIO10 , TOUCH10, ADC1_CH9, FSPICS0, FSPIIO4, SUBSPICS0	
			RTC_GPIO10, GPIO10 , TOUCH10, ADC1_CH9, FSPICS0, FSPIIO4, SUBSPICS0 RTC_GPIO11, GPIO11 , TOUCH11, ADC2_CH0, FSPID, FSPIIO5,	
IO10 IO11	18	I/O/T I/O/T	RTC_GPIO10, GPIO10 , TOUCH10, ADC1_CH9, FSPICS0, FSPIIO4, SUBSPICS0 RTC_GPIO11, GPIO11 , TOUCH11, ADC2_CH0, FSPID, FSPIIO5, SUBSPID RTC_GPIO12, GPIO12 , TOUCH12, ADC2_CH1, FSPICLK, FSPIIO6,	
IO10	18	I/O/T	RTC_GPI010, GPI010 , TOUCH10, ADC1_CH9, FSPICS0, FSPII04, SUBSPICS0 RTC_GPI011, GPI011 , TOUCH11, ADC2_CH0, FSPID, FSPII05, SUBSPID RTC_GPI012, GPI012 , TOUCH12, ADC2_CH1, FSPICLK, FSPII06, SUBSPICLK	
IO10 IO11	18	I/O/T I/O/T	RTC_GPIO10, GPIO10 , TOUCH10, ADC1_CH9, FSPICS0, FSPIIO4, SUBSPICS0 RTC_GPIO11, GPIO11 , TOUCH11, ADC2_CH0, FSPID, FSPIIO5, SUBSPID RTC_GPIO12, GPIO12 , TOUCH12, ADC2_CH1, FSPICLK, FSPIIO6,	
IO10 IO11 IO12	18 19 20	I/O/T I/O/T	RTC_GPI010, GPI010 , TOUCH10, ADC1_CH9, FSPICS0, FSPII04, SUBSPICS0 RTC_GPI011, GPI011 , TOUCH11, ADC2_CH0, FSPID, FSPII05, SUBSPID RTC_GPI012, GPI012 , TOUCH12, ADC2_CH1, FSPICLK, FSPII06, SUBSPICLK RTC_GPI013, GPI013 , TOUCH13, ADC2_CH2, FSPIQ, FSPII07,	
IO10 IO11 IO12 IO13	18 19 20 21	I/O/T I/O/T I/O/T	RTC_GPIO10, GPIO10 , TOUCH10, ADC1_CH9, FSPICS0, FSPIIO4, SUBSPICS0 RTC_GPIO11, GPIO11 , TOUCH11, ADC2_CH0, FSPID, FSPIIO5, SUBSPID RTC_GPIO12, GPIO12 , TOUCH12, ADC2_CH1, FSPICLK, FSPIIO6, SUBSPICLK RTC_GPIO13, GPIO13 , TOUCH13, ADC2_CH2, FSPIQ, FSPIIO7, SUBSPIQ RTC_GPIO14, GPIO14 , TOUCH14, ADC2_CH3, FSPIWP, FSPIDQS,	
IO10 IO11 IO12 IO13 IO14	18 19 20 21 22	/O/T /O/T /O/T /O/T	RTC_GPIO10, GPIO10 , TOUCH10, ADC1_CH9, FSPICS0, FSPIIO4, SUBSPICS0 RTC_GPIO11, GPIO11 , TOUCH11, ADC2_CH0, FSPID, FSPIIO5, SUBSPID RTC_GPIO12, GPIO12 , TOUCH12, ADC2_CH1, FSPICLK, FSPIIO6, SUBSPICLK RTC_GPIO13, GPIO13 , TOUCH13, ADC2_CH2, FSPIQ, FSPIIO7, SUBSPIQ RTC_GPIO14, GPIO14 , TOUCH14, ADC2_CH3, FSPIWP, FSPIDQS, SUBSPIWP	
IO10 IO11 IO12 IO13 IO14 IO21	18 19 20 21 22 23	/O/T	RTC_GPIO10, GPIO10 , TOUCH10, ADC1_CH9, FSPICS0, FSPIIO4, SUBSPICS0 RTC_GPIO11, GPIO11 , TOUCH11, ADC2_CH0, FSPID, FSPIIO5, SUBSPID RTC_GPIO12, GPIO12 , TOUCH12, ADC2_CH1, FSPICLK, FSPIIO6, SUBSPICLK RTC_GPIO13, GPIO13 , TOUCH13, ADC2_CH2, FSPIQ, FSPIIO7, SUBSPIQ RTC_GPIO14, GPIO14 , TOUCH14, ADC2_CH3, FSPIWP, FSPIDQS, SUBSPIWP RTC_GPIO21, GPIO21	
IO10 IO11 IO12 IO13 IO14 IO21 IO47 °	18 19 20 21 22 23 24	/O/T	RTC_GPIO10, GPIO10 , TOUCH10, ADC1_CH9, FSPICS0, FSPIIO4, SUBSPICS0 RTC_GPIO11, GPIO11 , TOUCH11, ADC2_CH0, FSPID, FSPIIO5, SUBSPID RTC_GPIO12, GPIO12 , TOUCH12, ADC2_CH1, FSPICLK, FSPIIO6, SUBSPICLK RTC_GPIO13, GPIO13 , TOUCH13, ADC2_CH2, FSPIQ, FSPIIO7, SUBSPIQ RTC_GPIO14, GPIO14 , TOUCH14, ADC2_CH3, FSPIWP, FSPIDQS, SUBSPIWP RTC_GPIO21, GPIO21 SPICLK_P_DIFF, GPIO47 , SUBSPICLK_P_DIFF	
IO10 IO11 IO12 IO13 IO14 IO21 IO47 ° IO48 °	18 19 20 21 22 23 24 25	/O/T	RTC_GPIO10, GPIO10 , TOUCH10, ADC1_CH9, FSPICS0, FSPIIO4, SUBSPICS0 RTC_GPIO11, GPIO11 , TOUCH11, ADC2_CH0, FSPID, FSPIIO5, SUBSPID RTC_GPIO12, GPIO12 , TOUCH12, ADC2_CH1, FSPICLK, FSPIIO6, SUBSPICLK RTC_GPIO13, GPIO13 , TOUCH13, ADC2_CH2, FSPIQ, FSPIIO7, SUBSPIQ RTC_GPIO14, GPIO14 , TOUCH14, ADC2_CH3, FSPIWP, FSPIDQS, SUBSPIWP RTC_GPIO21, GPIO21 SPICLK_P_DIFF, GPIO47 , SUBSPICLK_P_DIFF SPICLK_N_DIFF, GPIO48 , SUBSPICLK_N_DIFF	
IO10 IO11 IO12 IO13 IO14 IO21 IO47 ° IO48 ° IO45	18 19 20 21 22 23 24 25 26	/O/T	RTC_GPIO10, GPIO10, TOUCH10, ADC1_CH9, FSPICS0, FSPIIO4, SUBSPICS0 RTC_GPIO11, GPIO11, TOUCH11, ADC2_CH0, FSPID, FSPIIO5, SUBSPID RTC_GPIO12, GPIO12, TOUCH12, ADC2_CH1, FSPICLK, FSPIIO6, SUBSPICLK RTC_GPIO13, GPIO13, TOUCH13, ADC2_CH2, FSPIQ, FSPIIO7, SUBSPIQ RTC_GPIO14, GPIO14, TOUCH14, ADC2_CH3, FSPIWP, FSPIDQS, SUBSPIWP RTC_GPIO21, GPIO21 SPICLK_P_DIFF,GPIO47, SUBSPICLK_P_DIFF SPICLK_N_DIFF,GPIO48, SUBSPICLK_N_DIFF	
IO10 IO11 IO12 IO13 IO14 IO21 IO47 ° IO48 ° IO45 IO0	18 19 20 21 22 23 24 25 26 27	/O/T	RTC_GPIO10, GPIO10, TOUCH10, ADC1_CH9, FSPICSO, FSPIIO4, SUBSPICSO RTC_GPIO11, GPIO11, TOUCH11, ADC2_CH0, FSPID, FSPIIO5, SUBSPID RTC_GPIO12, GPIO12, TOUCH12, ADC2_CH1, FSPICLK, FSPIIO6, SUBSPICLK RTC_GPIO13, GPIO13, TOUCH13, ADC2_CH2, FSPIQ, FSPIIO7, SUBSPIQ RTC_GPIO14, GPIO14, TOUCH14, ADC2_CH3, FSPIWP, FSPIDQS, SUBSPIWP RTC_GPIO21, GPIO21 SPICLK_P_DIFF,GPIO47, SUBSPICLK_P_DIFF SPICLK_N_DIFF,GPIO48, SUBSPICLK_N_DIFF GPIO45 RTC_GPIO0, GPIO0	

Table 3 - cont'd from previous page

Name	No.	Type ^a	Function	
IO37 b	30	I/O/T	SPIDQS, GPIO37 , FSPIQ, SUBSPIQ	
IO38	31	I/O/T	GPIO38, FSPIWP, SUBSPIWP	
IO39	32	I/O/T	MTCK, GPIO39, CLK_OUT3, SUBSPICS1	
IO40	33	I/O/T	MTDO, GPIO40, CLK_OUT2	
IO41	34	I/O/T	MTDI, GPIO41, CLK_OUT1	
IO42	35	I/O/T	MTMS, GPIO42	
RXD0	36	I/O/T	U0RXD, GPIO44, CLK_OUT2	
TXD0	37	I/O/T	U0TXD, GPIO43, CLK_OUT1	
IO2	38	I/O/T	RTC_GPIO2, GPIO2 , TOUCH2, ADC1_CH1	
IO1	39	I/O/T	RTC_GPIO1, GPIO1, TOUCH1, ADC1_CH0	
GND	40	Р	GND	
EPAD	41	Р	GND	

^a P: power supply; I: input; O: output; T: high impedance. Pin functions in bold font are the default pin functions. For pin 28 \sim 30, the default function is decided by eFuse bit.

^b For modules with Octal SPI PSRAM, i.e., modules embedded with ESP32-S3R8 or ESP32-S3R16V, pins IO35, IO36, and IO37 are connected to the Octal SPI PSRAM and are not available for other uses.

 $^{^{\}circ}$ For modules embedded with ESP32-S3R16V, as the VDD_SPI voltage of the ESP32-S3R16V chip is set to 1.8 V, the working voltage for GPIO47 and GPIO48 is also 1.8 V, which is different from other GPIOs.

3.3 Strapping Pins

Note:

The content below is excerpted from <u>ESP32-S3 Series Datasheet</u> > Section <u>Strapping Pins</u>. For the strapping pin mapping between the chip and modules, please refer to Chapter 5 <u>Module Schematics</u>.

At each startup or reset, a module requires some initial configuration parameters, such as in which boot mode to load the module, voltage of flash memory, etc. These parameters are passed over via the strapping pins. After reset, the strapping pins operate as regular IO pins.

The parameters controlled by the given strapping pins at module reset are as follows:

GPIO45

GPIO46

- Chip boot mode GPIO0 and GPIO46
- VDD_SPI voltage GPIO45
- ROM messages printing GPIO46
- JTAG signal source GPIO3

GPIO0, GPIO45, and GPIO46 are connected to the chip's internal weak pull-up/pull-down resistors at chip reset. These resistors determine the default bit values of the strapping pins. Also, these resistors determine the bit values if the strapping pins are connected to an external high-impedance circuit.

Strapping PinDefault ConfigurationBit ValueGPIO0Pull-up1GPIO3Floating-

Pull-down

Pull-down

0

0

Table 4: Default Configuration of Strapping Pins

To change the bit values, the strapping pins should be connected to external pull-down/pull-up resistances. If the ESP32-S3 is used as a device by a host MCU, the strapping pin voltage levels can also be controlled by the host MCU.

All strapping pins have latches. At system reset, the latches sample the bit values of their respective strapping pins and store them until the chip is powered down or shut down. The states of latches cannot be changed in any other way. It makes the strapping pin values available during the entire chip operation, and the pins are freed up to be used as regular IO pins after reset.

Regarding the timing requirements for the strapping pins, there are such parameters as *setup time* and *hold time*. For more information, see Table 5 and Figure 4.

Table 5: Description of Timing Parameters for the Strapping Pins

Parameter	Description	Min (ms)
+	Setup time is the time reserved for the power rails to stabilize before	
t_{SU}	the CHIP_PU pin is pulled high to activate the chip.	0
	Hold time is the time reserved for the chip to read the strapping pin	
t_H	values after CHIP_PU is already high and before these pins start	3
	operating as regular IO pins.	




Figure 4: Visualization of Timing Parameters for the Strapping Pins

3.3.1 Chip Boot Mode Control

GPIO0 and GPIO46 control the boot mode after the reset is released. See Table 6 Chip Boot Mode Control.

Table 6: Chip Boot Mode Control

Boot Mode	GPIO0	GPIO46
Default Configuration	1 (Pull-up)	0 (Pull-down)
SPI Boot (default)	1	Any value
Joint Download Boot ¹	0	0

Joint Download Boot mode supports the following download methods:

- USB Download Boot:
 - USB-Serial-JTAG Download Boot
 - USB-OTG Download Boot
- UART Download Boot

In SPI Boot mode, the ROM bootloader loads and executes the program from SPI flash to boot the system.

In Joint Download Boot mode, users can download binary files into flash using UARTO or USB interface. It is also possible to download binary files into SRAM and execute it from SRAM.

In addition to SPI Boot and Joint Download Boot modes, ESP32-S3 also supports SPI Download Boot mode. For details, please see *ESP32-S3 Technical Reference Manual* > Chapter *Chip Boot Control*.

3.3.2 VDD_SPI Voltage Control

Depending on the value of EFUSE_VDD_SPI_FORCE, the voltage can be controlled in two ways.

Table 7: VDD_SPI Voltage Control

EFUSE_VDD_SPI_FORCE	GPIO45	eFuse 1	Voltage	VDD_SPI power source ²
0	0	lanorod	3.3 V	VDD3P3_RTC via R _{SPI}
U	1	Ignored	1.8 V	Flash Voltage Regulator
1	lanorod	0	1.8 V	Flash Voltage Regulator
1	Ignored	1	3.3 V	VDD3P3_RTC via R _{SPI}

¹ eFuse: EFUSE_VDD_SPI_TIEH

3.3.3 ROM Messages Printing Control

During boot process the messages by the ROM code can be printed to:

- (Default) UART and USB Serial/JTAG controller.
- USB Serial/JTAG controller.
- UART.

The ROM messages printing to UART or USB Serial/JTAG controller can be respectively disabled by configuring registers and eFuse. For detailed information, please refer to <u>ESP32-S3 Technical Reference Manual</u> > Chapter Chip Boot Control.

3.3.4 JTAG Signal Source Control

The strapping pin GPIO3 can be used to control the source of JTAG signals during the early boot process. This pin does not have any internal pull resistors and the strapping value must be controlled by the external circuit that cannot be in a high impedance state.

As Table 8 shows, GPIO3 is used in combination with EFUSE_DIS_PAD_JTAG, EFUSE_DIS_USB_JTAG, and EFUSE_STRAP_JTAG_SEL.

² See ESP32-S3 Series Datasheet > Section Power Scheme

Table 8: JTAG Signal Source Control

eFuse 1ª	eFuse 2 ^b	eFuse 3 ^c	GPIO3	JTAG Signal Source
		0	Ignored	USB Serial/JTAG Controller
0	0 1	4	0	JTAG pins MTDI, MTCK, MTMS, and MTDO
		1	USB Serial/JTAG Controller	
0	1	Ignored	Ignored	JTAG pins MTDI, MTCK, MTMS, and MTDO
1	0	Ignored	Ignored	USB Serial/JTAG Controller
1	1	Ignored	Ignored	JTAG is disabled

^a eFuse 1: EFUSE_DIS_PAD_JTAG ^b eFuse 2: EFUSE_DIS_USB_JTAG ^c eFuse 3: EFUSE_STRAP_JTAG_SEL

Electrical Characteristics

Absolute Maximum Ratings

Stresses above those listed in Table 9 Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Table 10 Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 9: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
VDD33	Power supply voltage	-0.3	3.6	V
T_{STORE}	Storage temperature	-40	105	°C

Recommended Operating Conditions

Table 10: Recommended Operating Conditions

Symbol	Parameter		Min	Тур	Max	Unit
VDD33	Power supply voltage		3.0	3.3	3.6	V
I_{VDD}	Current delivered by external power supply		0.5	_	_	Α
		65 °C version			65	
T_A	Operating ambient temperature	85 °C version	-40	_	85	°C
		105 °C version			105	

4.3 DC Characteristics (3.3 V, 25 °C)

Table 11: DC Characteristics (3.3 V, 25 °C)

Symbol	Parameter	Min	Тур	Max	Unit
C_{IN}	Pin capacitance	_	2	_	рF
V_{IH}	High-level input voltage	$0.75 \times VDD^1$	_	VDD ¹ + 0.3	V
V_{IL}	Low-level input voltage	-0.3		$0.25 \times VDD^1$	V
$ I_{IH} $	High-level input current	_	_	50	nA
_{IL}	Low-level input current	_	_	50	nA
V_{OH}^2	High-level output voltage	$0.8 \times VDD^1$		_	V
V_{OL}^2	Low-level output voltage	_	_	$0.1 \times VDD^1$	V
1.	High-level source current (VDD 1 = 3.3 V, V $_{OH}$ >=		40		mA
$ _{OH}$	2.64 V, PAD_DRIVER = 3)	_	40	_	IIIA
	Low-level sink current (VDD1= 3.3 V, V_{OL} =		28		mA
$\mid \mid_{OL}$	0.495 V, PAD_DRIVER = 3)		20	_	IIIA
R_{PU}	Internal weak pull-up resistor	_	45	_	kΩ
R_{PD}	Internal weak pull-down resistor	_	45	_	kΩ

Table 11 - cont'd from previous page

Symbol	Parameter	Min	Тур	Max	Unit
V	Chip reset release voltage (EN voltage is within	0.75 × VDD ¹		VDD ¹ + 0.3	V
V_{IH_nRST}	the specified range)	0.73 x VDD		VDD + 0.3	V
\/	Chip reset voltage (EN voltage is within the	-0.3		$0.25 \times VDD^1$	\/
V_{IL_nRST}	specified range)	-0.3	_	0.25 x VDD	V

¹ VDD is the I/O voltage for pins of a particular power domain.

Current Consumption Characteristics

4.4.1 **RF Current Consumption in Active Mode**

With the use of advanced power-management technologies, the module can switch between different power modes. For details on different power modes, please refer to Section Low Power Management in ESP32-S3 Series Datasheet.

Table 12: Current Consumption Depending on RF Modes

Work mode	Desc	cription	Peak (mA)
		802.11b, 1 Mbps, @20.5 dBm	355
Active (RF working)	TX	802.11g, 54 Mbps, @18 dBm	297
	17	802.11n, HT20, MCS 7, @17.5 dBm	286
		802.11n, HT40, MCS 7, @17 dBm	285
	RX	802.11b/g/n, HT20	95
		802.11n, HT40	97

¹ The current consumption measurements are taken with a 3.3 V supply at 25 °C of ambient temperature at the RF port. All transmitters' measurements are based on a 100% duty cycle.

Note:

The content below is excerpted from Section Power Consumption in Other Modes in ESP32-S3 Series Datasheet.

Current Consumption in Other Modes

Please note that if the chip embedded has in-package PSRAM, the current consumption of the module might be higher compared to the measurements below.

 $^{^{2}}$ V_{OH} and V_{OL} are measured using high-impedance load.

² The current consumption figures for in RX mode are for cases when the peripherals are disabled and the CPU idle.

Table 13: Current Consumption in Modem-sleep Mode

	Frequency		Typ ¹	Typ ²
Work mode	(MHz)	Description	(mA)	(mA)
		WAITI (Dual core in idle state)	13.2	18.8
		Single core running 32-bit data access instructions, the other core in idle state	16.2	21.8
	40	Dual core running 32-bit data access instructions	18.7	24.4
		Single core running 128-bit data access instructions, the other core in idle state	19.9	25.4
		Dual core running 128-bit data access instructions	23.0	28.8
		WAITI	22.0	36.1
		Single core running 32-bit data access instructions, the other core in idle state	28.4	42.6
	80	Dual core running 32-bit data access instructions	33.1	47.3
		Single core running 128-bit data access instructions, the other core in idle state	35.1	49.6
Ma dana ala an 3		Dual core running 128-bit data access instructions	41.8	56.3
Modem-sleep ³		WAITI	27.6	42.3
		Single core running 32-bit data access instructions, the other core in idle state	39.9	54.6
	160	Dual core running 32-bit data access instructions	49.6	64.1
		Single core running 128-bit data access instructions, the other core in idle state	54.4	69.2
		Dual core running 128-bit data access instructions	66.7	81.1
		WAITI	32.9	47.6
		Single core running 32-bit data access instructions, the other core in idle state	(mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA) (mA)	65.9
	240	Dual core running 32-bit data access instructions	66.2	81.3
		Single core running 128-bit data access instructions, the other core in idle state	72.4	87.9
		Dual core running 128-bit data access instructions	91.7	107.9

¹ Current consumption when all peripheral clocks are **disabled**.

Table 14: Current Consumption in Low-Power Modes

Work mode	Description	Typ (μ A)		
Light-sleep ¹	VDD_SPI and Wi-Fi are powered down, and all GPIOs			
Light-sieep	are high-impedance.	240		
Doop aloop	RTC memory and RTC peripherals are powered up.	8		
Deep-sleep	RTC memory is powered up. RTC peripherals are	7		
	powered down.	1		

² Current consumption when all peripheral clocks are **enabled**. In practice, the current consumption might be different depending on which peripherals are enabled.

³ In Modem-sleep mode, Wi-Fi is clock gated, and the current consumption might be higher when accessing flash. For a flash rated at 80 Mbit/s, in SPI 2-line mode the consumption is 10 mA.

Power off CHIP_PU is set to low level. The chip is shut down.	1
---	---

 $^{^1}$ In Light-sleep mode, all related SPI pins are pulled up. For chips embedded with PSRAM, please add corresponding PSRAM consumption values, e.g., 140 μA for 8 MB Octal PSRAM (3.3 V), 200 μA for 8 MB Octal PSRAM (1.8 V) and 40 μA for 2 MB Quad PSRAM (3.3 V).

4.5 Wi-Fi RF Characteristics

4.5.1 Wi-Fi RF Standards

Table 15: Wi-Fi RF Standards

Name		Description
Center frequency range of operating	ng channel ¹	2412 ~ 2484 MHz
Wi-Fi wireless standard		IEEE 802.11b/g/n
		11b: 1, 2, 5.5 and 11 Mbps
Data rate	20 MHz	11g: 6, 9, 12, 18, 24, 36, 48, 54 Mbps
Data rate		11n: MCS0-7, 72.2 Mbps (Max)
	40 MHz	11n: MCS0-7, 150 Mbps (Max)
Antenna type		PCB antenna, external antenna connector ²

¹ Device should operate in the center frequency range allocated by regional regulatory authorities. Target center frequency range is configurable by software.

4.5.2 Wi-Fi RF Transmitter (TX) Specifications

Target TX power is configurable based on device or certification requirements. The default characteristics are provided in Table 16 TX Power with Spectral Mask and EVM Meeting 802.11 Standards.

Table 16: TX Power with Spectral Mask and EVM Meeting 802.11 Standards

Rate	Min	Тур	Max
nate	(dBm)	(dBm)	(dBm)
802.11b, 1 Mbps	_	20.5	_
802.11b, 11 Mbps		20.5	
802.11g, 6 Mbps	_	20.0	_
802.11g, 54 Mbps	_	18.0	_
802.11n, HT20, MCS 0	_	19.0	_
802.11n, HT20, MCS 7	_	17.5	_
802.11n, HT40, MCS 0	_	18.5	
802.11n, HT40, MCS 7	_	17.0	_

² For the modules that use external antenna connectors, the output impedance is 50 Ω . For other modules without external antenna connectors, the output impedance is irrelevant.

Table 17: TX EVM Test

Rate	Min	Тур	SL ¹
nate	(dB)	(dB)	(dB)
802.11b, 1 Mbps, @20.5 dBm	_	-24.5	-10
802.11b, 11 Mbps, @20.5 dBm	_	-24.5	-10
802.11g, 6 Mbps, @20 dBm	_	-23.0	- 5
802.11g, 54 Mbps, @18 dBm	_	-29.5	-25
802.11n, HT20, MCS 0, @19 dBm	_	-24.0	-5
802.11n, HT20, MCS 7, @17.5 dBm		-30.5	-27
802.11n, HT40, MCS 0, @18.5 dBm	_	-25.0	-5
802.11n, HT40, MCS 7, @17 dBm		-30.0	-27

¹ SL stands for standard limit value.

4.5.3 Wi-Fi RF Receiver (RX) Specifications

Table 18: RX Sensitivity

Data	Min	Тур	Max
Rate	(dBm)	(dBm)	(dBm)
802.11b, 1 Mbps	_	-98.2	_
802.11b, 2 Mbps	_	-95.6	_
802.11b, 5.5 Mbps	_	-92.8	_
802.11b, 11 Mbps	_	-88.5	
802.11g, 6 Mbps	_	-93.0	_
802.11g, 9 Mbps	_	-92.0	_
802.11g, 12 Mbps	_	-90.8	_
802.11g, 18 Mbps	_	-88.5	_
802.11g, 24 Mbps	_	-85.5	_
802.11g, 36 Mbps	_	-82.2	_
802.11g, 48 Mbps	_	-78.0	_
802.11g, 54 Mbps	_	-76.2	_
802.11n, HT20, MCS 0		-93.0	_
802.11n, HT20, MCS 1	_	-90.6	_
802.11n, HT20, MCS 2		-88.4	_
802.11n, HT20, MCS 3	_	-84.8	_
802.11n, HT20, MCS 4		-81.6	_
802.11n, HT20, MCS 5		-77.4	_
802.11n, HT20, MCS 6		-75.6	
802.11n, HT20, MCS 7	_	-74.2	_
802.11n, HT40, MCS 0		-90.0	
802.11n, HT40, MCS 1	_	-87.5	_
802.11n, HT40, MCS 2		-85.0	_
802.11n, HT40, MCS 3	_	-82.0	_

Table 18 - cont'd from previous page

Data	Min	Тур	Max
Rate	(dBm)	(dBm)	(dBm)
802.11n, HT40, MCS 4	_	-78.5	_
802.11n, HT40, MCS 5	_	-74.4	_
802.11n, HT40, MCS 6	_	-72.5	_
802.11n, HT40, MCS 7	_	-71.2	_

Table 19: Maximum RX Level

Rate	Min (dBm)	Typ (dBm)	Max (dBm)
802.11b, 1 Mbps	_	5	_
802.11b, 11 Mbps		5	
802.11g, 6 Mbps	_	5	_
802.11g, 54 Mbps	_	0	_
802.11n, HT20, MCS 0	_	5	_
802.11n, HT20, MCS 7	_	0	_
802.11n, HT40, MCS 0	_	5	_
802.11n, HT40, MCS 7		0	

Table 20: RX Adjacent Channel Rejection

Rate	Min	Тур	Max
nate	(dB)	(dB)	(dB)
802.11b, 1 Mbps	_	35	
802.11b, 11 Mbps	_	35	_
802.11g, 6 Mbps	_	31	_
802.11g, 54 Mbps	_	14	_
802.11n, HT20, MCS 0	_	31	_
802.11n, HT20, MCS 7	_	13	_
802.11n, HT40, MCS 0	_	19	_
802.11n, HT40, MCS 7	_	8	_

4.6 Bluetooth LE Radio

Table 21: Bluetooth LE Frequency

Parameter	Min	Typ	Max
	(MHz)	(MHz)	(MHz)
Center frequency of operating channel	2402	_	2480

4.6.1 Bluetooth LE RF Transmitter (TX) Specifications

Table 22: Transmitter Characteristics - Bluetooth LE 1 Mbps

Parameter	Description	Min	Тур	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
ni transmit power	Gain control step	_	3.00	_	dB
	$ Max _{n=0,1,2,k}$		2.50	_	kHz
Carrier frequency offset and drift	$Max \left f_0 - f_n \right $	_	2.00	_	kHz
Carrier frequency offset and drift	$Max \left f_{n-} f_{n-5} \right $	_	1.40	_	kHz
	$ f_1-f_0 $		1.00	_	kHz
	$\Deltaf1_{ ext{avg}}$	_	249.00	_	kHz
Modulation characteristics	Min Δ $f2_{\rm max}$ (for at least		- 198.00	_	kHz
iviodulation characteristics	99.9% of all Δ $f2_{ m max}$)	_			KI IZ
	$\Delta~f2_{\rm avg}/\Delta~f1_{\rm avg}$	_	0.86	_	_
In-band spurious emissions	±2 MHz offset		-37.00		dBm
	±3 MHz offset	_	-42.00	_	dBm
	>±3 MHz offset		-44.00	_	dBm

Table 23: Transmitter Characteristics - Bluetooth LE 2 Mbps

Parameter	Description	Min	Тур	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
nr transmit power	Gain control step	_	3.00	_	dB
	$ Max _{n=0,\ 1,\ 2,\k}$		2.50	_	kHz
Carrier frequency offset and drift	$Max \left f_0 - f_n \right $	_	2.00	_	kHz
Carrier frequency offset and drift	$Max \left f_{n-} f_{n-5} \right $		1.40	_	kHz
	$ f_1 - f_0 $		1.00	_	kHz
	$\Delta f 1_{avg}$	_	499.00	_	kHz
Modulation characteristics	Min Δ $f2_{\rm max}$ (for at least		416.00		kHz
iviodulation characteristics	99.9% of all Δ $f2_{ m max}$)	_		_	KI IZ
	$\Delta~f2_{ m avg}/\Delta~f1_{ m avg}$	_	0.89	_	_
In-band spurious emissions	±4 MHz offset	_	-42.00	_	dBm
	±5 MHz offset	_	-44.00	_	dBm
	>±5 MHz offset		-47.00		dBm

Table 24: Transmitter Characteristics - Bluetooth LE 125 Kbps

Parameter	Description	Min	Тур	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
	Gain control step	_	3.00	_	dB
	$ \text{Max} _{n=0,\ 1,\ 2,\k}$	_	0.80	_	kHz
Carrier frequency offset and drift	$Max \left f_0 - f_n \right $	_	1.00	_	kHz
	$ f_{n}-f_{n-3} $	_	0.30	_	kHz

Table 24 - cont'd from previous page

Parameter	Description	Min	Тур	Max	Unit
	$ f_0-f_3 $	_	1.00	_	kHz
Modulation characteristics	$\Delta f1_{ ext{avg}}$	_	248.00	_	kHz
	Min $\Delta f1_{\text{max}}$ (for at least		222.00	_	kHz
	99.9% of all $\Delta f1_{ ext{max}}$)	_			KI IZ
In-band spurious emissions	±2 MHz offset	_	-37.00	_	dBm
	±3 MHz offset	_	-42.00	_	dBm
	>±3 MHz offset		-44.00	_	dBm

Table 25: Transmitter Characteristics - Bluetooth LE 500 Kbps

Parameter	Description	Min	Тур	Max	Unit
DE transport is accord	RF power control range	-24.00	0	20.00	dBm
RF transmit power	Gain control step	_	3.00	_	dB
	$ Max _{n=0,\ 1,\ 2,\k}$		0.80		kHz
Carrier frequency offset and drift	$Max \left f_0 - f_n \right $	_	1.00	_	kHz
Carrier frequency offset and drift	$ f_n - f_{n-3} $	_	0.85		kHz
	$ f_0 - f_3 $	_	0.34		kHz
	$\Delta~f2_{ ext{avg}}$	_	213.00	_	kHz
Modulation characteristics	Min Δ $f2_{\rm max}$ (for at least		196.00		kHz
	99.9% of all Δ $f2_{\rm max}$)		190.00	_	KI IZ
In-band spurious emissions	±2 MHz offset	_	-37.00		dBm
	±3 MHz offset	_	-42.00		dBm
	>±3 MHz offset	_	-44.00	_	dBm

4.6.2 Bluetooth LE RF Receiver (RX) Specifications

Table 26: Receiver Characteristics - Bluetooth LE 1 Mbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-96.5	_	dBm
Maximum received signal @30.8% PER	_	_	8	_	dBm
Co-channel C/I	F = F0 MHz	_	8	_	dB
	F = F0 + 1 MHz	_	4	_	dB
	F = F0 – 1 MHz	_	4	_	dB
	F = F0 + 2 MHz		-23		dB
Adjacent channel selectivity C/I	F = F0 - 2 MHz	_	-23		dB
Adjacent channel selectivity C/1	F = F0 + 3 MHz		-34	_	dB
	F = F0 - 3 MHz	_	-34		dB
	F > F0 + 3 MHz		-36	_	dB
	F > F0 – 3 MHz	_	-37	_	dB
Image frequency	_	_	-36	_	dB

Table 26 - cont'd from previous page

Parameter	Description	Min	Тур	Max	Unit
Adjacent channel to image frequency	$F = F_{image} + 1 MHz$		-39	_	dB
	$F = F_{image} - 1 \text{ MHz}$	_	-34	_	dB
	30 MHz ~ 2000 MHz		-12	_	dBm
Out-of-band blocking performance	2003 MHz ~ 2399 MHz	_	-18	_	dBm
Out-of-balld blocking performance	2484 MHz ~ 2997 MHz	_	-16	_	dBm
	3000 MHz ~ 12.75 GHz	_	-10	_	dBm
Intermodulation	_	_	-29	_	dBm

Table 27: Receiver Characteristics - Bluetooth LE 2 Mbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-92	_	dBm
Maximum received signal @30.8% PER	_	_	3	_	dBm
Co-channel C/I	F = F0 MHz	_	8	_	dB
	F = F0 + 2 MHz	_	4	_	dB
	F = F0 - 2 MHz	_	4	_	dB
	F = F0 + 4 MHz	_	-27	_	dB
Adjacent channel selectivity C/I	F = F0 – 4 MHz	_	-27	_	dB
Adjacent channel selectivity C/1	F = F0 + 6 MHz	_	-38	_	dB
	F = F0 – 6 MHz	_	-38	_	dB
	F > F0 + 6 MHz	_	-41		dB
	F > F0 - 6 MHz	_	-41		dB
Image frequency	_	_	-27		dB
Adjacent channel to image frequency	$F = F_{image} + 2 \text{ MHz}$	_	-38	_	dB
Adjacent charmer to image frequency	$F = F_{image} - 2 \text{ MHz}$	_	4	_	dB
	30 MHz ~ 2000 MHz	_	-15	_	dBm
Out-of-band blocking performance	2003 MHz ~ 2399 MHz	_	-21	_	dBm
	2484 MHz ~ 2997 MHz	_	-21	_	dBm
	3000 MHz ~ 12.75 GHz	_	-9	_	dBm
Intermodulation	_	_	-29	_	dBm

Table 28: Receiver Characteristics - Bluetooth LE 125 Kbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_		-103.5	_	dBm
Maximum received signal @30.8% PER	_	_	8	_	dBm
Co-channel C/I	F = F0 MHz	_	4	_	dB
	F = F0 + 1 MHz	_	1	_	dB
Adjacent channel selectivity C/I	F = F0 - 1 MHz		2		dB
	F = F0 + 2 MHz	_	-26		dB
	F = F0 - 2 MHz	_	-26	_	dB
	F = F0 + 3 MHz	_	-36		dB
	F = F0 - 3 MHz		-39		dB

Table 28 - cont'd from previous page

Parameter	Description	Min	Тур	Max	Unit
	F > F0 + 3 MHz	_	-42		dB
	F > F0 – 3 MHz	_	-43	_	dB
Image frequency	_	_	-42		dB
Adjacent channel to image frequency	$F = F_{image} + 1 \text{ MHz}$	_	-43	_	dB
	$F = F_{image} - 1 \text{ MHz}$	_	-36	_	dB

Table 29: Receiver Characteristics - Bluetooth LE 500 Kbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-100	_	dBm
Maximum received signal @30.8% PER	_	_	8	_	dBm
Co-channel C/I	F = F0 MHz		4	_	dB
Adjacent channel selectivity C/I	F = F0 + 1 MHz	_	1	_	dB
	F = F0 – 1 MHz		0	_	dB
	F = F0 + 2 MHz	_	-24	_	dB
	F = F0 – 2 MHz		-24	_	dB
	F = F0 + 3 MHz	_	-37	_	dB
	F = F0 - 3 MHz		-39	_	dB
	F > F0 + 3 MHz	_	-38	_	dB
	F > F0 – 3 MHz	_	-42		dB
Image frequency	_	_	-38	_	dB
Adjacent channel to image frequency	$F = F_{image} + 1 \text{ MHz}$		-42	_	dB
	$F = F_{image} - 1 \text{ MHz}$		-37	_	dB

S

5 Module Schematics

This is the reference design of the module.




Figure 5: ESP32-S3-WROOM-1 Schematics




Figure 6: ESP32-S3-WROOM-1U Schematics

For modules with PSRAM, the chip has fixed the VDD_SPI voltage to 3.3 V or 1.8 V via eFuse, so the VDD_SPI voltage of these modules will not be affected by the GPIO45 level. However, when using other modules, please ensure that GPIO45 is not pulled high when the module is powered up by the external circuit.

6 Peripheral Schematics

This is the typical application circuit of the module connected with peripheral components (for example, power supply, antenna, reset button, JTAG interface, and UART interface).




Figure 7: Peripheral Schematics

- Soldering the EPAD to the ground of the base board is not a must, however, it can optimize thermal performance. If you choose to solder it, please apply the correct amount of soldering paste. Too much soldering paste may increase the gap between the module and the baseboard. As result, the adhesion between other pins and the baseboard may be poor.
- To ensure that the power supply to the ESP32-S3 chip is stable during power-up, it is advised to add an RC delay circuit at the EN pin. The recommended setting for the RC delay circuit is usually R = 10 kΩ and C = 1 μF. However, specific parameters should be adjusted based on the power-up timing of the module and the power-up and reset sequence timing of the chip. For ESP32-S3's power-up and reset sequence timing diagram, please refer to ESP32-S3 Series Datasheet > Section Power Supply.

Physical Dimensions and PCB Land Pattern

Physical Dimensions




Figure 8: ESP32-S3-WROOM-1 Physical Dimensions




Figure 9: ESP32-S3-WROOM-1U Physical Dimensions

Note:

For information about tape, reel, and product marking, please refer to Espressif Module Packaging Information.

7.2 Recommended PCB Land Pattern

This section provides the following resources for your reference:

- Figures for recommended PCB land patterns with all the dimensions needed for PCB design. See Figure 10 ESP32-S3-WROOM-1 Recommended PCB Land Pattern and Figure 11 ESP32-S3-WROOM-1U Recommended PCB Land Pattern.
- Source files of recommended PCB land patterns to measure dimensions not covered in Figure 10 and Figure 11. You can view the source files for <u>ESP32-S3-WROOM-1</u> and <u>ESP32-S3-WROOM-1U</u> with Autodesk Viewer.
- 3D models of <u>ESP32-S3-WROOM-1</u>. Please make sure that you download the 3D model file in .STEP format (beware that some browsers might add .txt).




Figure 10: ESP32-S3-WROOM-1 Recommended PCB Land Pattern

Figure 11: ESP32-S3-WROOM-1U Recommended PCB Land Pattern

7.3 Dimensions of External Antenna Connector

ESP32-S3-WROOM-1U uses the first generation external antenna connector as shown in Figure 12 *Dimensions* of *External Antenna Connector*. This connector is compatible with the following connectors:

- U.FL Series connector from Hirose
- MHF I connector from I-PEX
- AMC connector from Amphenol




Figure 12: Dimensions of External Antenna Connector

8 Product Handling

8.1 Storage Conditions

The products sealed in moisture barrier bags (MBB) should be stored in a non-condensing atmospheric environment of < 40 °C and 90%RH. The module is rated at the moisture sensitivity level (MSL) of 3.

After unpacking, the module must be soldered within 168 hours with the factory conditions 25±5 °C and 60%RH. If the above conditions are not met, the module needs to be baked.

8.2 Electrostatic Discharge (ESD)

Human body model (HBM): ±2000 V
 Charged-device model (CDM): ±500 V

8.3 Soldering Profile

8.3.1 Reflow Profile

Solder the module in a single reflow.




Figure 13: Reflow Profile

Ultrasonic Vibration 8.4

Avoid exposing Espressif modules to vibration from ultrasonic equipment, such as ultrasonic welders or ultrasonic cleaners. This vibration may induce resonance in the in-module crystal and lead to its malfunction or even failure. As a consequence, the module may stop working or its performance may deteriorate.

9 Related Documentation and Resources

Related Documentation

- ESP32-S3 Series Datasheet Specifications of the ESP32-S3 hardware.
- ESP32-S3 Technical Reference Manual Detailed information on how to use the ESP32-S3 memory and peripherals.
- ESP32-S3 Hardware Design Guidelines Guidelines on how to integrate the ESP32-S3 into your hardware product.
- ESP32-S3 Series SoC Errata Descriptions of known errors in ESP32-S3 series of SoCs.
- Certificates

https://espressif.com/en/support/documents/certificates

• ESP32-S3 Product/Process Change Notifications (PCN)

https://espressif.com/en/support/documents/pcns?keys=ESP32-S3

• ESP32-S3 Advisories - Information on security, bugs, compatibility, component reliability.

https://espressif.com/en/support/documents/advisories?keys=ESP32-S3

Documentation Updates and Update Notification Subscription

https://espressif.com/en/support/download/documents

Developer Zone

- ESP-IDF Programming Guide for ESP32-S3 Extensive documentation for the ESP-IDF development framework.
- ESP-IDF and other development frameworks on GitHub.

https://github.com/espressif

• ESP32 BBS Forum – Engineer-to-Engineer (E2E) Community for Espressif products where you can post questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

https://esp32.com/

• The ESP Journal - Best Practices, Articles, and Notes from Espressif folks.

https://blog.espressif.com/

• See the tabs SDKs and Demos, Apps, Tools, AT Firmware.

https://espressif.com/en/support/download/sdks-demos

Products

• ESP32-S3 Series SoCs - Browse through all ESP32-S3 SoCs.

https://espressif.com/en/products/socs?id=ESP32-S3

• ESP32-S3 Series Modules - Browse through all ESP32-S3-based modules.

https://espressif.com/en/products/modules?id=ESP32-S3

• ESP32-S3 Series DevKits – Browse through all ESP32-S3-based devkits.

https://espressif.com/en/products/devkits?id=ESP32-S3

• ESP Product Selector – Find an Espressif hardware product suitable for your needs by comparing or applying filters. https://products.espressif.com/#/product-selector?language=en

Contact Us

• See the tabs Sales Questions, Technical Enquiries, Circuit Schematic & PCB Design Review, Get Samples (Online stores), Become Our Supplier, Comments & Suggestions.

https://espressif.com/en/contact-us/sales-questions

Revision History

Date	Version	Release notes
2023-11-24	v1.3	 Added the new module variants ESP32-S3-WROOM-1-N16R16V and ESP32-S3-WROOM-1U-N16R16V, and updated the related information Updated table notes to Table 2 ESP32-S3-WROOM-1U Series Comparison Updated Section 3.3.1 Chip Boot Mode Control Updated the module schematics in Section 5 Module Schematics Updated the physical dimensions figure in Section 7.1 Physical Dimensions Other minor updates
2023-03-07	v1.2	 Update Section 3.3 Strapping Pins Update Section 4.4 Current Consumption Characteristics Update the minimum value of RF transmit power in Section 4.6.1 Bluetooth LE RF Transmitter (TX) Specifications Update descriptions in Section 6 Peripheral Schematics Add descriptions in Section 7.2 Recommended PCB Land Pattern Update Section 9 Related Documentation and Resources Other minor changes
2022-07-22	v1.1	Update Table 1 and Table 2Other minor updates
2022-04-21	v1.0	 Update Bluetooth LE RF data Update power consumption data in Table 14 Add certification and test information Update Section 3.3
2021-10-29	v0.6	Overall update for chip evision 1
2021-07-19	v0.5.1	Preliminary release, for chip revision 0



Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to change without notice.

ALL THIRD PARTY'S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES TO ITS AUTHENTICITY AND ACCURACY.

NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2023 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.