

Neuromorphic engineering I

Lab 3: Subthreshold Behavior of Transistors

Group number: 18

Team member 1: Alessandro Pasini

Team member 2: Quillan Favey

Date: 04.11.2022

In this lab exercise we will be investigating the subthreshold (weak inversion) behavior of isolated p -- and n --channel MOSFETs. Specifically, we will

- measure the currents through the transistors as a function of their gate and source voltages
- determine how effective these terminals are at changing the current
- compare the characteristics of p and n -fet devices.

1. Prelab

Make sure you have studied the lecture material before attempting this prelab. The questions will also make much more sense if you read through the entire lab handout first. *You are required to complete this prelab before you can begin taking data.*

1.1 n - and p -fets, in an n well Process

A vertical section through the silicon with both n and p -fet transistors is shown in Figure 1. The class chip has a p -type substrate (like almost all chips nowadays) and both p - and n -wells. The p -wells (not shown in the figure) are shorted to the p -substrate because the doping is of the same type.

Because we are grounding the substrate and we are connecting n --well to the power supply, V_{dd} is positive. This positive voltage reverse biases the junction between the n --wells (which are tied to V_{dd}) and the substrate (which is tied to gnd).

For this process, $V_{dd}=1.8\text{ V}$.





Figure 1: a cross section through p-substrate chip.

For the following questions assume an n -well process -- unless stated otherwise.

1. Draw four-terminal symbols for native and well transistors and label all the terminals; use d for drain, s for source, g for gate, b for bulk, and w for well. Indicate the direction of current flow that is consistent with your choice of drain and source (you can drag the *.png file into the cell below).



2. Write the expressions for the subthreshold (weak inversion) current I_{ds} for both types of transistors.

- For n-fet: $I = I_0 e^{\kappa V_g / U_T} (e^{-V_s / U_T} - e^{-V_d / U_T})$
- For p-fet: $I = I_0 e^{-\kappa V_g / U_T} (e^{V_s / U_T} - e^{V_d / U_T})$

3. Write the expressions for the *saturation* current of these transistors, that is, the value of the current when $V_{ds} \gg \frac{4kT}{q}$. For the remaining questions you may assume that the transistor is in saturation.

- For n-fet: $I = I_f = I_0 e^{(\kappa V_g - V_s)/U_T}$
- For p-fet: $I = I_f = I_0 e^{(-\kappa V_g + V_s)/U_T}$

4. For both transistors, write an expression for source voltage as a function of gate voltage if the channel current is constant and the transistor is in saturation. In each case, what is $\frac{dV_s}{dV_g}$?

- For n-fet: $V_s = \kappa V_g - \ln\left(\frac{I}{I_0}\right) \frac{1}{U_T}$
- For p-fet: $V_s = \kappa V_g + \ln\left(\frac{I}{I_0}\right) \frac{1}{U_T}$

Taking the derivative for each expression with respect to V_g , we get: $\frac{dV_s}{dV_g} = \kappa$

1.2 ESD protection of CMOS Chips (need to know)

All MOSFET chips are *extremely* prone to damage by static electricity. The current through the transistors is controlled by an insulated gate.

Not so fun facts: **Even a few tens of volts can blow up the gate. A short walk across the room can build up kilovolts of static potential.**

There are electrostatic discharge (ESD) protection structures on the chip inputs that are designed to leak off the static charge before it can damage the chip, but often this will not be enough.

There are two simple precautions that can definitely keep the chip safe.

1. When the chip is not powered up in a socket, keep it stuck into a piece of black conductive foam. This will short all the pins together.

2. Always ground yourself to chassis (potbox) ground before picking up or touching a chip. This will discharge the static charge.

1.3 Experiments and Lab Reports

For the following experiments, include in your lab reports, graphs of all theoretical and experimental curves. Experimental data should be plotted in a point style so that individual data points are visible. Make sure you take enough data points and label your axes. The theoretical fit should be graphed on the same plot in a line style.

Your written interpretation of the results and any anomalies are essential. Please do not just hand in the plots without any interpretation on your part. Your report does not need to be beautiful, but it should show that you understand what you are measuring.

Remember that the purpose of this lab is to investigate *subthreshold* transistor characteristics. Therefore, all voltage sweeps should span the measurable subthreshold regime while extending just far enough above threshold to show where the threshold is.

Avoid these common mistakes in your report:

- **Not discussing your data sufficiently.** Think about a publication. The readers want to understand your reasoning with you. They want to be able to reproduce your results.
- **Not using cross-hair axes when 0,0 is relevant.** Use grid on to turn on grid, which will draw dotted lines from major ticks. See fontsize to make spacing readable.
- **Forgetting to mention what your plot shows.**
- **Not labeling your figures with a caption**, e.g., "Fig. 1: Transistor drain current vs. gate voltage, Experiment 1."
- **Insufficiently annotating your data.** It's OK to draw on your plots to indicate the slope of the curve, or the x / y intercepts.
- **Using identical markers for all plots.** Your curves must be distinguishable when printed in black and white. Use e.g. `plot(v,i,'o-',v,i2,'s-')`, which labels one curve with circle markers and the other with square markers.
- **Forgetting units on measurements**, e.g. "our conductance is 1.000653e-10". What are the units?
- **Giving your measurements too many digits of precision;** see previous error. Do your instruments really give you 7 digits of precision?

2 Set up the experiment

2.1 Connect the device

```
In [ ]: # import the necessary library to communicate with the hardware
import pyplane
import time
import numpy as np
import matplotlib.pyplot as plt
```

```
In [ ]: # create a Plane object and open the communication
if 'p' not in locals():
    p = pyplane.Plane()
    try:
        p.open('/dev/ttyACM0') # Open the USB device ttyACM0 (the board).
    except RuntimeError as e:
        print(e)

# Note that if you plug out and plug in the USB device in a short time interval, the c
# then you may get error messages with open(...ttyACM0). So please avoid frequently p
```

```
In [ ]: p.get_firmware_version()
```

```
In [ ]: # Send a reset signal to the board, check if the LED blinks
```

```
p.reset(pyplane.ResetType.Soft)
```

```
time.sleep(1)
```

```
# NOTE: You must send this request events every time you do a reset operation, otherwise  
# Because the class chip need to do handshake to get the communication correct.
```

```
p.request_events(1)
```

```
In [ ]: # Try to read something, make sure the chip responses  
p.read_current(pyplane.AdcChannel.GO0_N)
```

```
In [ ]: # If any of the above steps fail, delete the object, and restart the kernel  
  
# del p
```

2.2 Recommendations to this lab

- You do not need to follow the order, it is actually better to do all the measurement of one device together, e.g. 3.1 -> 4.1 -> 3.2 -> 4.2
- **Please save the data as frequent as possible and use the loaded data for processing**

3 Current as a Function of Gate Voltage

3.1 N-FET

For the N-FET device on the CoACH chip, measure current I_{ds} as a function of gate voltage V_g for fixed source, bulk (substrate or well), and drain voltages.

```
In [ ]: # uses schemdraw, you may have to install it in order to run it on your PC  
import schemdraw  
import schemdraw.elements as elm  
d = schemdraw.Drawing()  
Q = d.add(elm.NFet, reverse=True)  
d.add(elm.Dot, xy=Q.gate, lftlabel='gate=AIN0')  
d.add(elm.Dot, xy=Q.drain, toplabel='drain=GO22')  
d.add(elm.Dot, xy=Q.source, botlabel='source=GO20')  
d.draw()
```

Hint: To cancel out the leakage current and shunt resistance (recall lab1), you may want to do a subtraction

$$I_{ds} = I_{GO20} - I_{GO20}|_{V_g=0}$$

- You have to set the input voltage demultiplexer by sending a configuration event:

```
In [ ]: events = [pyplane.Coach.generate_aerc_event( \  
    pyplane.Coach.CurrentOutputSelect.SelectLine5, \  
    pyplane.Coach.VoltageOutputSelect.NoneSelected, \  
    )]
```

```
pyplane.Coach.VoltageInputSelect.SelectLine2, \
pyplane.Coach.SynapseSelect.NoneSelected, 0)]

p.send_coach_events(events)
```

Make sure the chip receives the event by a blink of LED1, if it's not the case, the chip is dead and you must replug it.

- What will be the fixed value for source, bulk (substrate or well), and drain voltages?

```
In [ ]: # set source voltage
vs_n =
p.set_voltage(pyplane.DacChannel.G020, vs_n)
print("The source voltage is set to {} V".format(...))
```

```
In [ ]: # set drain voltage
vd_n =
p.set_voltage(pyplane.DacChannel.G022, vd_n)
print("The drain voltage is set to {} V".format(...))
```

```
In [ ]: # set trial gate voltage
vg_n =
p.set_voltage(pyplane.DacChannel.AIN0, vg_n)
print("The trial gate voltage is set to {} V".format(...))
```

```
In [ ]: # read Ids, from *Source* --> NOTE THAT THE ADC CHANNEL PIN CHANGES THE NAME FOR THE S
ids_n = p.read_current(pyplane.AdcChannel.G020_N)
print("Ids is {} A".format(ids_n))
```

- Data acquisition

```
In [ ]: # sweep gate voltage
```

```
In [ ]: # plot in linear scale
import matplotlib.pyplot as plt
plt.rcParams.update({'font.size': 14})
```

```
In [ ]: # if it looks nice in the plot, save it!
```

```
In [ ]: # Load data you saved and plot, to check if the data is saved correctly
```

```
In [ ]: # plot in logarithmic scale
```

```
In [ ]: # extract the valid range and plot in logarithmic scale
```

```
In [ ]: # fit in the valid range (you may want to add the fitted line in the plot)
```

- Extract I_0 and κ

```
In [ ]: # I_0
```

```
print(...)
```

```
In [ ]: # kappa
print(...)
```

- Extract the threshold voltage and the current at threshold, using the definition given in class: I_{ds} is half of the extrapolated subthreshold current.

```
In [ ]: # compute threshold voltage
from scipy import interpolate
f = interpolate.interp1d(..., ...)
f(...)
```

```
In [ ]: # compute Ids at threshold voltage
I_interp = interpolate.interp1d(..., ...)
I_interp(...)
```

3.2 P-FET

```
In [ ]: # uses schemdraw, you may have to install it in order to run it on your PC
import schemdraw
import schemdraw.elements as elm
d = schemdraw.Drawing()
Q = d.add(elm.PFet, reverse=True, bulk=True)
d.add(elm.Dot, xy=Q.gate, lftlabel='gate=AIN0')
d.add(elm.Dot, xy=Q.bulk, rgtlabel='bulk=AIN1')
d.add(elm.Dot, xy=Q.drain, botlabel='drain=G021')
d.add(elm.Dot, xy=Q.source, toplabel='source=G023')
d.draw()
```

Hint: To cancel out the leakage current and shunt resistance, you may want to do a subtraction:

$$I_{ds} = I_{GO21} - I_{GO21}|_{V_g=0}$$

- You have to choose the input voltage demultiplexer by sending a configuration event (make sure LED1 blinks):

```
In [ ]: events = [pyplane.Coach.generate_aerc_event( \
    pyplane.Coach.CurrentOutputSelect.SelectLine5, \
    pyplane.Coach.VoltageOutputSelect.NoneSelected, \
    pyplane.Coach.VoltageInputSelect.SelectLine1, \
    pyplane.Coach.SynapseSelect.NoneSelected, 0)]

p.send_coach_events(events)
```

Make sure the chip receives the event by a blink of LED1, if it's not the case, the chip is dead and you must replug it.

- What will be the fixed source, bulk (substrate or well), and drain voltages?

```
In [ ]: # set bulk voltage
vb_p = ...
p.set_voltage(pyplane.DacChannel.AIN1, vb_p)
print("The bulk voltage is set to {} V".format(...))
```

```
In [ ]: # set source voltage
vs_p = ...
p.set_voltage(pyplane.DacChannel.G023, vs_p)
print("The source voltage is set to {} V".format(...))
```

```
In [ ]: # set drain voltage
vd_p = ...
p.set_voltage(pyplane.DacChannel.G021, vd_p)
print("The drain voltage is set to {} V".format(...))
```

```
In [ ]: # set trial gate voltage
vg_p = ...
p.set_voltage(pyplane.DacChannel.AIN0, vg_p)
print("The gate voltage is set to {} V".format(...))
```

```
In [ ]: # read Ids
ids_p = ...
print("Ids is {} A".format(ids_p))
```

- Data acquisition

```
In [ ]: # sweep gate voltage
```

```
In [ ]: # plot in linear scale
```

```
In [ ]: # if it looks nice in the plot, save it!
```

```
In [ ]: # Load data you saved and plot, to check if the data is saved correctly
```

```
In [ ]: # plot in logarithmic scale
```

```
In [ ]: # extract the valid range and plot in logarithmic scale
```

```
In [ ]: # fit in the valid range (you may want to add the fitted line in the plot)
```

Extract I_0 and κ

```
In [ ]: # I_0
```

```
In [ ]: # kappa
```

Extract the threshold voltage and the current at threshold, using the definition given in class: I_{ds} is half of the extrapolated subthreshold current.


```
In [ ]: # compute threshold voltage
from scipy import interpolate
f = interpolate.interp1d(..., ...)
f(...)
```

```
In [ ]: # compute Ids at threshold voltage
I_interp = interpolate.interp1d(..., ...)
I_interp(...)
```

4 Back Gate Effect

In this experiment, we will characterize the relationship between the gate and source voltages for both the N-FET and the P-FET devices when the channel current is held constant. This experiment shows convincingly the relative effectiveness of each terminal and provides a direct measurement of κ .

Hint: Because we cannot read the voltage of the GO pins, it is not possible to simply keep I_{ds} fixed and read V_s . In order to do so, we have to use some searching algorithm (e.g. binary search) to find the corresponding V_s .

4.1 N-FET

- If you are not coming from 3.1 directly, you have to set the input voltage demultiplexer by sending a configuration event (make sure LED1 blinks):

```
In [ ]:
```

Make sure the chip receives the event by a blink of LED1, if it's not the case, the chip is dead and you must replug it.

- set fixed voltages

```
In [ ]: # set drain voltage
```

```
In [ ]: # set trial gate and source voltages
```

```
In [ ]: # read trial Ids
```

- Data acquisition

```
In [ ]: # define constants
Vdd = 1.8
max_iter = 10
N_samples = ...
```

What Ids target should you set? And what is the corresponding Vg? Hint: Refer to 3.1

```
In [ ]: Ids_target =
        Vg_target =
```

```
In [ ]: # initialize variables

import numpy as np
import time

Vg = np.arange(...)
Vs = np.ones(N_samples) * Vdd/2
```

```
In [ ]: # sweep Vg
for n in range(N_samples):

    Vstep = Vdd/4

    # set Vg
    p.set_voltage(...)

    # search for Vs that gives Ids_target
    for j in range(max_iter):

        # set Vs
        p.set_voltage(...)

        # wait to settle
        time.sleep(0.1)

        # read Ids and compute its difference with the target
        dI = p.read_current(...) - Ids_target

        # check for convergence
        if np.abs(dI) < Ids_target * 0.05:
            break

        # update Vs and step
        Vs[n] = Vs[n] ... Vstep * np.sign(dI)
        Vstep = Vstep/2
```

```
In [ ]: # plot
```

```
In [ ]: # if it looks nice in the plot, save it!
```

- How do you compute κ ? Does it stay constant for different V_g ?

```
In [ ]: # calculate kappa
```

4.2 P-FET

- If you are not coming from 3.2 directly, you have to set the input voltage demultiplexer by sending a configuration event (make sure LED1 blinks):

In []:

Make sure the chip receives the event by a blink of LED1, if it's not the case, the chip is dead and you must replug it.

- set fixed voltages

In []: *# set bulk voltage*In []: *# set drain voltage*In []: *# set trial gate and source voltages*In []: *# read trial Ids*

- Data acquisition

```
In [ ]: # define constants
Vdd = 1.8
max_iter = 10
N_samples = ...
```

What Ids target should you set? And what is the corresponding V_g ? Hint: Refer to 3.2

```
In [ ]: Ids_target =
Vg_target =
```

```
In [ ]: # initialize variables

import numpy as np
import time

Vg = np.arange(...)
Vs = np.ones(N_samples) * Vdd/2
```

```
In [ ]: # sweep Vg
for n in range(N_samples):

    Vstep = Vdd/4

    # set Vg
    p.set_voltage(...)

    # search for Vs that gives Ids_target
    for j in range(max_iter):

        # set Vs
        p.set_voltage(...)

        # wait to settle
        time.sleep(0.1)

        # read Ids and compute its difference with the target
```

```

dI = p.read_current(...) - Ids_target

# check for convergence
if np.abs(dI) < Ids_target * 0.05:
    break

# update Vs and step
Vs[n] = Vs[n] ... Vstep * np.sign(dI)
Vstep = ...

```

```
In [ ]: # plot
```

```
In [ ]: # if it looks nice in the plot, save it!
```

- How do you compute κ ? Does it stay constant for different V_g ?

```
In [ ]: # calculate kappa
```

5. Clean up

- Close you device and release memory by doing

```
In [ ]: del p
```

- Save your changes
- Close jupyter notebook properly (File -> Close and Halt)
- Save the files you need for the report to your own PC

6. Postlab

The answers to the postlab should be included below.

For the following questions assume an n -well process with the transistor in saturation.

Many differences in the properties of native and well transistors arise from the fact that the well is usually more heavily doped than the substrate. That was certainly true in the past when people were using a single well process. Today, most processes are double-well or *twin-tub* both n - and p -wells are implanted in a lightly doped epitaxially-grown p -substrate.

Epitaxially means that the layer is grown atom by atom by chemical vapor deposition, resulting in a very regular and pure crystal structure.

The classchips you are using were fabricated in a $0.18\ \mu\text{m}$ process. For an n -well device, the n -type material of the well is the bulk, while the active areas (source and drain) are p -type. The gate voltage must force all the electrons in the n -well away from the surface. The resulting

depletion region provides a channel for holes through enemy territory (n-well) separating the p-type source and drain. If the bulk is heavily doped, the gate must work harder to repel electrons.

Another way of saying this is that the capacitance of this depletion layer and the gate oxide capacitance form a *capacitive divider* that determines how much of the gate voltage appears at the surface channel. If the depletion layer is thin, the depletion capacitance will be large and hence the divider ratio will be unfavorable.

(1) How does the thickness of the depletion region depend on the doping and on the channel (surface) potential? Assume that the doping density is uniform.

(2) Explain why κ varies with the source voltage at constant current (as in the source follower).

(3) Is there a difference in κ between the n- and p-type devices? Explain the reason.

(4) From your results in the experiments, state under what conditions the assumption that κ is constant is reasonable.