Neuromorphic engineering I

# Lab 2: Transistor superthreshold saturation current and drain characteristics

Group number: 18

Team member 1: Quillan Favey

Date: 10.11.2011

The objective of this lab is to understand *super-threshold* ( also called *above-threshold* or *strong inversion* ) transistor operation and to understand transistor drain conductance characteristics, particularly *channel length modulation*.

The specific experimental **objectives of this lab** are as follows:

- 1. To characterize drain current of a transistor as a function of gate voltage in superthreshold operation in the ohmic (triode) and saturation regions.
- 2. To characterize the drain saturation properties in super-threshold.
- 3. To characterize drain conductance (the Early effect) and how it scales with transistor length (may not be possible this year) and saturation drain current.

An intuitive and quantitative understanding of all these effects, along with the subthreshold behavior (next week), is useful for the design of effective circuits, especially analog design of high performance amplifiers.

## 1 Terminology

- above-threshold = super-threshold = strong inversion
- sub-threshold = below-threshold = weak inversion
- triode region = ohmic region = linear drain conductance behavior with small drain-source voltage
- saturation = large  $V_{\rm ds}$
- ullet overdrive =  $V_{
  m g}-V_{
  m T}$
- $U_{\rm T}=kT/q$  = thermal voltage = 25mV at room temperature
- $V_{\rm T}$  = threshold voltage = 0.4V to 0.8V depending on process

### 2 Useful Quantities

The following is a list of the physical parameters and constants we will be referring to in this lab, along with their values when appropriate. The units that are most natural for these quantities are also included; these units are not self--consistent, so make sure you convert the units when appropriate.

 $\epsilon_0$  : Permittivity of vacuum =  $8.86 imes 10^{-12} \mathrm{F/m}$ 

 $\epsilon_{Si}$  : Relative permittivity of  $\mathrm{Si}$  =  $11.7\epsilon_0$ 

 $\epsilon_{ox}$  : Relative permittivity of  ${
m SiO_2}$  =  $3.9\epsilon_0$ 

 $\mu_n$  : electron surface mobility,  ${
m cm}^2/{
m V/s}$ 

 $\mu_p$  : hole surface mobility,  ${
m cm}^2/{
m V/s}$ 

 $C_{ox}$  : gate capacitance across the oxide per unit area,  ${
m fF}/{
m \mu m}^2$ 

 $C_{dep}$  : capacitance of depletion region per unit area,  ${
m fF}/{
m \mu m}^2$ 

 $t_{ox}$  : gate oxide thickness pprox 3.8 nm for the class chip in 180 nm techology.

 $V_T$ : threshold voltage, V ( $V_{T0}$  is  $V_T$  when  $V_s$  = 0).

W : electrical width of transistor channel,  $=4~\mu\mathrm{m}$  for both devices in this lab

L : electrical length of transistor channel,  $=4~\mu\mathrm{m}$  for both devices in this lab

$$eta \equiv \mu C_{ox} W/L, \; \mu A/V^2$$

 $V_E$ : Early voltage, characterizes drain conductance.

### 3 Prelab


Write the expressions/eqations in LaTeX, like Vod =  $V_{\rm g}$  -  $V_{\rm T}$ , or upload the pictures of handwritten expressions.

- For nFET, write the most general expression for  $I_{ds}$  above threshold in terms of  $V_g,\ V_s,\ V_d$  (all voltages are referenced to the bulk), and the parameters and constants given above. Leave out the drain conductance Early effect in this equation. Assume  $\kappa=1$  and that  $V_{Tn}>0$ .
- ullet Triode region:  $I_{ds}=eta(V_g-V_s-V_{Tn})(V_d-V_s)$
- Saturation region:  $I_{ds}=rac{eta}{2}(V_g-V_s-V_{Tn})^2$
- For pFET, write the most general expression for  $I_{ds}$  above threshold in terms of  $V_g$ ,  $V_s$ ,  $V_d$  (all voltages are referenced to the bulk), and the parameters and constants given above.

Leave out the drain conductance Early effect in this equation. Assume  $\kappa=1$  and that  $V_{Tp}<0$ .

- ullet Triode region:  $I_{ds}=eta(V_g-V_s-V_{Tp})(V_d-V_s)$
- Saturation region:  $I_{ds} = \frac{\beta}{2} (V_g V_s V_{Tp})^2$
- For nFET, sketch graphs of  $I_{ds}$  vs the  $V_d$  for several gate voltages  $V_g$  above threshold, with  $V_s=0$ . Indicate the ohmic and saturation regions and the behavior of the saturation voltage  $V_{dsat}$  as the gate overdrive voltage increases.


```
In [ ]: import numpy as np
        import matplotlib.pyplot as plt
        v t = 0.7
        v_s = 0
        beta = 1
        for v_g in np.arange(1, 2, 0.1):
            v d1 = np.arange(0, 1, 0.001)
            v_d2 = np.arange(0, 1, 0.001)
            i_ds1 = beta*(v_g - v_s - v_t)*(v_d1 - v_s)
            i_ds2 = np.repeat(beta*0.5*(v_g - v_s - v_t)**2, 1/0.001)
            index = next(filter(lambda i_ds: abs(i_ds[1][0]-i_ds[1][1]) < 0.0001, enumerate(zi</pre>
             plt.plot(v_d1[:index], i_ds1[:index],color ='blue')
             plt.plot(v_d2[index:], i_ds2[index:],color = 'orange')
             plt.text(1.07, i_ds2[-1], f"$V_g = {v_g:.2f}$V")
         plt.title("$I {ds}$ vs $V {d}$ ")
         plt.xlabel('''$V d[V]$
         Plot of $I {ds}$ vs $V {d}$
        with V_{t} = 0.8V, V_{s} = 0V and \theta = 1''
         plt.ylabel("$I_{ds}[A]$")
         plt.legend(["ohmic", "saturation"])
        plt.show()
```



• For nFET, derive an expression for the current  $I_{ds}$  in the ohmic region in terms of  $V_g$  and  $V_{ds} \equiv V_d - V_s$ . You may assume that  $V_s = 0$ . Sketch a graph of  $I_{ds}$  vs  $V_g$ , showing  $V_{T0}$  and an expression for the slope.

$$I_{ds} = \beta (V_g - V_T) V_d$$

```
In [ ]: import numpy as np
         import matplotlib.pyplot as plt
         v t = 0.7
         v s = 0
         v_d = 0.4
         beta = 1
         v g = np.arange(0.0, 1.8, 0.1)
         i_ds = beta*(v_g - v_s - v_t)*(v_d - v_s)
         i_ds = np.array([max(i, 0) for i in i_ds]) #floor neagtive values
         plt.plot(v_g[:8], i_ds[:8], color="white")
         plt.plot(v_g[7:], i_ds[7:], label="$I_{ds}$")
         plt.xlabel('''$V g [V]$
         Plot of $I {ds}$ vs $V {g}$
         for V_{t} = 0.7V, V_{d} = 0.4V, V_{s} = 0V, \lambda = 1
         Slope = V_{d} \le 0.4 \\beta = 0.4 \\beta = 0.4 \\beta | #slope is from y=mx+h , m=beta*Vd
         plt.ylabel("$I {ds} [A]$")
         plt.title("$I_{ds}$ vs $V_{g}$")
         plt.vlines(v_t, 0, v_d, linestyles="dashed", label="$V_{T0}$",color = 'orange')
         plt.legend()
         plt.show()
```




• For nFET, state the drain voltage condition for above-threshold saturation and derive an expression for the saturation current  $I_{dsat}$  in terms of  $V_g$ . Sketch a graph of  $\sqrt{I_{dsat}}$  vs  $V_g$  with  $V_s=0$ , showing  $V_{T0}$  and an expression for the slope. Do not consider the Early effect here.

The drain voltage condition is to be at or below threshold ( $V\{d\} < V\{T\} = V\{ov\}$ )

```
I_{dsat}=rac{eta}{2}(V_g-V_{T0})^2
```

```
In [ ]: import numpy as np
        import matplotlib.pyplot as plt
        v t = 0.8
        v_s = 0
        beta = 1
        v_g = np.arange(0.0, 1.8, 0.1)
        i_ds = np.sqrt(beta)/4*(v_g - v_s - v_t)
        i_ds = np.array([max(i, 0) for i in i_ds]) #floor neagtive values
        plt.plot(v_g[:9], i_ds[:9],color="white")
        plt.plot(v_g[8:], i_ds[8:], label="$I_{ds}$")
        plt.title("$\\sqrt{I_{dsat}}$ vs $V_{g}$")
        plt.xlabel('''$V_g [V]$
        Plot of $\\sqrt{I_{dsat}}$ vs $V_{g}$
        for V_{t} = 0.8V, V_{s} = 0V, \theta = 1
         Slope = \frac{1}{4} = \frac{1}{4} | #slope is from y=mx+h , m=beta*Vd
        plt.ylabel("$\\sqrt{I {dsat}} [A]$")
        plt.vlines(v_t, 0, v_d, linestyles="dashed", label="$V_{T0}$",color = 'orange')
        plt.legend()
        plt.show()
```



• Calculate  $C_{ox}$  for the classchip from the values given above. What is  $C_{ox}$  per square micron in fF?

$$C_{ox} = \epsilon_{ox}/t_{ox} = rac{3.9 imes 8.86 imes 10^{-12} \mathrm{F/m}}{3.8 imes 10^{-9} m} = 9.0931 imes 10^{-3} rac{F}{m^2} = 9093 fF/\mu m^2$$

• Write the expression for the drain current in saturation including the Early effect, using  $I_{dsat}$  to represent the saturation current in the absence of the Early effect. Use  $V_E$  to represent the Early voltage.

$$I_{ds} = I_{dsat}(1+rac{V_{ds}}{V_E})$$

### 4 Setup

#### 4.1 Connect the device


```
In [ ]: # import the necessary library to communicate with the hardware
         import pyplane
         import time
In [ ]: # create a Plane object and open the communication
        if 'p' not in locals():
            p = pyplane.Plane()
            try:
                p.open('/dev/ttyACM0') # Open the USB device ttyACM0 (the board).
            except RuntimeError as e:
                print(e)
         # Note that if you plug out and plug in the USB device in a short time interval, the d
        # then you may get error messages with open(...ttyACM0). So please avoid frenguently p
In [ ]: p.get firmware version()
                                  #firmware version should be 1.8.3
Out[ ]: (1, 8, 4)
In [ ]: # Send a reset signal to the board, check if the LED blinks
        p.reset(pyplane.ResetType.Soft)
        time.sleep(1)
         # NOTE: You must send this request events every time you do a reset operetion, otherwi
         # Because the class chip need to do handshake to get the communication correct.
        p.request_events(1)
In [ ]: # Try to read something, make sure the chip responses
         p.read current(pyplane.AdcChannel.GO0 N)
        2.5781250201362127e-07
Out[ ]:
In [ ]: # If any of the above steps fail, delete the object, and restart the kernel
        # del p
```

#### 4.2 Configurations for N-FET

```
In [ ]: # uses schemdraw, you may have to install it in order to run it on your PC
import schemdraw
import schemdraw.elements as elm
d = schemdraw.Drawing()
Q = d.add(elm.NFet, reverse=True)
```

```
d.add(elm.Dot, xy=Q.gate, lftlabel='gate=AIN0')
d.add(elm.Dot, xy=Q.drain, toplabel='drain=GO22')
d.add(elm.Dot, xy=Q.source, botlabel='source=GO20')
d.draw()
```

Out[]:



To cancel out the leakage current and shunt resistance, you may need to do a subtraction in Section 5.1.

$$I_{ds} = I_{GO20} - I_{GO20}|_{V_{gs}=0}$$

Note: It's better to measure source because its leakage is constant in this lab

• You have to set the input voltage demultiplexer by sending a configuration event:

• Check the configuration is correct. If the measured result is not as expected, try sending the configration event again.

```
In []: # set source voltage
    vs =
        p.set_voltage(pyplane.DacChannel.GO20,vs)
        print("The source voltage is set to {} V".format(...))

In []: # set drain voltage
    vd =
        p.set_voltage(pyplane.DacChannel.GO22,vd)
        print("The drain voltage is set to {} V".format(...))

In []: # set gate voltage
    vg =
        p.set_voltage(pyplane.DacChannel.AIN0, vg)
        print("The gate voltage is set to {} V".format(...))
In []: # read I_{ds}
I_s = p.read_current(pyplane.AdcChannel.GO20_N) #source: note the pin name is difference of the pin name is difference or the p
```

```
print("The measured source current is {} A".format(I_s))

time.sleep(0.1) # wait for it to settle

I_d = p.read_current(pyplane.AdcChannel.GO22) #drain
print("The measured drain current is {} A".format(I_d))
```

• Question: Check if the measured currents change with different gate voltages?

#### 4.3 Configurations for P-FET

```
In []: # uses schemdraw, you may have to install it in order to run it on your PC
import schemdraw
import schemdraw.elements as elm
d = schemdraw.Drawing()
Q = d.add(elm.PFet, reverse=True, bulk=True)
d.add(elm.Dot, xy=Q.gate, lftlabel='gate=AINO')
d.add(elm.Dot, xy=Q.bulk, rgtlabel='bulk=AIN1')
d.add(elm.Dot, xy=Q.drain, botlabel='drain=GO21')
d.add(elm.Dot, xy=Q.source, toplabel='source=GO23')
d.draw()
```

Hint: To cancel out the leakage current and shunt resistance, you may need to do a subtraction:

```
I_{ds} = I_{GO23} - I_{GO23}|_{V_{qs}=0}
```

Note: Measure drain of PFET in this lab. Also think about the difference of  $V_{gs}$  between PMOS and NMOS?

 You have to choose the input voltage demultiplexer by sending a configuration event (make sure LED1 blinks):

• Check the configuration is correct. If the measured result is not as expected, try sending the event again.

```
In []: # set trial voltages
# set bulk voltage
p.set_voltage(pyplane.DacChannel.AIN1, ...)
Vb_p = p.get_set_voltage(pyplane.DacChannel.AIN1)
print("The bulk voltage is set to {} V".format(Vb_p))
```

```
time.sleep(0.1) # wait 0.1s for it to settle
        # set source voltage
        p.set_voltage(pyplane.DacChannel.G023, ...)
        Vs p = p.get set voltage(pyplane.DacChannel.G023)
        print("The source voltage is set to {} V".format(Vs_p))
        time.sleep(0.1) # wait 0.1s for it to settle
        # set drain voltage
        p.set voltage(pyplane.DacChannel.GO21, ...)
        Vd_p = p.get_set_voltage(pyplane.DacChannel.G021)
        print("The drain voltage is set to {} V".format(Vd_p))
        time.sleep(0.1) # wait for it to settle
        # set gate voltage
        p.set_voltage(pyplane.DacChannel.AIN0, ...)
        Vg_p = p.get_set_voltage(pyplane.DacChannel.AIN0)
        print("The gate voltage is set to {} V".format(Vg_p))
       # read I {ds}
In [ ]:
        Is_p = p.read_current(pyplane.AdcChannel.GO21_N)
        print("The measured source current of PMOS is {} A".format(Is p))
```

```
In []: # read I_{ds}
Is_p = p.read_current(pyplane.AdcChannel.GO21_N)
print("The measured source current of PMOS is {} A".format(Is_p))

time.sleep(0.1) # wait for it to settle

Id_p = p.read_current(pyplane.AdcChannel.GO23)
print("The measured drain current of PMOS is {} A".format(Id_p))
```

### 5 Ohmic region

In this experiment you will characterize the *linear* dependence of the current on the gate voltage in the strong-inversion ohmic region.

#### **5.1 N-FET**

```
In []: # uses schemdraw, you may have to install it in order to run it on your PC
import schemdraw
import schemdraw.elements as elm
d = schemdraw.Drawing()
Q = d.add(elm.NFet, reverse=True)
d.add(elm.Dot, xy=Q.gate, lftlabel='gate=AIN0')
d.add(elm.Dot, xy=Q.drain, toplabel='drain=G022')
d.add(elm.Dot, xy=Q.source, botlabel='source=G020')
d.draw()
```

- (a) Configure the chip following Section 4.2 if you haven't
- **(b)** Measure  $I_{ds}$  as a function of  $V_g$  in ohmic region

```
In [ ]: # Configure NFET, set the input voltage demultiplexer by AER event.
```

What will be the fixed value for source and drain voltages?

Answer:

```
In [ ]: # set source voltage
In [ ]: # set drain voltage
```

 For very close voltages, you may want to call get\_set\_voltage to check the actual output of the DAC.

```
In [ ]: # get set voltage
Vs_n = p.get_set_voltage(pyplane.DacChannel.GO20)
print("The source voltage is set to {} V".format(Vs_n))

time.sleep(0.1) # wait for it to settle

# get set voltage
Vd_n =
print("The drain voltage is set to {} V".format(Vd_n))
```

• Data aquisition

```
In [ ]: # sweep gate voltage
    import time
    import numpy as np

# Get the Leakage current, Read Ids=Ids0 at Vg = 0
    p.set_voltage(...)
    time.sleep(0.5) # wait 0.5 second for it to settle
    Is0_n = p.read_current(..) #REMEMBER: reading from source is pin AdcChannel.GO20_N
    print("Offset Is0_n: {} A".format(Is0_n))

for ...:
    # set gate voltage

    print("The gate voltage is set to {} V".format(...)) ## print the gate voltage
    time.sleep(0.05) # wait for it to settle
    # read I_{ds}

    print("The measured source current is {} A".format(...)) ## print the raw data
    # substract Leakage current
```

```
In [ ]: # plot
In [ ]: # if the data looks nice, save it!
...
```

```
# example :
        # Lab2 data nFETVqIds Omic = [Vq n,Is n]
        # save to csv file
        # np.savetxt('./data/Lab2_data_nFETVgIds.csv', Lab2_data_nFETVgIds_Omic, delimiter=',
In [ ]: # Load data you saved and plot, to check if the data is saved correctly or not
        # example :
        # Van save, Isn save = np.loadtxt('./data/Lab2 data nFETVqIds.csv',delimiter=",")
        #plt.rcParams.update({'font.size': 14})
        #plt.plot(Vgn_save, Isn_save, '.k')
        #plt.xlabel('Vg(V)')
        #plt.ylabel('Ids(A)')
        #plt.grid()
        #plt.show()
In [ ]: # extract the valid range
In [ ]: # fit in the valid range (you may want to go back and add the fitted line in the plot)
```

(c) Determine  $V_{T0}$  and  $\beta$  for both devices by fitting your data to the expression derived in the prelab

```
# V T0
In [ ]:
         v_t0 =
         print(...)
In [ ]: # beta => m/Vd
         betan =
         print()
```

#### **5.2 P-FET**

- (a) Configure the chip following Section 4.3 if you haven't
- **(b)** Measure  $I_{ds}$  as a function of  $V_q$  in ohmic region
  - What will be the fixed value for bulk, source and drain voltages?

```
# uses schemdraw, you may have to install it in order to run it on your PC
In [ ]:
        import schemdraw
        import schemdraw.elements as elm
        d = schemdraw.Drawing()
        Q = d.add(elm.PFet, reverse=True, bulk=True)
        d.add(elm.Dot, xy=Q.gate, lftlabel='gate=AINO')
        d.add(elm.Dot, xy=Q.bulk, rgtlabel='bulk=AIN1')
        d.add(elm.Dot, xy=Q.drain, botlabel='drain=GO21')
        d.add(elm.Dot, xy=Q.source, toplabel='source=G023')
        d.draw()
```

```
In []: # Configure PFET, set the input voltage demultiplexer by AER event.
In []: # set bulk voltage
   time.sleep(0.05) # wait for it to settle
# set source voltage
# set drain voltage
# Print I_ds for checking
```

• For very close voltages, you may want to call <code>get\_set\_voltage</code> to check the actual output of the DAC.

```
In [ ]: # get set voltage
...
print
```

• Data aquisition

```
In []: # sweep gate voltage
In []: # plot
In []: # if the data looks nice, save it!
In []: # Load data you saved and plot, to check if the data is saved correctly or not
In []: # extract the valid range
In []: # fit in the valid range (you may want to go back and add the fitted line in the plot)
```

(c) Determine  $V_{T0}$  and  $\beta$  for both devices by fitting your data to the expression derived in the prelab

```
In [ ]: # V_T0
...
print('V_T0 = ', ...)

In [ ]: # beta
...
print('beta = ',betap)
```

### 5.3 Comparisons

Include a single plot showing the curves for both devices.

```
In [ ]: # plot both Ids vs |Vgs|
```

• What is the ratio between  $\beta$  for the 2 devices? Does it make sense?

```
In [ ]:
```

• Is the relationship between  $I_{ds}$  and  $V_{gs}-V_T$  really linear? What is likely the cause of any discrepancy?

#### 5.4 Effective surface mobility (optional)

Hint: Use the  $V_{T0}$  you obtained in the last experiments but assume  $\beta$  changes with  $V_{gs}$  (thus  $\mu_n$  and  $\mu_p$  changes). **No need to measure again.** 

```
In [ ]: # plot mu vs Vgs for both devices in the same figure
```

- Why does the mobility peak and then decay instead of remaining constant?
- What is the ratio between the peak mobilities for electrons and holes?
- How different are these values from the bulk mobilities for electrons (1350  ${
  m cm^2/V/s}$ ) and holes (480  ${
  m cm^2/V/s}$ )?

### 6 Drain Current in the saturation region

In this experiment you will characterize the *quadratic* dependence of the current on the gate voltage in the saturation region.

#### **6.1 N-FET**

- (a) Configure the chip following Section 4.2 if you haven't
- **(b)** Measure  $I_{ds}$  as a function of  $V_g$  in saturation region
  - What will be the fixed value for source and drain voltages?

```
In []: ## configure NMOS by AER event
In []: # set source voltage
In []: # set drain voltage ######1.8
```

• Data aquisition

```
In []: # sweep gate voltage
In []: # plot
In []: # if the data looks nice, save it!
In []: # extract the valid range and plot sqrt(Ids) vs Vgs
In []: # fit in the valid range (you may want to go back and add the fitted line in the plot)
```

(c) Determine  $V_{T0}$  and  $\beta$  for both devices by fitting your data to the expression derived in the prelab

#### 6.2 P-FET

- (a) Configure the chip following Section 4.3 if you haven't
- **(b)** Measure  $I_{ds}$  as a function of  $V_g$  in ohmic region
  - What will be the fixed value for bulk, source and drain voltages?

```
In []: ## configure PMOS by AER event
In []: # set bulk voltage
    #delay, wait for it to settle
    # set source voltage
    #delay, wait for it to settle
# set drain voltage
```

```
#delay, wait for it to settle
# print I_ds for checking
```

• Data aquisition

```
In [ ]: # sweep gate voltage

In [ ]: # plot

In [ ]: # if the data Looks nice, save it!

In [ ]: # extract the valid range and plot sqrt(Ids) vs Vgs

In [ ]: # fit in the valid range (you may want to go back and add the fitted line in the plot)

(c) Determine V_{T0} and \beta for both devices by fitting your data to the expression derived in the prelab

In [ ]: # V_{T0}

In [ ]: # beta
```

#### 6.3 Comparisons

- Are the measurements of  $V_{T0}$  and  $\beta$  from the saturation measurement consistent with the values obtained in the ohmic region?
- Which is a better approximation, the linear one or the quadratic?

### 7 Early effect

This experiment studies how Early voltage scales with transistor current; in particular, how valid are the simple assumptions about channel length modulation?

#### You only need to do N-FET

(a) Measure  $I_{ds}$  vs  $V_{ds}$  for different  $V_{gs}$ 

```
In [ ]: ### AER to configure NMOS
In [ ]: # set source voltage
```

```
In []: # Measurement. You may need two 'for' loops (one nested loop) to sweep Vgs and Vds
```

• Include a single plot showing all data on a semilogy plot.

```
In [ ]: # plot
In [ ]: # if the data looks nice, save it!
```

• Can you see how the saturation voltage increases with the gate overdrive  $V_G-V_T$  in strong inversion?

#### (b) Compute the Early voltage

• Fit a line to the "flat" part of each curve. Select a range of drain voltages to fit the line and use the same range for each curve, because the Early effect is actually curved in reality, and what you are actually seeing is the start of Drain Induced Barrier Lowering (DIBL) or impact ionization.

```
In [ ]:
```

Plot the Early voltage vs drain current on a semilogx scale.

```
In [ ]:
```

Comment on your results: How constant is the Early voltage with drain current? Speculate
on the reasons for your observations.

### 8 Congratulations

If you did everything in this lab, you have done a lot! This is probably the most difficult but also one of the most important labs, because practical and intuitive knowledge of transistor characteristics is crucial in understanding and synthesizing new circuits.

# 9 What we expect

How transistors work above threshold.

What is the linear or triode region and what is the saturation region?

How does the linear region depend on gate and threshold voltage?

What is the overdrive?

What is the specific current?

How the Early effect comes about?

Typical values for Early voltage.

How to sketch graphs of transistor current vs gate voltage and drain-source voltage.

How above-threshold transistors go into saturation and why the saturation voltage is equal to the gate overdrive. Can you write the above-threshold current equations?

How does above-threshold current depend on W/L,  $C_{ox}$ , and mobility  $\mu$ ?

How do transconductance and drain resistance combine to generate voltage gain? And what is the intrinsic voltage gain of a transistor?

What effect does velocity saturation have on transistor operation, specifically, how does it change the relation between saturation current and gate voltage? What is DIBL (drain induced barrier lowering) and II (impact ionization)?

What is the dominant source of mismatch?

How does transistor mismatch scale with transistor size?

What are typical values of transistor threshold voltage mismatch?