Part 3.5: The Page Table

pages: small, many Page Table Organization

Linear Page Table: array

- > 05 indexes the array by VPN, returns PTE
- > PTE contains: PFN_pmys frame number
 control Pits

=> stored in memory

Common Control Bits

- · Valid / Invalid: if translation is correct

 -> = 1 when mem has been allocated
- Protection:

Present Bit:

=1 if the page is in RAM


• Dirty Bit:

= 1 if the page has been written to

• Reference Bit:

=1 if the page has been acsessed/used

Example Page Table Entry (PTE)



Page Table Issue (1) – Speed

- A single memory access (e.g., lw) now requires:
- 1. Extract the VPN from the address
- 2. form address of PTE path[ven)
- 3 Fetch PTE
- 4. Verify the valid and protection bits
- 5. Form the physical address
- 6 Fetch memory at physical address *require accessing RAM

Our problem:

- 1. CPU is fast caehe!
 2. Memory is slow

add a cache for address translation


Translation Lookaside Buffer

TLB

Memory access steps with a TLB:

- 1. Extract the VPN
- 2. check if the TLB holds the PTE
 - a) TLB hit: extract PTE from TLB
 - b) TLB Miss:
 - i. form PTE address
 - ii. fetch PTE
 - iii. check valid and protection bits
 - iv. update TLB
- 3. Fetch memory at physical address

Visual



Example

```
Offset
int sum = 0;
                                                      80
                                            00
                                                          12
                                                               16
                                                 04
for (int i = 0; i < 10; i++) {
                                    VPN = 00
         sum += a[i];
                                    VPN = 01
}
                       ≈ 70%.
                                    VPN = 02
                         hit ratio VPN = 03
  a [0] -> miss
                                    VPN = 04
   a [1] Z, hits
a [2] S
                                    VPN = 05
                                                   a[0] |
                                                            a[2]
                                    VPN = 06
                                                       a[1]
                                    VPN = 07
                                              a[3]
                                                   a[4] |
                                                       a[5]
                                                            a[6]
                                                   a[8] | a[9]
                                    VPN = 08
                                              a[7]
   a[3] ->miss
                                    VPN = 09
                                    VPN = 10
   a[4,5,6] -> mits
                                    VPN = 11
   a [8] -> miss
                                    VPN = 12
                                    VPN = 13
   a [s, a] -shits
                                    VPN = 14
                                    VPN = 15
```

TLBs (typically):

- >32-128 entries
- > fully associate
- contains
 - > entire PFE
 - > merre control Bits

Reminder: Page-tables are per-process

VPN	PFN	valid	prot
10	100	1	rwx
		0	—
10	170	1	rwx
		0	<u> </u>

What happens to the TLB on a context switch 1) empty Ifiush the TLB on a context switch 2) add an address space identifier (ASID)

ASID: Address space identifier

VPN	PFN	valid	prot	ASID
10	100	1	rwx	1
	<u> </u>	0		<u> </u>
10	170	1	rwx	2
		0		

Solving Speed: Summary

Add a TLB

Learning Group Time

Lots of time for learning groups today!