

---

## Part 3.5: The Page Table

segments: large, only a few  
pages: small, many  
1 page ~ 4KB

# Page Table Organization

---

$VPN \mapsto PTE$

↳ page table entry

Linear Page Table: array

➤ OS indexes the array by VPN, returns PTE

➤ PTE contains: - PFN → phys frame number  
- Control Bits

⇒ stored in memory

# Common Control Bits

- Valid / Invalid: if translation is correct  
→ = 1 when mem has been allocated

- Protection:

→ R/W/X  
↳ execute

- Present Bit:

= 1 if the page is in RAM

- Dirty Bit:

= 1 if the page has been written to

- Reference Bit:

= 1 if the page has been accessed/used

32 bits

# Example Page Table Entry (PTE)




Figure 18.5: An x86 Page Table Entry (PTE)

# Page Table Issue (1) – Speed

---

A single memory access (e.g., `lw`) now requires:

1. Extract the VPN from the address
2. Form address of PTE  $P_0Tb[VPN]$
- ③ Fetch PTE
4. Verify the valid and protection bits
5. Form the physical address
- ⑥ Fetch memory at physical address  
\*require accessing RAM

# Solving Speed - 1

---

Our problem:

1. CPU is fast
  2. Memory is slow
- } cache!

add a cache for address translation

Translation Lookaside Buffer

TLB

# Solving Speed – 2

---

Memory access steps with a TLB:

1. Extract the VPN

2. check if the TLB holds the PTE

a) TLB - hit: extract PTE from TLB

b) TLB - Miss:

i. form PTE address


ii. fetch PTE

iii. check valid and protection bits

iv. update TLB

3. Fetch memory at physical address

# Visual





# Example

```
int sum = 0;
for (int i = 0; i < 10; i++) {
    sum += a[i];
}
```

$a[0] \rightarrow \text{miss}$

$a[1]$   
 $a[2]$  } hits

$a[3] \rightarrow \text{miss}$

$a[4, 5, 6] \rightarrow \text{hits}$

$a[8] \rightarrow \text{miss}$

$a[8, 9] \rightarrow \text{hits}$

$\approx 70\%$   
hit ratio

	Offset				
	00	04	08	12	16
VPN = 00					
VPN = 01					
VPN = 02					
VPN = 03					
VPN = 04					
VPN = 05					
VPN = 06		a[0]	a[1]	a[2]	
VPN = 07	a[3]	a[4]	a[5]	a[6]	
VPN = 08	a[7]	a[8]	a[9]		
VPN = 09					
VPN = 10					
VPN = 11					
VPN = 12					
VPN = 13					
VPN = 14					
VPN = 15					

# Solving Speed - 3

---

TLBs (typically):

- 32-128 entries
- fully associate
- contains
  - entire PFE
  - more control Bits

# Solving Speed - 4

Reminder: Page-tables are *per-process*

VPN	PFN	valid	prot
10	100	1	rwX
—	—	0	—
10	170	1	rwX
—	—	0	—

What happens to the TLB on a context switch

1) empty / flush the TLB on a context switch

2) add an address space identifier (ASID)

# Solving Speed - 5

---

ASID: Address space identifier

VPN	PFN	valid	prot	ASID
10	100	1	rwX	1
—	—	0	—	—
10	170	1	rwX	2
—	—	0	—	—

# Solving Speed: Summary

---

Add a TLB

---

# Learning Group Time

*Lots of time for learning groups today!*