# Page Table Issue (2) – Size

\* Linear page
tables are ·32 · bit address space too big · 4 hB page size | oftset|= | og = (4HB)=12 | VPN |= 32-12=20 # entries in the page table = 220 5-bytes = lptel |page table |= 5 bytes \* 220 = 5MB per process ~100 processes active at once in a system => 500 MB for all page tables

### Solving Size: Solution #1

Simple Solution: .. why net inet the sz of a page?


- Internal fragmentation

### Solving Size: Solution #2 Motivation


#### **Consider:**

- > 16 14B address spale
- > I MB pages
- > the stackand heap small

#### Solving Size: Solution #2 Motivation



### Solving Size: Solution #2 Motivation



# Solving Size: Solution #2

Combine paging with segmentation ( segmented)

- 1. Break up a process into different sized segments
- 2. Break up segments into fixed sized pages

  - -e/a seg has its ownpage table

    -all entries in a page table are valid

    blc we by variable length page tables

seg touble stoves location of page table

#### Solution #2 Visual





Figure 8.12 Address Translation in a Segmentation/Paging System

# Solution #2 Analysis

+space efficien cy-page tables only store valid entries

- External fragmentation - due to variable length page tables

#### Solution #3: Motivation



PFN	valid	prot
10	1	r-x
_	0	
-	0	_
_	0	_
23	1	rw-
-	0	
-	0	
-	0	—
-	0	
-	0	
-	0 0 0 0 0	_
-	0	
-	0	_
-	0	_
28	1	rw-
4	1	rw- rw-

#### Solution #3

# Main Idea: Multi-level paging

- 1. Break up the page table into fixed sized chunks
- 2. If all entries in a chunk are invalid, dont allocate the chunk

=> store in page directory

### High-Level Example

#### Given:

- page = 64 bytes
- > |virtual address space| = 16 KB 210 16 = 210 24 = 214
- page table entry = 4 bytes

#### Calculate:


- 1. |virtual address| = ? 1002 (116 kB) = 14
- 2. |offset| = ? log1(648)=6
- 3. |VPN| = ? 14 6 = 8
- 4. # entries in page table =  $?2^8 = 256$
- 5. |page table| = ?= 256 · 48 \_1 KB

6. # chunks = 
$$\frac{|pg +ob|e|}{|pages|} = \frac{|pg +ob|e|}{|pages|} = \frac{|pg$$

### High-Level Example


#### **Before**

PTE 0		
PTE 1		
PTE 2		
PTE 3		
PTE 4		
PTE 5		
PTE 6		
•••		
PTE 252		
PTE 253		
PTE 254		
PTE 255		




#### Address Translation #1

- > | page directory | = 16 entries => logz (16) = 4 bits
- > | page table pieces | = 16 entries =>



Page Directory Index Page Table Index

#### Address Translation #2



Page Directory Index Page Table Index

- 1. Check page directory
- 2. if valid = 1, neep booking, check next level
- 3. form physical address

#### Address Translation Visual




Figure 8.4 Address Translation in a Two-Level Paging System

# Address Translation Steps (w/ TLB)

- 1. form VPN
- 2. Check TLB Atranslation realeaside buffel
  - Hit ≈ 997.
    - a) cneck protection bits
    - b) if good form phys addres
  - Miss
    - a) form address of page directory entry (PPB)


miss penalty

- b) fetcn PDE
- c) if valid -> formaddr of PTB
- d) fetch PTB
- e) check valid 3 protect bits
- if good > form pny = oddr & upacte TLB
- 3. fetch phys noddress

#### We're Not Done Yet!

So far, we've assumed only two levels:

#### Three-Levels Visual



# Solution (3) Analysis

textremely space efficient

-Increased penalty of TLB misses

x86! does this (realworld)

### Solution (4)


Inverted Page Table: (Hash table)

- > One page table, total
- > Index by frame number
- > Hasn (VPN) ->>> PFN (index of PTE)

VPNs are <u>not</u> globally unique! unique per proc.

- 1) Hash (UPN, pid) H) PFN (nd of PTE)
- 2) store proc id in page touble & "charin"

### Solution (4) Visual



### Solution (4) Analysis

- + page table size is fixed

  ->dependent on # of frames,

  dependent on 50 of physmem
- Pifficult to implement

  "sharing"

  Ponerpc uses

  Ponerpc uses
- Hash funct. most be implemented in hardware

### Solving Space: Summary

vse a complex data structure

# Learning Group Time

(Maybe)