

Data Sheet

#### **FEATURES:**

- Organized as 1M x16
- Single Voltage Read and Write Operations
  - 3.0-3.6V for SST39LF160
  - 2.7-3.6V for SST39VF160
- Superior Reliability
  - Endurance: 100,000 Cycles (typical)
  - Greater than 100 years Data Retention
- Low Power Consumption
  - Active Current: 15 mA (typical)
  - Standby Current: 4 μA (typical)
  - Auto Low Power Mode: 4 μA (typical)
- Sector-Erase Capability
  - Uniform 2 KWord sectors
- Fast Read Access Time
  - 55 ns for SST39LF160
  - 70 and 90 ns for SST39VF160
- Latched Address and Data

#### Fast Erase and Word-Program

- Sector-Erase Time: 18 ms (typical)
- Block-Erase Time: 18 ms (typical)
- Chip-Erase Time: 70 ms (typical)
- Word-Program Time: 14 µs (typical)
- Chip Rewrite Time: 15 seconds (typical) for
- SST39LF/VF160
- Automatic Write TimingInternal V<sub>PP</sub> Generation
- End-of-Write Detection
  - Toggle Bit
  - Data# Polling
- CMOS I/O Compatibility
- JEDEC Standard
  - Flash EEPROM Pinouts and command sets
- Packages Available
  - 48-lead TSOP (12mm x 20mm)
  - 48-ball TFBGA (6mm x 8mm)

#### PRODUCT DESCRIPTION

The SST39LF/VF160 devices are 1M x16 CMOS Multi-Purpose Flash (MPF) manufactured with SST's proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39LF160 write (Program or Erase) with a 3.0-3.6V power supply. The SST39VF160 write (Program or Erase) with a 2.7-3.6V power supply. These devices conform to JEDEC standard pinouts for x16 memories.

Featuring high performance Word-Program, the SST39LF/VF160 devices provide a typical Word-Program time of 14 µsec. These devices use Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent write, they have on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, these devices are offered with a guaranteed endurance of 10,000 cycles. Data retention is rated at greater than 100 years.

The SST39LF/VF160 devices are suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, they significantly improve performance and reliability, while lowering power consumption. They inherently use less energy during Erase and Program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash

technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. These devices also improve flexibility while lowering the cost for program, data, and configuration storage applications.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet high density, surface mount requirements, the SST39LF/VF160 are offered in 48-lead TSOP and 48-ball TFBGA packages. See Figure 1 for pinouts.

#### **Device Operation**

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.



**Data Sheet** 

The SST39LF/VF160 also have the **Auto Low Power** mode which puts the device in a near standby mode after data has been accessed with a valid Read operation. This reduces the  $I_{DD}$  active read current from typically 15 mA to typically 4  $\mu A$ . The Auto Low Power mode reduces the typical  $I_{DD}$  active read current to the range of 1 mA/MHz of read cycle time. The device exits the Auto Low Power mode with any address transition or control signal transition used to initiate another Read cycle, with no access time penalty. Note that the device does not enter Auto Low Power mode after power-up with CE# held steadily low until the first address transition or CE# is driven high.

#### Read

The Read operation of the SST39LF/VF160 is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 2).

#### **Word-Program Operation**

The SST39LF/VF160 are programmed on a word-by-word basis. Before programming, one must ensure that the sector, in which the word which is being programmed exists, is fully erased. The Program operation consists of three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load word address and word data. During the Word-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed within 20 µs. See Figures 3 and 4 for WE# and CE# controlled Program operation timing diagrams and Figure 15 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands issued during the internal Program operation are ignored.

#### **Sector/Block-Erase Operation**

The Sector- (or Block-) Erase operation allows the system to erase the device on a sector-by-sector (or block-by-block) basis. The SST39LF/VF160 offer both Sector-Erase and Block-Erase mode. The sector architecture is based

on uniform sector size of 2 KWord. The Block-Erase mode is based on uniform block size of 32 KWord. The Sector-Erase operation is initiated by executing a six-byte command sequence with Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The Block-Erase operation is initiated by executing a six-byte command sequence with Block-Erase command (50H) and block address (BA) in the last bus cycle. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (30H or 50H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase operation can be determined using either Data# Polling or Toggle Bit methods. See Figures 8 and 9 for timing waveforms. Any commands issued during the Sectoror Block-Erase operation are ignored.

#### **Chip-Erase Operation**

The SST39LF/VF160 provide a Chip-Erase operation, which allows the user to erase the entire memory array to the "1" state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a sixbyte command sequence with Chip-Erase command (10H) at address 5555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 4 for the command sequence, Figure 7 for timing diagram, and Figure 18 for the flowchart. Any commands issued during the Chip-Erase operation are ignored.

#### **Write Operation Status Detection**

The SST39LF/VF160 provide two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ $_7$ ) and Toggle Bit (DQ $_6$ ). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either  $DQ_7$  or  $DQ_6$ . In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.



**Data Sheet** 

#### Data# Polling (DQ7)

When the SST39LF/VF160 are in the internal Program operation, any attempt to read DQ<sub>7</sub> will produce the complement of the true data. Once the Program operation is completed, DQ<sub>7</sub> will produce true data. The device is then ready for the next operation. During internal Erase operation, any attempt to read DQ<sub>7</sub> will produce a '0'. Once the internal Erase operation is completed, DQ<sub>7</sub> will produce a '1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 5 for Data# Polling timing diagram and Figure 16 for a flowchart.

#### Toggle Bit (DQ<sub>6</sub>)

During the internal Program or Erase operation, any consecutive attempts to read  $DQ_6$  will produce alternating 1s and 0s, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the  $DQ_6$  bit will stop toggling. The device is then ready for the next operation. The Toggle Bit is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Toggle Bit is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 6 for Toggle Bit timing diagram and Figure 16 for a flowchart.

#### **Data Protection**

The SST39LF/VF160 provide both hardware and software features to protect nonvolatile data from inadvertent writes.

#### **Hardware Data Protection**

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a write cycle.

 $\underline{V_{DD}}$  Power Up/Down Detection: The Write operation is inhibited when  $V_{DD}$  is less than 1.5V.

<u>Write Inhibit Mode:</u> Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

#### Software Data Protection (SDP)

The SST39LF/VF160 provide the JEDEC approved Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte sequence. These devices are shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to read mode within  $T_{\rm RC}$ . The contents of  $DQ_{15}$ - $DQ_{8}$  can be  $V_{\rm IL}$  or  $V_{\rm IH}$ , but no other value, during any SDP command sequence.



**Data Sheet** 

#### **Common Flash Memory Interface (CFI)**

The SST39LF160 and SST39VF160 also contain the CFI information to describe the characteristics of the device. In order to enter the CFI Query mode, the system must write three-byte sequence, same as product ID entry command with 98H (CFI Query command) to address 5555H in the last byte sequence. Once the device enters the CFI Query mode, the system can read CFI data at the addresses given in Tables 5 through 7. The system must write the CFI Exit command to return to Read mode from the CFI Query mode.

#### **Product Identification**

The Product Identification mode identifies the devices as the SST39LF/VF160 and manufacturer as SST. This mode may be accessed by software operations. Users may use the Software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Table 4 for software operation, Figure 10 for the Software ID Entry and Read timing diagram, and Figure 17 for the Software ID Entry command sequence flowchart.

**TABLE 1: PRODUCT IDENTIFICATION** 


	Address	Data
Manufacturer's ID	0000H	00BFH
Device ID		
SST39LF/VF160	0001H	2782H

T1.2 399

#### Product Identification Mode Exit/ CFI Mode Exit

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read operation. This command may also be used to reset the device to the Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g., not read correctly. Please note that the Software ID Exit/ CFI Exit command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 12 for timing waveform and Figure 17 for a flowchart.








FIGURE 1: PIN ASSIGNMENTS FOR 48-LEAD TSOP AND 48-BALL TFBGA



**Data Sheet** 

TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions	Functions				
A <sub>19</sub> -A <sub>0</sub>	Address Inputs		To provide memory addresses. During Sector-Erase $A_{19}$ - $A_{11}$ address lines will select the sector. During Block-Erase, $A_{19}$ - $A_{15}$ address line will select the block.				
DQ <sub>15</sub> -DQ <sub>0</sub>	Data Input/output	To output data during Read cycles and receive input data during Write cycles.  Data is internally latched during a Write cycle.  The outputs are in tri-state when OE# or CE# is high.					
CE#	Chip Enable	To activate the device when CE# is	To activate the device when CE# is low				
OE#	Output Enable	To gate the data output buffers	To gate the data output buffers				
WE#	Write Enable	To control the Write operations					
$V_{DD}$	Power Supply	To provide power supply voltage: 3.0-3.6V for SST39LF160 2.7-3.6V for SST39VF160					
V <sub>SS</sub>	Ground						
NC	No Connection	Unconnected pins					

T2.3 399

TABLE 3: OPERATION MODES SELECTION

Mode	CE#	OE#	WE#	DQ	Address
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	A <sub>IN</sub>
Program	V <sub>IL</sub>	V <sub>IH</sub>	$V_{IL}$	D <sub>IN</sub>	A <sub>IN</sub>
Erase	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X <sup>1</sup>	Sector or Block address, XXH for Chip-Erase
Standby	V <sub>IH</sub>	Х	Х	High Z	X
Write Inhibit	X	VIL	Х	High Z/ D <sub>OUT</sub>	X
	X	Х	$V_{IH}$	High Z/ D <sub>OUT</sub>	X
Product Identification					
Software Mode	V <sub>IL</sub>	$V_{IL}$	$V_{IH}$		See Table 4

1. X can be  $V_{\text{IL}}$  or  $V_{\text{IH}},$  but no other value

T3.4 399



**Data Sheet** 

TABLE 4: SOFTWARE COMMAND SEQUENCE

Command Sequence	1st Bus Write Cycle		2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle	
	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>								
Word-Program	5555H	AAH	2AAAH	55H	5555H	A0H	WA <sup>3</sup>	Data				
Sector-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA <sub>X</sub> <sup>4</sup>	30H
Block-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	BA <sub>X</sub> <sup>4</sup>	50H
Chip-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry <sup>5,6</sup>	5555H	AAH	2AAAH	55H	5555H	90H						
CFI Query Entry <sup>5</sup>	5555H	AAH	2AAAH	55H	5555H	98H						
Software ID Exit <sup>7</sup> / CFI Exit	XXH	F0H										
Software ID Exit <sup>7</sup> / CFI Exit	5555H	AAH	2AAAH	55H	5555H	F0H						

T4.4 399

- 1. Address format A<sub>14</sub>-A<sub>0</sub> (Hex), Addresses A<sub>15</sub>-A<sub>19</sub> can be V<sub>IL</sub> or V<sub>IH</sub>, but no other value, for Command sequence for SST39LF/VF160
- 2.  $DQ_{15}$   $DQ_{8}$  can be  $V_{IL}$  or  $V_{IH},$  but no other value, for Command sequence
- 3. WA = Program word address
- 4.  $SA_X$  for Sector-Erase; uses  $A_{19}$ - $A_{11}$  address lines  $BA_X$ , for Block-Erase; uses  $A_{19}$ - $A_{15}$  address lines
- 5. The device does not remain in Software Product ID Mode if powered down.
- 6. With  $A_{19}$ - $A_1$  =0; SST Manufacturer's ID= 00BFH, is read with  $A_0$  = 0, SST39LF160/SST39VF160 Device ID = 2782H, is read with  $A_0$  = 1
- 7. Both Software ID Exit operations are equivalent

TABLE 5: CFI QUERY IDENTIFICATION STRING<sup>1</sup> FOR SST39LF/VF160

Address	Data	Data
10H	0051H	Query Unique ASCII string "QRY"
11H	0052H	
12H	0059H	
13H	0001H	Primary OEM command set
14H	0007H	
15H	0000H	Address for Primary Extended Table
16H	0000H	
17H	0000H	Alternate OEM command set (00H = none exists)
18H	0000H	
19H	0000H	Address for Alternate OEM extended Table (00H = none exits)
1AH	0000H	

1. Refer to CFI publication 100 for more details.

T5.0 399



**Data Sheet** 

TABLE 6: System Interface Information for SST39LF/VF160

Address	Data	Data			
1BH	0027H <sup>1</sup>	/ <sub>DD</sub> Min. (Program/Erase)			
	0030H <sup>1</sup>	DQ <sub>7</sub> -DQ <sub>4</sub> : Volts, DQ <sub>3</sub> -DQ <sub>0</sub> : 100 millivolts			
1CH	0036H	V <sub>DD</sub> Max. (Program/Erase) DQ <sub>7</sub> -DQ <sub>4</sub> : Volts, DQ <sub>3</sub> -DQ <sub>0</sub> : 100 millivolts			
1DH	0000H	$V_{PP}$ min. (00H = no $V_{PP}$ pin)			
1EH	0000H	$V_{PP}$ max. (00H = no $V_{PP}$ pin)			
1FH	0004H	Typical time out for Word-Program $2^N$ µs ( $2^4$ = 16 µs)			
20H	0000H	Typical time out for min. size buffer program 2 <sup>N</sup> µs (00H = not supported)			
21H	0004H	Typical time out for individual Sector/Block-Erase 2 <sup>N</sup> ms (2 <sup>4</sup> = 16 ms)			
22H	0006H	Typical time out for Chip-Erase 2 <sup>N</sup> ms (2 <sup>6</sup> = 64 ms)			
23H	0001H	Maximum time out for Word-Program $2^N$ times typical ( $2^1 \times 2^4 = 32 \mu s$ )			
24H	0000H	Maximum time out for buffer program 2 <sup>N</sup> times typical			
25H	0001H	Maximum time out for individual Sector/Block-Erase 2 <sup>N</sup> times typical (2 <sup>1</sup> x 2 <sup>4</sup> = 32 ms)			
26H	0001H	Maximum time out for Chip-Erase 2 <sup>N</sup> times typical (2 <sup>1</sup> x 2 <sup>6</sup> = 128 ms)			

T6.2 399

#### TABLE 7: DEVICE GEOMETRY INFORMATION FOR SST39LF/VF160

Address	Data	Data			
27H	0015H	Device size = 2 <sup>N</sup> Bytes (15H = 21; 2 <sup>21</sup> = 2 MBytes)			
28H	0001H	Flash Device Interface description; 0001H = x16-only asynchronous interface			
29H	0000H				
2AH	0000H	Maximum number of bytes in multi-byte write = 2 <sup>N</sup> (00H = not supported)			
2BH	0000H				
2CH	0002H	Number of Erase Sector/Block sizes supported by device			
2DH	00FFH	Sector Information (y + 1 = Number of sectors; z x 256B = sector size)			
2EH	0001H	y = 155 + 1 = 512 sectors (01FFH = 511)			
2FH	0010H				
30H	0000H	z = 16 x 256 Bytes = 4 KBytes/sector (0010H = 16)			
31H	003FH	Block Information (y + 1 = Number of blocks; z x 256B = block size)			
32H	0000H	y = 31 + 1 = 32 blocks (001FH = 31)			
33H	0000H				
34H	0001H	z = 256 x 256 Bytes = 64 KBytes/block (0100H = 256)			
		T7.2.200			

T7.3 399

<sup>1. 0030</sup>H for SST39LF160 and 0027H for SST39VF160



#### **Data Sheet**

**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to V <sub>DD</sub> + 0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	1.0V to V <sub>DD</sub> + 1.0V
Voltage on A <sub>9</sub> Pin to Ground Potential	0.5V to 13.2V
Package Power Dissipation Capability (Ta = 25°C)	
Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Short Circuit Current <sup>1</sup>	
1. Outputs aborted for no more than one accord. No more than one output aborted at a time	

<sup>1.</sup> Outputs shorted for no more than one second. No more than one output shorted at a time.

#### **OPERATING RANGE: SST39LF160**

Range	Ambient Temp	$V_{DD}$	
Commercial	0°C to +70°C	3.0-3.6V	

#### **OPERATING RANGE: SST39VF160**

Range	Ambient Temp	$V_{DD}$		
Commercial	0°C to +70°C	2.7-3.6V		
Industrial	-40°C to +85°C	2.7-3.6V		

#### **AC CONDITIONS OF TEST**

Input Rise/Fall Time 5 ns	
Output Load         CL = 30 pF for SST39LF160           Output Load         CL = 100 pF for SST39VF160	
See Figures 13 and 14	



**Data Sheet** 

TABLE 8: DC OPERATING CHARACTERISTICS V<sub>DD</sub> = 3.0-3.6V for SST39LF160 and 2.7-3.6V for SST39VF160

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
I <sub>DD</sub>	Power Supply Current				Address input=V <sub>IL</sub> /V <sub>IH</sub> , at f=1/T <sub>RC</sub> Min., V <sub>DD</sub> =V <sub>DD</sub> Max.
	Read		20	mA	CE#=OE#=V <sub>IL</sub> ,WE#=V <sub>IH</sub> , all I/Os open
	Program and Erase		25	mA	CE#=WE#=V <sub>IL</sub> , OE#=V <sub>IH</sub>
I <sub>SB</sub>	Standby V <sub>DD</sub> Current		20	μΑ	CE#=V <sub>IHC</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max.
I <sub>ALP</sub>	Auto Low Power Current		20	μA	CE#= $V_{IHC}$ , $V_{DD}$ = $V_{DD}$ Max., all inputs = $V_{IHC}$ or $V_{ILC}$ , WE#= $V_{IHC}$
ILI	Input Leakage Current		1	μΑ	V <sub>IN</sub> =GND to V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max.
$I_{LO}$	Output Leakage Current		10	μΑ	V <sub>OUT</sub> =GND to V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max.
V <sub>IL</sub>	Input Low Voltage		0.8	V	V <sub>DD</sub> =V <sub>DD</sub> Min.
$V_{ILC}$	Input Low Voltage (CMOS)		0.3	V	V <sub>DD</sub> =V <sub>DD</sub> Max.
$V_{IH}$	Input High Voltage	0.7 V <sub>DD</sub>		V	V <sub>DD</sub> =V <sub>DD</sub> Max.
$V_{\text{IHC}}$	Input High Voltage (CMOS)	V <sub>DD</sub> -0.3		V	V <sub>DD</sub> =V <sub>DD</sub> Max.
V <sub>OL</sub>	Output Low Voltage		0.2	V	I <sub>OL</sub> =100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min.
$V_{OH}$	Output High Voltage	V <sub>DD</sub> -0.2		V	$I_{OH}$ = -100 $\mu$ A, $V_{DD}$ = $V_{DD}$ Min.

T8.3 399

#### TABLE 9: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> <sup>1</sup>	Power-up to Read Operation	100	μs
T <sub>PU-WRITE</sub> <sup>1</sup>	Power-up to Program/Erase Operation	100	μs

T9.0 399

#### TABLE 10: CAPACITANCE (Ta = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> <sup>1</sup>	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C <sub>IN</sub> <sup>1</sup>	Input Capacitance	$V_{IN} = 0V$	6 pF

T10.0 399

#### **TABLE 11: RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub> <sup>1</sup>	Endurance	10,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>1</sup>	Data Retention	100	Years	JEDEC Standard A103
I <sub>LTH</sub> 1	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78

T11.1 399

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



**Data Sheet** 

#### **AC CHARACTERISTICS**

TABLE 12: Read Cycle Timing Parameters  $V_{DD} = 3.0-3.6V$  for SST39LF160 and 2.7-3.6V for SST39VF160

			SST39LF160-55		SST39VF160-70		SST39VF160-90	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
T <sub>RC</sub>	Read Cycle Time	55		70		90		ns
$T_CE$	Chip Enable Access Time		55		70		90	ns
T <sub>AA</sub>	Address Access Time		55		70		90	ns
$T_OE$	Output Enable Access Time		30		35		45	ns
T <sub>CLZ</sub> <sup>1</sup>	CE# Low to Active Output	0		0		0		ns
$T_{OLZ}^{1}$	OE# Low to Active Output	0		0		0		ns
T <sub>CHZ</sub> <sup>1</sup>	CE# High to High-Z Output		15		20		30	ns
T <sub>OHZ</sub> <sup>1</sup>	OE# High to High-Z Output		15		20		30	ns
T <sub>OH</sub> <sup>1</sup>	Output Hold from Address Change	0		0		0		ns

T12.2 399

TABLE 13: PROGRAM/ERASE CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
T <sub>BP</sub>	Word-Program Time		20	μs
T <sub>AS</sub>	Address Setup Time	0		ns
$T_{AH}$	Address Hold Time	30		ns
T <sub>CS</sub>	WE# and CE# Setup Time	0		ns
$T_{CH}$	WE# and CE# Hold Time	0		ns
T <sub>OES</sub>	OE# High Setup Time	0		ns
T <sub>OEH</sub>	OE# High Hold Time	10		ns
$T_CP$	CE# Pulse Width	40		ns
$T_WP$	WE# Pulse Width	40		ns
T <sub>WPH</sub> <sup>1</sup>	WE# Pulse Width High	30		ns
T <sub>CPH</sub> <sup>1</sup>	CE# Pulse Width High	30		ns
$T_{DS}$	Data Setup Time	30		ns
T <sub>DH</sub> <sup>1</sup>	Data Hold Time	0		ns
$T_{IDA}^{1}$	Software ID Access and Exit Time		150	ns
T <sub>SE</sub>	Sector-Erase		25	ms
$T_BE$	Block-Erase		25	ms
T <sub>SCE</sub>	Chip-Erase		100	ms

T13.0 399

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.






FIGURE 2: READ CYCLE TIMING DIAGRAM






FIGURE 3: WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM





Note: X can be  $V_{IL}$  or  $V_{IH}$ , but no other value

FIGURE 4: CE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM



399 ILL F06.2

FIGURE 5: DATA# POLLING TIMING DIAGRAM








FIGURE 6: TOGGLE BIT TIMING DIAGRAM



Note: This device also supports CE# controlled Chip-Erase operation. The WE# and CE# signals are interchageable as long as minimum timings are met. (See Table 13) X can be V<sub>IL</sub> or V<sub>IH</sub>, but no other value

FIGURE 7: WE# CONTROLLED CHIP-ERASE TIMING DIAGRAM





 $BA_X = Block Address$ X can be  $V_{IL}$  or  $V_{IH}$ , but no other value

FIGURE 8: WE# CONTROLLED BLOCK-ERASE TIMING DIAGRAM




FIGURE 9: WE# CONTROLLED SECTOR-ERASE TIMING DIAGRAM

 $SA_X$  = Sector Address X can be  $V_{IL}$  or  $V_{IH}$ , but no other value






FIGURE 10: SOFTWARE ID ENTRY AND READ

Note: X can be  $V_{IL}$  or  $V_{IH}$ , but no other value





FIGURE 11: CFI QUERY AND READ






Note: X can be  $V_{IL}$  or  $V_{IH}$ , but no other value

FIGURE 12: SOFTWARE ID EXIT/CFI EXIT

**Data Sheet** 



AC test inputs are driven at  $V_{IHT}$  (0.9  $V_{DD}$ ) for a logic "1" and  $V_{ILT}$  (0.1  $V_{DD}$ ) for a logic "0". Measurement reference points for inputs and outputs are  $V_{IT}$  (0.5  $V_{DD}$ ) and  $V_{OT}$  (0.5  $V_{DD}$ ). Input rise and fall times (10%  $\leftrightarrow$  90%) are <5 ns.

Note: V<sub>IT</sub> - V<sub>INPUT</sub> Test V<sub>OT</sub> - V<sub>OUTPUT</sub> Test V<sub>IHT</sub> - V<sub>INPUT</sub> HIGH Test V<sub>ILT</sub> - V<sub>INPUT</sub> LOW Test

FIGURE 13: AC INPUT/OUTPUT REFERENCE WAVEFORMS




FIGURE 14: A TEST LOAD EXAMPLE






FIGURE 15: WORD-PROGRAM ALGORITHM






FIGURE 16: WAIT OPTIONS






FIGURE 17: SOFTWARE PRODUCT ID/CFI COMMAND FLOWCHARTS







FIGURE 18: ERASE COMMAND SEQUENCE



#### PRODUCT ORDERING INFORMATION



#### Valid combinations for SST39LF160

SST39LF160-55-4C-EK SST39LF160-55-4C-B3K


#### Valid combinations for SST39VF160

SST39VF160-70-4C-EK SST39VF160-70-4C-B3K SST39VF160-90-4C-EK SST39VF160-90-4C-B3K SST39VF160-70-4I-EK SST39VF160-70-4I-B3K SST39VF160-90-4I-B3K

**Note:** Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.




#### **PACKAGING DIAGRAMS**



48-LEAD THIN SMALL OUTLINE PACKAGE (TSOP) 12MM X 20MM SST PACKAGE CODE: EK



**Data Sheet** 



48-BALL THIN-PROFILE, FINE-PITCH BALL GRID ARRAY (TFBGA) 6MM X 8MM SST PACKAGE CODE: B3K



Data Sheet

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.ssti.com

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.