# QEMU 支持扩展指令集的情况 及添加扩展方法

#### 目录

- RISC-V 及 QEMU 简介
- QEMU 目前支持的 RISC-V 扩展指令集
- 为 QEMU 添加新的指令集支持

### RISC-V及QEMU简介



- 一个开源的基于RISC(精简指令集计算机)的指令集架构
- 模块化,低功耗,架构简单
- 基本指令集: 32位(RV32I,RV32E), 64位(RV64I), 128位(RV128I)
- •可选择的扩展指令集M, A, F, D, C等
- •一个完整的64位计算机一般需要RV64GC(RV64IMAFDC的简称)

#### RISC-V及QEMU简介

Applications Distributions OpenEmbedded BusyBox Gentoo Compilers clang/LLVM GCC System Libraries glibc newlib Proxy Kernel OS Kernels Linux Implementations Spike **QEMU** Rocket **ANGEL** 


QEMU 的翻译方式为基于 Tiny Code Generator 的动态二进制翻译,即在程序运行的过程中将指令通过 TCG前端翻译成中间指令(TCG ops),再通过 TCG 后端将中间指令翻译成宿主机上可以直接运行的指令。

# QEMU 支持的 RISC-V 扩展指令集

- 支持: :MAFDCBKVHSJ, Zifencei, Zihintpause, Zicsr, Zc\*, Zfinx, Zdinx, Zhinx, Zhinxmin, Zicntr, Zicbom, Zicboz, Zicbop, Zawrs, Zfa, Zfh, Ztso, Zmmul, …
- 暂不支持: Q X L X T X P X Zihintntl X Zcmop X ···

# QEMU 支持的 RISC-V 扩展指令集

#### K extension



```
* RVA22U64 defines some 'named features' or 'synthetic extensions'
* that are cache related: Za64rs, Zic64b, Ziccif, Ziccrse, Ziccamoa
* and Zicclsm. We do not implement caching in QEMU so we'll consider
 * all these named features as always enabled.
* There's no riscv, isa update for them (nor for zic64b, despite it
* having a cfg offset) at this moment.
static RISCVCPUProfile RVA22U64 = {
    .parent = NULL,
   .name = "rva22u64",
   .misa ext = RVI | RVM | RVA | RVF | RVD | RVC | RVU,
   .priv spec = RISCV PROFILE ATTR UNUSED,
   .satp mode = RISCV PROFILE ATTR UNUSED,
    .ext offsets = {
       CPU CFG OFFSET(ext zicsr), CPU CFG OFFSET(ext zihintpause),
       CPU_CFG_OFFSET(ext_zba), CPU_CFG_OFFSET(ext_zbb),
       CPU CFG OFFSET(ext zbs), CPU CFG OFFSET(ext zfhmin),
       CPU CFG OFFSET(ext zkt), CPU CFG OFFSET(ext zicntr),
       CPU CFG OFFSET(ext zihpm), CPU CFG OFFSET(ext zicbom),
       CPU CFG OFFSET(ext zicbop), CPU CFG OFFSET(ext zicboz),
       /* mandatory named features for this profile */
       CPU CFG OFFSET(zic64b),
       RISCV PROFILE EXT LIST END
```


#### 调查方法

• 搜索源码看没有实现

```
# *** RV64 and RV32 Zcb Extension ***
                   100 111 ... 11 000 01 @cu
 c zext b
                   100 111 ... 11 001 01 @cu
 c sext b
 c zext h
                   100 111 ... 11 010 01 @cu
 c sext h
                   100 111 ... 11 011 01 @cu
                   100 111 ... 11 100 01 @cu
 c zext w
                   100 111 ... 11 101 01 @cu
 c not
static bool trans_c_zext_b(DisasContext *ctx, arg_c_zext_b *a)
   REQUIRE ZCB(ctx);
   return gen unary(ctx, a, EXT NONE, tcg gen ext8u tl);
```

#### • 仓库搜索有没有对应commit

#### Commit



# 为 QEMU 添加新的指令集支持

这里,我仿照 Zbs 指令集的 bclr 指令,为 QEMU 添加一个


『只有一条 "bclt"指令的"Zbt"指令集』,"bclt"指令的功能是在 bclr 指令功能的基础上,再给结果加一。

```
bclr rd, rs1, rs2:
```

```
let index = X(rs2) & (XLEN - 1);
X(rd) = X(rs1) & ~(1 << index)</pre>
```

bclr rd, 0xFFFFFFFF, 4 => 0xFFFFFEF bclt rd, 0xFFFFFFFF, 4 => 0xFFFFFEF + 1 = 0xFFFFFF0

#### **Encoding**



#### 添加函数入口

• RISCVCPUConfig 结构体

• <u>isa\_edata\_arr</u> 结构体

• riscv\_cpu\_extensions 结构体

```
struct RISCVCPUConfig {
    bool ext zba;
    bool ext zbb;
    bool ext zbc;
    bool ext zbkb;
    bool ext zbkc;
    bool ext zbkx;
    bool ext zbs;
    bool ext zbt;
    bool ext zca;
    bool ext zcb;
 ISA EXT DATA ENTRY(zbkc, PRIV VERSION 1 12 0, ext zbkc),
 ISA EXT DATA ENTRY(zbkx, PRIV VERSION 1 12 0, ext zbkx),
 ISA_EXT_DATA_ENTRY(zbs, PRIV_VERSION_1_12_0, ext_zbs),
 ISA EXT DATA ENTRY(zbt, PRIV VERSION 1 12 0, ext zbt),
 ISA EXT DATA ENTRY(zk, PRIV VERSION 1 12 0, ext zk),
MULTI EXT CFG BOOL("zbkc", ext zbkc, false),
MULTI_EXT_CFG_BOOL("zbkx", ext_zbkx, false),
MULTI EXT CFG BOOL("zbs", ext zbs, true),
MULTI_EXT_CFG_BOOL("zbt", ext_zbt, true),
MULTI EXT CFG BOOL("zk", ext zk, false),
MULTI EXT CFG BOOL("zkn", ext zkn, false),
MULTI_EXT_CFG_BOOL("zknd", ext_zknd, false),
MULTI EXT CFG BOOL("zkne", ext zkne, false),
```

# 扩展依赖判断

• 如果新加入的扩展对其它扩展有依赖,或拥有子扩展,在 riscv\_cpu\_validate\_set\_extensions函数中判断

#### 若包含子扩展

```
if (cpu->cfg.ext_zce) {
    cpu_cfg_ext_auto_update(cpu, CPU_CFG_OFFSET(ext_zca), true);
    cpu_cfg_ext_auto_update(cpu, CPU_CFG_OFFSET(ext_zcb), true);
    cpu_cfg_ext_auto_update(cpu, CPU_CFG_OFFSET(ext_zcmp), true);
    cpu_cfg_ext_auto_update(cpu, CPU_CFG_OFFSET(ext_zcmt), true);
    if (riscv_has_ext(env, RVF) && mcc->misa_mxl_max == MXL_RV32) {
        cpu_cfg_ext_auto_update(cpu, CPU_CFG_OFFSET(ext_zcf), true);
    }
}
```

#### 若依赖于其它扩展


• 在riscv\_cpu\_validate\_b 函数中添加和其有关的判断

```
+
    if (!cpu->cfg.ext_zbt) {
        if (!cpu_cfg_ext_is_user_set(CPU_CFG_OFFSET(ext_zbt))) {
            cpu->cfg.ext_zbt = true;
        } else {
            warn_report(warn_msg, "zbt");
        }
        }
}
```

#### 添加新扩展中指令的编码

• 在 insn32.decode 中添加新扩展中指令的编码。

#### **Encoding**



### 添加新指令的解析函数

• 在 trans\_rvb.c.inc 中添加 trans\_ 开头的解析函数

```
static bool trans_bclr(DisasContext *ctx, arg_bclr *a)
     REQUIRE ZBS(ctx);
     return gen shift(ctx, a, EXT NONE, gen bclr, NULL);
+ static void gen bclt(TCGv ret, TCGv arg1, TCGv shamt)
     TCGv t = tcg temp new();
     gen sbop mask(t, shamt);
     tcg_gen_andc_tl(ret, arg1, t);
     tcg gen addi tl(ret, ret, 1);
+ static bool trans_bclt(DisasContext *ctx, arg_bclt *a)
     REQUIRE ZBT(ctx);
     return gen shift(ctx, a, EXT NONE, gen bclt, NULL);
 static bool trans bclri(DisasContext *ctx, arg bclri *a)
```

这里 trans\_bclt 和 gen\_bclt 调用 QEMU TCG 的函数,先进行和 bclr 指令一样的与操作,再加一。

#### 添加反汇编支持

• 把新添加指令的入口分别加到 <u>rv\_op</u> 结构体和 <u>rvi\_opcode\_data</u> 结构体的末尾。

```
rv_op_vwsll_vi = 874,
    rv_op_amocas_w = 875,
    rv_op_amocas_d = 876,
    rv_op_amocas_q = 877,
    rv_op_bclt = 878,
} rv_op;

{ "vwsll.vi", rv_codec_v_i, rv_fmt_vd_vs2_uimm_vm, NULL, 0, 0, 0 },
    { "amocas.w", rv_codec_r_a, rv_fmt_aqrl_rd_rs2_rs1, NULL, 0, 0, 0 },
    { "amocas.d", rv_codec_r_a, rv_fmt_aqrl_rd_rs2_rs1, NULL, 0, 0, 0 },
    { "bclt", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 },
};
```

• 在 <u>decode\_inst\_opcode</u> 函数中按照指令编码规则在合适的位置添加反汇编入口。

```
switch (((inst >> 22) & 0b1111111000) |
((inst >> 12) & 0b0000000111)) {
```

```
case 261: op = rv_op_sra; break;
case 262: op = rv_op_orn; break;
case 263: op = rv_op_andn; break;
case 289: op = rv_op_bclr; break;
case 291: op = rv_op_bclt; break;
case 293: op = rv_op_bext; break;
case 320: op = rv_op_sha512sum0r; break;
case 328: op = rv_op_sha512sig0l: break;
```

# 新指令功能验证

fff00b93

496bbc33

80000004:

80000008:

```
link.ld
  hello.s:
                                                 SECTIONS
  .global start
                                                   . = 0x800000000;
  start:
                                                  .text : { *(.text) }
     li s6, 4
                                                  .data : { *(.data) }
     li s7, 0xfffffffffffffffff
     # bclt s8, s7, s6
      .insn 0x496bbc33
编译、链接、制作 QEMU 镜像命令:
riscv64-unknown-elf-gcc-nostartfiles-g-mabi=lp64-march=rv64g-c hello.s-o hello.o
riscv64-unknown-elf-ld -T link.ld --no-warn-rwx-segments -o hello.elf hello.o
riscv64-unknown-elf-objcopy hello.elf -I binary hello.img
riscv64-unknown-elf-objdump -d hello.elf > hello.asm
Disassembly of section .text:
0000000080000000 < start>:
               00400b13
    80000000:
                                  li s6,4
```

li s7,-1

.insn 4, 0x496bbc33

### 新指令功能验证

• 启动 QEMU

../qemu/build/qemu-system-riscv64 -cpu rv64,zbt=true -s -S -M virt -bios none -serial stdio -display none -kernel hello.img

• GDB 连接 QEMU 调试

```
s8 = s7 \& \sim (1 << s6) + 1
```

# 新指令功能验证

#### QEMU monitor 反汇编功能查看内存

```
      (qemu) x/10i 0x80000000
      x6,zero,4

      0x80000000: addi
      s6,zero,4

      0x80000004: addi
      s7,zero,-1

      0x80000008: bclt
      s8,s7,s6

      0x8000000c: csrrs
      t0,mhartid,zero
```

#### Thanks