
# **HW1 ELD**

## **PRIORITY ENCODER 4:2**


Daksh Thapar 2018137 (grp 2)

## Verilog code


```
module priority_encoder(output[1:0] E_output, input [3:0] E_input );
  or o1(E_output[1],E_input[3],E_input [2]);
  not n1(N,E_input[2]);
  and a1(A,N,E_input[1]);
  or o2(E_output[0],A,E_input[3]);
endmodule
```




#### Elaborated Design after RTL analysis




### Output waveform for all possible inputs




#### Constraint- file uploaded




## **Design after Synthesis**





#### **Device Layout before routing**




## **Device Layout after routing**







#### Bitstream generated



## **Project Summary**

