



Stability of Tunnel Diode based Negative Impedance Circuit

Qi Tang, Hao Xin

Dept. of Electrical and Computer Engineering,
University of Arizona, Tucson, AZ 85721, USA
Email: hxin@ece.arizona.edu





2014 APS/URSI meeting

July-11-2014, Memphis, TN, USA


- Introduction
- Circuit configurations
- Stability analysis methods
- NDF and stable region
- Performance evaluation
- Summary

Negative C and Negative L

Foster's reactance theorem:



- Non-Foster antennas**





Surpass Chu limit:

$$Q \approx \frac{1}{(ka)^3}, \text{ for } ka \ll 1$$




Bode-Fano limit:

Return loss \Leftrightarrow bandwidth

- dispersionless metamaterial**



Types of NIC



Transistor based ^[1]

- Mainstream
- Linvill, 1953
- Parasitic resistance


Op-amp based

- Relatively robust
- Low operation frequency
- Large parasitic negative resistance ^[2]

Neg. resist. based



- Origin:
 - A. C. Bartlett, 1927
 - Van der Pol, 1930
 - Verman, 1931
- Simple
- Not well studied

Tunnel diode and negative resistance



1. Compensating loss \rightarrow Telephony line repeaters, active MTM
2. Nonlinearity \rightarrow Oscillators, mixer, multiplier
3. **Broadband matching \rightarrow Negative impedance converter**

Negative-resistance based NIC







$$Z_{in} = \frac{-R^2}{Z_{int}}$$



$$Z_{in} = \frac{-R^2}{j\omega L} = \frac{1}{j\omega(-L/R^2)}$$

Sensitivity analysis of Z_{in}

- Inductor: +/- 10% deviation
- Resistor and capacitor: +/- 5% deviation



Benefits and difficulties



Benefits:


- Broadband matching
- Efficiency improvement

Difficulties:


- Stability
- Parasitic effect

Verman's circuit

1. Without C_p :




2. With C_p :



Parametric study w/o C_p

Verman's circuit without parasitic capacitance [4]



Parameter	Value	Parameter	Value
R_{m1}	R_m	$-R_{neg}$	-300
R_{m2}	R_m	C_L	3.4pF
C_{int}	L_L / R_m^2	L_L	84nH
L_{int}	C_L / R_m^2		

Time domain (Transient simulation)

- Inefficient for parametric study
- not being able to predict degrees of stability
- inaccurate if time interval is not long enough


Frequency domain:

- Return difference, Normalized Determinant Factor (**NDF**) method
- loop gain
- impedance/admittance method (single-negative-resistor case)


NDF procedure:

1. Separate out negative resistors
2. Perform a mesh or nodal analysis of the network and get **matrix H**
3. Calculate the determinant of the matrix as **Z**
4. Deactivate the negative resistors in mesh analysis is by setting $R_N=0$ (or inf. in nodal analysis) and calculate the determinant as **Z_0** .
5. **$NDF=Z/Z_0$**
6. **NDF has no RHP zeros.**

$$Z = \frac{N}{D} = \frac{a_0 + a_1s + a_2s^2 + \dots}{b_0 + b_1s + b_2s^2 + \dots}$$






$$N - DR = 0$$




$$(1 - sC_pR)N - DR = 0$$

Root locus by sweeping R_m







Parametric study w/ C_p

Verman's circuit with parasitic capacitance





Parameter	Value	Parameter	Value
R_{m1}	R_m	$-R_{neg}$	-300
R_{m2}	R_m	C_L	3.4pF
C_{int}	L_L/R_m^2	L_L	84nH
L_{int}	C_L/R_m^2	C_p	0.65pF

Root locus by sweeping R_m



Performance evaluation


- Find stable region using NDF and sweep Rm in stable region




- Given the bandwidth in design spec (30 -300MHz)
- Quantify matching performance:
 - Return loss $\rightarrow \text{Min}\{\text{mean}(S_{11})\}$
 - Efficiency $\rightarrow \text{Max}\{\text{mean}(S_{21})\}$
 - Inband fluctuation of $S_{21} \rightarrow \text{Min}\{\text{var}(S_{21})\}$

Verman circuit example

w/o C_p





w/ C_p




- Dashed straight lines are without NIC matching case for $\text{mean}(S_{21})=0.51$ and $\text{var}(S_{21})=0.095$

Stearns' circuit




Stearns circuit example

w/o C_p




w/ C_p



- Propose an analysis flow for negative resistor based NIC. Stability region can be analyzed using NDF methods and performance can be optimized within stable region.
- For $S_{11} > 1$ problem
 - Use a quadrature coupler/ isolator to avoid power reflected back to the device before matching (e.g. PA).
 - Imaging, sensing applications, or active metamaterial applications may still be available.
- Negative resistance based NIC circuits still remains in theory. Practical implementations require resolving several main problems, including stability, parasitics, biasing networks, loading effect and sensitivity of circuit elements.
- Potential methods to resolve the problem is to use unilateral gain devices instead of bilateral negative resistors.

Thank you for your attention!

Questions?



copyright from <http://bethterry.com/>