

2024-05-04

**Author:** Jiaying Wu

**Project:** 13

**Course:** Digital Electronics Design with VHDL

## **Abstract**

The project task is to design a 1-wire interface which shows the humidity and temperature on an LCD-display embedded in Altera DE2 FPGA Board. Data is read and updated every minute from the DHT11 sensor. The frequency is suggested as 400 Hz for LCD display and 400k Hz for the sensors.


## Table of contents

Abstract .....	2
1. Introduction .....	4
2. Project Description.....	5
2.1 Tools & Software.....	5
2.2 design .....	6
3. Theory .....	7
3.1 LCD .....	7
3.2 Clock divider .....	8
3.3 DHT11 sensor .....	8
4. Implementation .....	10
4.1 LCD .....	10
4.2 Clock Divider 400 Hz & 400KHz.....	11
4.3 DHT11 sensor .....	12
4.4 Binary to BCD converter .....	13
4.5 Complete Design .....	13
5. Tests & Result.....	14
6. Conclusion.....	15
7. Appendix .....	16
References.....	24

## 1. Introduction

This project offers the possibility to acquire the temperature and humidity data from a DHT11 sensor and display them on the LCD screen which is embedded on the DE2-115 board.

The project gives a valuable knowledge and better understanding about the single-wire communication between FPGA board and external DHT11 sensor. A principle drawing for the system can be seen in **Figure 1.1**.




**Figure 1.1** The overview drawing of the system.

## 2. Project Description

### 2.1 Tools & Software

The project task is to design a 1-wire interface to humidity- and temperature sensor with LCD-display in Quartus by using VHDL. This software enables users to individually design and produce components while also verifying the RTL figure. After the compilation of the connected design, one can open ModelSim simulator to examine the result. At the same time, it is also possible to implement the design onto hardware via a DE2\_SOC card. The layout of DE2-115 is shown in **Figure 2.1** below:




**Figure 2.1** The layout of DE2-115 board.


This board has three important features as to this project:

- 50MHz oscillator clock inputs.
- 16x2 LCD display module
- 40-pin Expansion Port

In this task, FPGA is configured in JTAG Mode. To ensure this, one should set the RUN/PROG switch SW19 to the RUN position as **Figure 2.2** and **Figure 2.3** demonstrated.



**Figure 2.2** The JTAG configuration scheme.



**Figure 2.3** SW19 is set in JTAG mode.

## 2.2 design

The overall design is composed of 4 modules, as described below:

1. **lcd\_only**: activate and control the display screen HD44780.
2. **clk\_div\_2**: take 50M Hz as input and output clock frequencies of 400 Hz and 400K Hz.
3. **dht11**: read out 16-bit temperature and humidity data every minute and transmit through SDA line while sensor is connected to the board.
4. **bi2bcd**: convert the binary numbers to BCD form before it is sent to the LCD data bus.

## 3. Theory

### 3.1 LCD

The lcd controller itself needs sequential execution of initialization every time when get reset or power. In this project it is implemented through state machine. It basically goes through:


- Function set
- Display on/off control
- Entry mode set
- Write data to CGRAM/DDRAM
- Return home

This product has two 8-bit registers, that is instruction register and data register. The operation towards these two registers could be decided by different situations of the values of RS and RW, which is basically demonstrated by **Figure 3.1**:

RS	R/W	Operation
0	0	IR write as an internal operation (display clear, etc.)
0	1	Read busy flag (DB7) and address counter (DB0 to DB6)
1	0	DR write as an internal operation (DR to DDRAM or CGRAM)
1	1	DR read as an internal operation (DDRAM or CGRAM to DR)

**Figure 3.1** the register selections

In this project, the 8-bit data needs to be sent, therefore the eight bus lines (DB0 to DB7) are used. If the data is about to be read, for example, RS should be set to 0 while RW to 1. The figure **Figure 3.2** shows an example of the 4-bit transfer procedure.




**Figure 3.2** 4-Bit Transfer Example

### 3.2 Clock divider


This is actually a frequency divider, using a counting signal to generate delay, when the value reaches the certain amount, another signal would toggle. In this way, a lower output frequency could be generated. Technically, this divider could be varied by modifying the counting value.

### 3.3 DHT11 sensor

As **Figure 3.3** shows, DHT11 sensor has one port that can be used for data transmission. This is served as a bidirectional port since the single bus is used for both communication and synchronization between MCU and DHT11 sensor. Therefore, the master device must strictly follow the sequence and only when the master calls the slave, the slave device can answer. To avoid contention, the tri-state buffer is achieved by the circuit design in **Figure 3.4**, a pull-up resistor is used.



**Figure 3.3** DHT11 sensor.



**Figure 3.4** Master-slave communication interface

The buffer has three possible outputs: high, low, and high impedance ('Z'). When the slave device wants to transmit data, it activates the tri-state buffer to drive the data bus, otherwise the buffer will be set to the high impedance state, then the sensor and MCU is disconnected.


The sensor sends higher data bit first. A complete data transmission is 40 bits which consist of 8-bit humidity integer data + 8-bit humidity fractional data + 8-bit temperature integer data + 8-bit temperature fractional data + 8-bit parity bit.

The entire data transmission process can be described as the following state transition:

1. Initial: the data line is floating for 1 second, the signal which is used for counting received sensor data bit is set to be 40.
2. Master\_call: MCU sends a start signal and pulls the data line down for 18 ms.
3. Master\_wait: MCU pulls up data line and wait for 20-40 us for sensor's response. State exit happens when the falling edge is detected.
4. Slave\_response: The sensor detected the start signal and pulls down data line 80 us as response. State exit happens when the rising edge is detected.

5. Slave\_prepare: The sensor pulls up data line for another 80 us as preparation for sending data.  
When the falling edge is detected, switch to next state.
6. Data\_begin: When DHT11 is sending data to MCU, every bit begins with 50 us '0'. Once the rising edge is detected, and the 40-bit data is not completely transferred, go to next state. Otherwise go to the last state.
7. Date\_read: A temporary buffer will take in data bit by bit. If the data line has been pulled up more than 50 us, this bit will be considered as '1', otherwise '0'. At the same time, the data bit counter will be updated and go back to the former state.
8. Data\_end: After the last bit data is transmitted, the integer part of humidity and temperature will be read. Back to the initial state.

The procedure is also described in **Figure 3.5**:



## 4. Implementation

### 4.1 LCD


This component includes four input ports to the left and six output ports to the right. 8-bit humidity data and 8-bit temperature data will be displayed. The thought is based on the datasheet, as **Figure 4.1** shows.




**Figure 4.1** The LCD module on the board

There are nine mandatory setting states in all, including the “disable” one: idle, idle\_n ,function\_set, function\_set\_n, display\_control, display\_control\_n, entry\_mode\_set, entry\_mode\_set\_n,return\_home. Except from these, there’re states for showing specific character pattern according to character code in the HD44780 datasheet.

The symbol and RTL view could be seen in **Figure 4.2** and **Figure 4.3**.




**Figure 4.2** The symbol of LCD module.




**Figure 4.3** The LCD RTL view

## 4.2 Clock Divider 400 Hz & 400KHz

This component takes 50M Hz clock frequency on board as input and two output ports to the right. The counting value is set to be 62500 to generate 400 Hz output signal for lcd component and 63 to generate 400k Hz output signal for DHT11 sensor component. The symbol and RTL view could be seen in **Figure 4.4** and **Figure 4.5**.




**Figure 4.4** The symbol of the clock divider module.




**Figure 4.5** The clock divider RTL viewer

### 4.3 DHT11 sensor

This component includes two input ports, two output ports with 16 bits data together and one bidirectional port. The sensor data reading function are implemented in this component. The symbol and RTL view could be seen in **Figure 4.6** and **Figure 4.7**.




**Figure 4.6** The symbol of the sensor module.




**Figure 4.7** DHT11 RTL view.

## 4.4 Binary to BCD converter

This component receives 8-bit binary data as input and outputs 8-bit data in the form of binary-coded decimal. The symbol and RTL view could be seen in **Figure 4.8** and **Figure 4.9**.




**Figure 4.8** The symbol of the Binary to BCD module.




**Figure 4.9** The symbol of the Binary to BCD module.

## 4.5 Complete Design



**Figure 4.10** Complete block diagram of the project.



**Figure 4.11** Complete RTL view of the project.

## 5. Tests & Result




Figure 5.1 Signal Tap of the DHT11 sensor.




Figure 5.2 Simulation of Binary to BCD converter.




Figure 5.3 Result on board 1.



Figure 5.4 Result on board 2.

## **6. Conclusion**

The main task is to implement the 1-wire communication between DE2-115 board and DHT11 sensor according to the strict time sequence. Eventually the decimal part of humidity and temperature is displayed on the LCD screen and is possible to be updated.

## 7. Appendix

### 1. lcd\_only.vhd

```
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3 USE IEEE.STD_LOGIC_ARITH.ALL;
4 USE IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6 ENTITY lcd_only IS
7 PORT(
8     clk      : in std_logic; -- after clock divider, it's 400 HZ now
9     reset_n : in std_logic; -- set'0' will restart, back to idle state
10    humidity : in std_logic_vector(7 downto 0);
11    temperature : in std_logic_vector(7 downto 0);
12
13    rs       : out std_logic; --set'1' will send data
14                  --'0' will send instruction
15    rw       : out std_logic; --set'1' will read
16                  --'0' will write
17    lcd_enable : out std_logic; --set'1' will read data from the bus
18
19    lcd_on   : out std_logic;
20    lcd_blon : out std_logic;--back light
21    lcd_data : out std_logic_vector(7 downto 0)
22
23
24 );
25 END lcd_only;
26
27 ARCHITECTURE controller OF lcd_only IS
28
29 -- state declaration
30 type lcd_control is (idle, idle_n ,function_set, function_set_n, display_clear, display_clear_n, display_control, display_control_n,
31 entry_mode_set, entry_mode_set_n,
32
33 write_T, write_T_n, write_colon, write_colon_n, data_T_tens, data_T_tens_n, data_T_ones, data_T_ones_n,
34
35 write_degree, write_degree_n, write_C, write_C_n, next_line, next_line_n,
36
37 write_H, write_H_n, write_colon2, write_colon2_n, data_H_tens, data_H_tens_n, data_H_ones, data_H_ones_n,
38
39 write_percentage, write_percentage_n,
40
41 return_home);
42
43 signal state : lcd_control;
```

```

47   BEGIN
48     lcd_on  <= '1';
49     lcd_blon <= '0'; -- back light always off
50
51   PROCESS(clk)
52   BEGIN
53
54     if(reset_n='0') then
55       lcd_enable <= '1';
56       rs        <= '0';
57       rw        <= '0';
58
59       state <= idle;
60
61     elsif(clk'EVENT and clk = '1') then
62
63       case state is
64
65         when idle    =>
66           rs      <= '0';          -- send instructions
67           rw      <= '0';          -- write
68           lcd_enable <= '1';
69           state   <= idle_n;
70
71         when idle_n  =>
72           rs      <= '0';
73           rw      <= '0';
74           lcd_enable <= '0';
75           state   <= function_set;
76
77         when function_set  =>
78           rs      <= '0';          -- send instructions
79           rw      <= '0';          -- write
80           lcd_data <= "00111000"; -- 2-line, 5*8 - 0x38
81           lcd_enable <= '1';
82           state   <= function_set_n;
83
84         when function_set_n =>
85           rs      <= '0';
86           rw      <= '0';
87           lcd_data <= "00111000";
88           lcd_enable <= '0';
89           state   <= display_control;
90
91
92         when display_control  =>
93           rs      <= '0';
94           rw      <= '0';
95           lcd_data <= "00001100"; -- display on, cursor off, blinking off
96           lcd_enable <= '1';
97           state   <= display_control_n;
98
99         when display_control_n =>
100          rs      <= '0';
101          rw      <= '0';
102          lcd_data <= "00001100";
103          lcd_enable <= '0';
104          state   <= entry_mode_set;
105
106        when entry_mode_set  =>
107          rs      <= '0';
108          rw      <= '0';
109          lcd_data <= "00000110"; -- shift cursor to the right, display is not shifted
110          lcd_enable <= '1';
111          state   <= entry_mode_set_n;
112
113        when entry_mode_set_n =>
114          rs      <= '0';
115          rw      <= '0';
116          lcd_data <= "00000110";
117          lcd_enable <= '0';
118          state   <= write_T;
119
120        when write_T    =>
121          rs      <= '1';
122          rw      <= '0';
123          lcd_data <= "01010100"; -- 0x54 -- 'T'
124          lcd_enable <= '1';
125          state   <= write_T_n;
126
127        when write_T_n  =>
128          rs      <= '0';
129          rw      <= '0';
130          lcd_data <= "01010100";
131          lcd_enable <= '0';
132          state   <= write_colon;

```

```

132      when write_colon      => rs      <= '1';
133      when write_colon_n    => rw      <= '0';
134      when write_colon_n    => lcd_data <= "00111010"; -- 0x3A -- ':';
135      when write_colon_n    => lcd_enable <= '1';
136      when write_colon_n    => state   <= write_colon_n;
137
138      when write_colon_n    => rs      <= '0';
139      when write_colon_n    => rw      <= '0';
140      when write_colon_n    => lcd_data <= "00111010";
141      when write_colon_n    => lcd_enable <= '0';
142      when write_colon_n    => state   <= data_T_tens;
143
144
145      when data_T_tens     => rs      <= '1';
146      when data_T_tens     => rw      <= '0';
147      when data_T_tens     => lcd_data <= "0011" & temperature(7 downto 4);
148      when data_T_tens     => lcd_enable <= '1';
149      when data_T_tens     => state   <= data_T_tens_n;
150
151      when data_T_tens_n   => rs      <= '0';
152      when data_T_tens_n   => rw      <= '0';
153      when data_T_tens_n   => lcd_data <= "0011" & temperature(7 downto 4);
154      when data_T_tens_n   => lcd_enable <= '0';
155      when data_T_tens_n   => state   <= data_T_ones;
156
157
158      when data_T_ones     => rs      <= '1';
159      when data_T_ones     => rw      <= '0';
160      when data_T_ones     => lcd_data <= "0011" & temperature(3 downto 0);
161      when data_T_ones     => lcd_enable <= '1';
162      when data_T_ones     => state   <= data_T_ones_n;
163
164      when data_T_ones_n   => rs      <= '0';
165      when data_T_ones_n   => rw      <= '0';
166      when data_T_ones_n   => lcd_data <= "0011" & temperature(3 downto 0);
167      when data_T_ones_n   => lcd_enable <= '0';
168      when data_T_ones_n   => state   <= write_degree;
169
170
171
172      when write_degree    => rs      <= '1';
173      when write_degree    => rw      <= '0';
174      when write_degree    => lcd_data <= "11011111"; -- degree
175      when write_degree    => lcd_enable <= '1';
176      when write_degree    => state   <= write_degree_n;
177
178      when write_degree_n  => rs      <= '0';
179      when write_degree_n  => rw      <= '0';
180      when write_degree_n  => lcd_data <= "11011111";
181      when write_degree_n  => lcd_enable <= '0';
182      when write_degree_n  => state   <= write_C;
183
184
185      when write_C          => rs      <= '1';
186      when write_C          => rw      <= '0';
187      when write_C          => lcd_data <= "01000011"; -- C
188      when write_C          => lcd_enable <= '1';
189      when write_C          => state   <= write_C_n;
190
191      when write_C_n        => rs      <= '0';
192      when write_C_n        => rw      <= '0';
193      when write_C_n        => lcd_data <= "01000011";
194      when write_C_n        => lcd_enable <= '0';
195      when write_C_n        => state   <= next_line;
196
197
198      when next_line        => rs      <= '0';
199      when next_line        => rw      <= '0';
200      when next_line        => lcd_data <= "11000000";
201      when next_line        => lcd_enable <= '1';
202      when next_line        => state   <= next_line_n;
203
204      when next_line_n      => rs      <= '0';
205      when next_line_n      => rw      <= '0';
206      when next_line_n      => lcd_data <= "00000000";
207      when next_line_n      => lcd_enable <= '0';
208      when next_line_n      => state   <= write_H;
209
210

```

```

210
211      when write_H      =>
212          rs      <= '1';
213          rw      <= '0';
214          lcd_data <= "01001000"; -- 0x48 -- 'H'
215          lcd_enable <= '1';
216          state    <= write_H_n;
217
218      when write_H_n     =>
219          rs      <= '0';
220          rw      <= '0';
221          lcd_data <= "01001000";
222          lcd_enable <= '0';
223          state    <= write_colon2;
224
225      when write_colon2   =>
226          rs      <= '1';
227          rw      <= '0';
228          lcd_data <= "00111010"; -- 0x3A -- ':'
229          lcd_enable <= '1';
230          state    <= write_colon2_n;
231
232      when write_colon2_n =>
233          rs      <= '0';
234          rw      <= '0';
235          lcd_data <= "00111010";
236          lcd_enable <= '0';
237          state    <= data_H_tens;
238
239      when data_H_tens    =>
240          rs      <= '1';
241          rw      <= '0';
242          lcd_data <= "0011" & humidity(7 downto 4);
243          lcd_enable <= '1';
244          state    <= data_H_tens_n;
245
246      when data_H_tens_n  =>
247          rs      <= '0';
248          rw      <= '0';
249          lcd_data <= "0011" & humidity(7 downto 4);
              lcd_enable <= '0';
              state    <= data_H_ones;
250
251      when data_H_ones    =>
252          rs      <= '1';
253          rw      <= '0';
254          lcd_data <= "0011" & humidity(3 downto 0);
255          lcd_enable <= '1';
256          state    <= data_H_ones_n;
257
258      when data_H_ones_n   =>
259          rs      <= '0';
260          rw      <= '0';
261          lcd_data <= "0011" & humidity(3 downto 0);
262          lcd_enable <= '0';
263          state    <= write_percentage;
264
265      when write_percentage =>
266          rs      <= '1';
267          rw      <= '0';
268          lcd_data <= "001000101"; -- %
269          lcd_enable <= '1';
270          state    <= write_percentage_n;
271
272      when write_percentage_n =>
273          rs      <= '0';
274          rw      <= '0';
275          lcd_data <= "001000101";
276          lcd_enable <= '0';
277          state    <= return_home;
278
279      when return_home     =>
280          rs      <= '0';
281          rw      <= '0';
282          lcd_data <= "000000010";
283          lcd_enable <= '0';
284          state    <= idle;
285
286      when others => NULL; --state <= idle;
287  end case;
288
289  end if;
290
291 END controller;

```

## 2. clk\_div\_2.vhd

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.numeric_std.ALL;
4
5  entity clk_div_2 is
6  port (
7      clk : in std_logic;          -- 50M HZ
8      clock_out: out std_logic;   -- 400 HZ for LCD
9      clock_out_dht11: out std_logic -- 400K HZ for DHT11 sensor
10 );
11 end clk_div_2;
12
13 architecture bhv of clk_div_2 is
14
15 signal count: integer:= 0;
16 signal tmp : std_logic := '0';
17
18 signal count_400k: integer:= 0;
19 signal tmp_400k : std_logic := '0';
20
21 begin
22 process(clk)
23 begin
24
25 if(clk'event and clk='1') then
26
27 if (count = 62500) then    --50M/2/400
28     count <= 0;
29     tmp <= NOT tmp;
30 else
31     count <=count + 1;
32 end if;
33 end if;
34 end process;
35
36 process(clk)
37 begin
38
39 if(clk'event and clk='1') then
40 if (count_400k = 63) then  --50M/2/400000
41     count_400k <= 0;
42     tmp_400k <= NOT tmp_400k;
43 else
44     count_400k <= count_400k + 1;
45 end if;
46 end if;
47 end process;
48
49 clock_out <= tmp;
50 clock_out_dht11 <= tmp_400k;
51
52 end bhv;
```

### 3. dht11.vhd

```
1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 USE IEEE.numeric_std.ALL;
4 USE IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6
7 entity dht11 is
8 generic(
9   data_bit_40 : integer := 40);
10 port(
11   clk      : in std_logic; -- after clock divider, it's 400kHz now
12   reset_n  : in std_logic; -- set '0' will restart
13   data_line : inout std_logic; -- SDA line, will be toggled to 1 or 0
14   humidity : out std_logic_vector(7 downto 0);
15   temperature: out std_logic_vector(7 downto 0));
16
17 end dht11;
18
19 architecture bhv of dht11 is
20
21 type dht_control is ( initial, master_call, master_wait, slave_response, slave_prepare,
22                         data_begin, data_read, data_end);
23 signal state : dht_control := initial;
24
25 --signal cnt : integer range 0 to 399999 := 0;
26 signal cnt : integer range 0 to 400000 := 0;
27
28 signal data_bit : integer range 40 downto 0;
29 signal data_get : std_logic_vector(39 downto 0) := (others => '0'); -- Initializing all bits to '0'
30 signal tmp_get : std_logic_vector(39 downto 0) := (others => '0');
31
32 signal humidity_tmp : std_logic_vector(7 downto 0) := (others => '0');
33 signal temperature_tmp : std_logic_vector(7 downto 0) := (others => '0');
34
35 signal pre_signal : std_logic; -- store the voltage of the dataline before
36 signal en_signal : std_logic := '0'; -- for the inout buffer data_line, set it input or output
37 signal in_signal : std_logic; -- I cannot assign value to data_line("multiple constant drivers"),
38 -- instead, I need this take enable signal from data_line
39
40 constant clk_period : time := 2.5 us; -- input clk 400kHz
41 constant delay_18_ms : integer := 7200; -- 18*10e-3 / 2.5*10e-6
42 constant delay_20_ms : integer := 8000;
43 constant delay_40_us : integer := 16; -- 40*10e-6 / 2.5*10e-6
44 constant delay_50_us : integer := 20;
45 constant delay_80_us : integer := 32;
46 constant delay_1_s : integer := 400000;
```

```

49 begin
50 process(clk)
51 begin
52 if(reset_n = '0') then
53     cnt <= 0;
54     data_get <= (others => '0');
55     en_signal <= '0';
56     state <= initial;
57
58 elsif(clk'EVENT and clk = '1') then
59
60     case state is
61
62         when initial => if (cnt >= delay_1_s) then
63             cnt <= 0;
64             data_bit <= data_bit_40; -- 40 bit
65             state <= master_call;
66         else
67             cnt <= cnt + 1;
68         end if;
69
70         ----- MCU sets data line from 1 to 0 at least 18ms, make sure DHT11 can detect it.
71
72         when master_call => if (cnt >= delay_20_ms) then
73             cnt <= 0;
74             en_signal <= '0'; ----- data_line <= 'Z'
75             state <= master_wait;
76         else
77             cnt <= cnt + 1;
78             data_line <= '0';
79             en_signal <= '1'; ----- data_line <= '0'
80         end if;
81
82         ----- MCU pulls up data line and wait 20~40us for DHT's response. When DHT responds, the data line gets pulled down.
83         ----- if '1' to '0', then go to next state.
84
85         when master_wait => if pre_signal = '1' and in_signal = '0' then
86             state <= slave_response;
87         end if;
88
89         ----- DHT detects the signal, and pulls down data line 80us as response.
90         ----- if '0' to '1', the response signal is finished, go to next state.
91
92         when slave_response => if pre_signal = '0' and in_signal = '1' then
93             state <= slave_prepare;
94         end if;
95
96         ----- DHT pulls up data line 80us for DHT preparation for sending data.
97         ----- if '1' to '0', the preparation is finished, go to next state.
98
99
100        when slave_prepare => if pre_signal = '1' and in_signal = '0' then
101            state <= data_begin;
102        end if;
103
104        ----- Every bit begin with 50us low-voltage-level.
105        ----- go to next state when '0' to '1'
106        ----- 1.data is still sending
107        ----- 2.all 40 bits has been received
108
109        when data_begin => if pre_signal = '0' and in_signal = '1' and data_bit > 0 then
110            state <= data_read;
111            cnt <= 0;
112        elsif pre_signal = '0' and in_signal = '1' and data_bit = 0 then
113            state <= data_end;
114        end if;
115
116        ----- if '1' to '0', one bit is transmitted.
117        ----- 1. pulls up for 50us : '0' (26-28us)
118        ----- 2. pulls up for 70us : '1' (70us)
119
120        when data_read => --if(data_line = '0') then -- data line is low, start to transmit next bit data
121            if pre_signal = '1' and in_signal = '0' then
122                data_bit <= data_bit - 1; -- one bit is already transmitted
123
124            if (cnt >= delay_50_us) then -- read '1'
125                tmp_get <= tmp_get(data_bit_40 - 2 downto 0) & std_logic_vector(to_unsigned(1,1));
126            elsif (cnt < delay_50_us) then -- read '0'
127                tmp_get <= tmp_get(data_bit_40 - 2 downto 0) & std_logic_vector(to_unsigned(0,1));
128            end if;
129
130            state <= data_begin; -- read next bit
131        else
132            cnt <= cnt + 1; -- before data line turn to '0', count the delay to read data
133        end if;

```

```

135      ----- 2. pulls up for 70us : '1' (70us)
136
137      when data_end    => --data_line <= '1';   -- pull up data_line
138          en_signal <= '0'; ----- data_line <= 'Z'
139          data_bit <= data_bit_40; -- reset bit counter
140          humidity_tmp <= tmp_get(39 downto 32);
141          temperature_tmp <= tmp_get(23 downto 16);
142          cnt <= 0;
143          state <= initial;
144
145      end case;
146      pre_signal <= in_signal; -- cannot put before'when'
147  end if;
148 end process;
149
150 humidity <= humidity_tmp;
151 temperature <= temperature_tmp;
152
153 in_signal <= data_line; -- read the current voltage of the line
154 data_line <= '0' when en_signal ='1' else 'z'; --tristate iobuffer, prevent contention.
155
156 end bhv;

```

#### 4. bi2bcd.vhd

```

1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 USE IEEE.STD_LOGIC_UNSIGNED.ALL;
4 USE IEEE.NUMERIC_STD.ALL;
5
6 entity bi2bcd is
7
8  Port (
9    binary_in : in std_logic_vector (7 downto 0);
10   bcd_out   : out std_logic_vector (7 downto 0)
11 );
12
13 end bi2bcd;
14
15 architecture Behavioral of bi2bcd is
16
17 begin
18
19  process(binary_in)
20
21    variable temp_binary : integer range 0 to 255;
22    variable temp_bcd   : std_logic_vector (7 downto 0);
23
24    begin
25      temp_binary := to_integer(unsigned(binary_in)); -- turn binary number to interger
26                                -- to_integer takes unsigned as argument
27
28      temp_bcd(7 downto 4) := std_logic_vector(to_unsigned(temp_binary/10, 4)); -- tens
29      temp_bcd(3 downto 0) := std_logic_vector(to_unsigned(temp_binary mod 10, 4)); -- ones
30
31      bcd_out <= temp_bcd;
32
33    end process;
34
35 end Behavioral;

```

## References

1. <https://allaboutfpga.com/vhdl-code-for-clock-divider/>
2. <https://www.alldatasheet.com/datasheet-pdf/pdf/63673/HITACHI/HD44780.html>
3. <https://stackoverflow.com/questions/33264066/what-to-unsigned-does>
4. [Tri-State Buffers in VHDL](#)  
<https://startingelectronics.org><https://stackoverflow.com/questions/50427271/interface-dht22-to-fpga-elbert-v2>
5. [vhdl - Interface DHT22 to FPGA - elbert v2 - Stack Overflow](#)
6. [fpga - VHDL Code explanation needed \(std\\_logic\\_vector\) - Stack Overflow](#)
7. <https://community.intel.com/t5/Intel-Quartus-Prime-Software/Dicrepancy-between-compiled-projects-in-Quartus-II-Prime/m-p/1481614/highlight/true>
8. <https://www.mouser.com/datasheet/2/758/DHT11-Technical-Data-Sheet-Translated-Version-1143054.pdf>
9. <https://pdf1.alldatasheet.com/datasheet-pdf/view/63673/HITACHI/HD44780.html>