

$H3_REF_DDR3_16X2_V1_0$

Layout Note

| Stackup Contro | l Table | | | | | | | |
|--|--------------------------|-----------------|------------------|-----------------|--------------------------|--------------------|----------------------|---------------|
| | Stackup Structure | | | | Impedance Requirements | | | |
| Layer | Туре | Thickness (mil) | | Dk(with Sim Z0) | Impedance spec (Ohms) | Reference layer | Width/space (mil) | |
| | solder mask | 0.5 | SM | 4.25 | | | | |
| 1 | ТОР | 1.6 | 0.3oz+plating | | 50±10% 100±10% | 2 | 3.7/8.8 | 52.18 98.5 |
| | prepreg | 2.9 | | 4 | 100±10 /0 | | 3.170.0 | 30.3 |
| 2 | GND | 1.2 | 1.0oz | | | | | |
| | core | 27.0 | | 4.5 | | | | |
| 3 | VCC | 1.2 | 1.0oz | | | | | |
| | prepreg | 2.9 | | 4 | | | | |
| | | | | | 50±10% | 3 | 4 | 52.18 |
| 4 | воттом | 1.6 | 0.3oz+plating | | 100±10% | 3 | 3.7/8.8 | 98.5 |
| | solder mask | 0.5 | SM | 4.25 | | | | |
| | Board thickness: | 39.4 | | | | | | |
| -L. (DL.) | | | | | | | | |
| 走线宽度 | | | | | | | | |
| 差分: 外层走线线宽/线距为3.7/8.8mi1。 电源和地Fanout线宽≥10mi1。 | | | | | | | | |
| 间距 | | | | | | | | |
| 单端:外层线与线的间距 (Air Gap) ≥8mil,内层≥8mil。 | | | | | | | | |
| 差分线: 到其他网络走线间距≥15mil。 | | | | | | | | |
| 电源与地: 到其他网络走线的间距≥15mil。 | | | | | | | | |
| VREF: 到其他网络走线的间距≥15mil。 | | | | | | | | |
| | 线与线4mi | 1; 线与 | iSMD PIN 4mil; 线 | 与过孔4mil。 |) | | | |
| BGA区域里 | · 55-55 IIII | | | | | | | |
| BGA区域里 拓扑 | . 3, 3, 3, 1111 | | | | | | | |
| | | | | | | | | |
| 拓扑 DQ: 单点双 | | 点 | | | | | | |




对于两片颗粒:

E < 600mil,

F < 600mil,

E - F < +/- 50mil.




CK、CKB: 远端簇型

对于两片颗粒:

A < 600mil,

B < 600 mil

A - B < +/- 50mi1.



5 等长

DQ0-7: 相对于DQS0、DQSB0做等长,误差范围为≤50mi1。过孔数一致。

DQ8-15: 相对于DQS1、DQSB1做等长,误差范围为≤50mi1。过孔数一致。

DQ16-23: 相对于DQS2、DQSB2做等长,误差范围为≤50mi1。过孔数一致。

DQ24-31: 相对于DQS3、DQSB3做等长,误差范围为≤50mi1。过孔数一致。

DQSx, DQSBx:

相对于CK/CKB信号做等长,误差范围为≤800mi1。

Ax, BAx, CAS, RAS, WE, CSx, ODTx, CKEx:

相对于CK/CKB信号做等长,误差范围为≤600mi1。

DQSx与DQSBx等长,等长误差范围为≤10mi1。


CK与CKB等长,等长误差范围为≤10mil。

信号线做等长时要考虑过孔长度的影响


6 电源、地平面




平面比较完整,调整好过孔的位置、间距,减少对电源、地平面的破坏。平面断开处用走线连接



电源、地平面同时也是信号的参考层要求,不能有信号线的参考层被割断的现象





7 滤波电容:

对于单面布局:尽量靠近电源PIN放置,每个电容至少各一个电源过孔和地过孔。

对于双面布局:最好能放置在电源管脚下方的PCB背面,每个电容至少各一个电源过孔和地过孔。 不同容值的电容均匀分布。



1. Declaration

This document is the original work and copyrighted property of Allwinner Technology ("Allwinner"). Reproduction in whole or in part must obtain the written approval of Allwinner and give clear acknowledgement to the copyright owner.

The information furnished by Allwinner is believed to be accurate and reliable. Allwinner reserves the right to make changes in circuit design and/or specifications at any time without notice. Allwinner does not assume any responsibility and liability for its use. Nor for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Allwinner. This datasheet neither states nor implies warranty of any kind, including fitness for any particular application.