1. A system uses simple base and bounds mechanism to virtualize the address space. You need to fill the base and bound values using the information provided in the below table.

Virtual Address	Physical Address
0	1000
100	1100
1999	2999
2000	fault

Base 1000 Am. Bound 2000 Angle Desince Of 1999) Maps to Chesume PAZVA+ bound is the 11 but, (0+2000) M gives page faint

2 2. (a) Assume the page size remains the same. If the physical memory size (in bytes) is doubled, how does the number of bits in each entry of the page table change?

Solution: Plet page table entry size be Iptel (= | Pfn|+ | VPM). |2|= Size(x) in bit of physical memory size is doubled, then (Dextra bit is required, to make keep full physical memory addressable => (i.e., page from number has 1 more bit)

Hence, number of bits in each entry of the page table [INCREASES BY 1].

(b) If the physical memory size (in bytes) is doubled, how does the number of entries in the page table change?

Solution: Assuming that page table is <u>not</u> inverted, and that processes did <u>not</u> change their VA mapping during the doubling of physical memory size, there will be No CHANGE in the <u>number of entries</u> of the per-process page table.

This is because new mappings did not happen during the doubling.

(c) If the page size (in bytes) is doubled, how does the number of entries in the page table change?

Solution: If page size is doubled, and virtual address space of process did not change, then number of pages will be halved. So, the Also, note that, each entry in page table corresponds to 1 page (each). So, the number of entries in page table will, hence, be HALVED.

Jote-the tion: Byte-addressably (d) Suppose that you have a system with 8-bit virtual addresses, 8 pages of virtual memory, and 4 pages of physical memory is byte addressed. 4 pages of physical memory. How large is each page? Assume memory is byte addressed. Solution: Given, virtual vis of 28 B, there are 23 pages of virtual memory of memory is of 28 B, there are 23 pages of virtual memory, 22 pages of physical memory. size (page) = 28 = 25 = [32B] (i.e., 32 Bytes) Zit/Miss 3. Assume main memory has space to hold a maximum of 3 pages. B Table The page access pattern is as follows A B C D A B D C B A. M=Hit M=miss (a) How many page faults will you get with FIFO? Solution: There are mage faults with Fifo. Note: Queue: 1 A B ABC B BCD A CDA B DAB D C ABC B ABC Final (blank)

(blank)

(blank) underlined rement at (b) How many page faults will you get with LRU? Cleast Recently used) riskof eviction miss Solution: There are 8 page faults with LRY. (c) How many page faults will you get with OPT? There are 5 page faults with OPT. D Solution: e Evict the latest accessed OY): 1 ABC B ABC M ABC M ABD A B D ABD (M) ABC (H) (H) (ABC Sinal state element in (d) LRU is an approximation of OPT, which is provably optimal. Does that mean LRU will always perform better than FIFO? why or why not? explain your answer. L> because of counterexample Solution: No. L'RU being an approximation of a provably optimal algorithm does not mean that it will perform better than FIFO. A counterexample is present in Q3(a) and Q3(b) above LRU had evicted element A' since it was the least recently accessed, but this was moments before A was accessed again. We could orgue that on average, LRU performs better than FIFD, but by virtue of the counterexample, this is NOTALWAYS true. |4| (a) Assuming a two-level page table (32-bit virtual addresses, 4KB pages, 4-byte page table entry size), what is the minimum number of pages needed to store the two-level page table (including the page directory) when there are 1029 contiguous valid pages in the virtual address space? L)210+22+1=210+3 Solution: Size of per-process vistual memory = 2°B, size of pages = 2°B Number of pages per process = 2°2 = (20) pages, (PT € size=4B) 2 PTES => Size of page table = 222B this. Number of pages for page table = 222 Number of PTEs per page = 212 -68 PTEs Number of valid PTES = 1029 = [20+3] = would read [20+3] = [5] pages for inner page tools

Tience, mipingum no of pages is 12 #11 page for outer page table

(for 2 love 19+4) PAGES And to address the startes th (b) Assume the following: a 32-bit address space with 1-KB pages. Assume each page table entry (PTE) is 4 bytes. Assume 41-bit address space with 1-KB pages. (PTE) is 4 bytes. Assume there are 100 processes in the system. If each process uses only one virtual page, what is the virtual page, what is the worst-case total size of all of these page tables? Solution: size of virtual address space >232B, page size = 210B.

Number of pages per process = 232 = 222B pages

Number of PTE = 4B => Size of Page table per process = 23x (4 = 24B)

For 100 processes, Size of all page tables = 24x100B = 1600 MB (Torythylogis) (c) A system has 8 page frames and each process has a page table of four entries in which a "X" indicates the corresponding indicates the corresponding page is not in physical memory. Suppose a snapshot of the page tables at certain moment is shown below. You need to prepare the inverted page table using the information provided in the page table of the three processes. Given: per-process page tables.
God: per-system/memory inverted pagytable Process 2 Process 0 N Process 1 1 Χ 7 3 X X 2 X 2 0 3 svistual page number within process Solution: Required page table: processIdentifier NPN page Frame Number 2 0 **及** 🔿 The 'x'entoier 2 are not considered **B**3 in construction of 2 the inverted page tall 1 1 3 0 3 2 5 0 6 1 Note: In an inverted page table, number of page table entities is equal to number of physical frames. It is not a per-process construct, but a per-memory construct. (system-level, ecsentially) 5. Effective memory access time on a TLB miss with a 4-level page table compared with a 2-level page (faster/slower and by how much?) table is _ Istower . It takes double the time to navigate/walk Solution: the page table to retrieve the address mapping. So, cost of TLB miss is doubted. (Need to go 4 levels in souther than 2 levels)