

## Arduino RFID Driver

Generated by Doxygen 1.8.11

## Contents

<b>1</b>	<b>Hierarchical Index</b>	<b>2</b>
1.1	Class Hierarchy . . . . .	2
<b>2</b>	<b>Class Index</b>	<b>3</b>
2.1	Class List . . . . .	3
<b>3</b>	<b>File Index</b>	<b>5</b>
3.1	File List . . . . .	5
<b>4</b>	<b>Class Documentation</b>	<b>5</b>
4.1	RadioFrequencyIdentificationMFRC522::BIT_FRAMINGbits Union Reference . . . . .	5
4.1.1	Detailed Description . . . . .	5
4.1.2	Member Data Documentation . . . . .	6
4.2	RadioFrequencyIdentificationMFRC522::COLLbits Union Reference . . . . .	6
4.2.1	Detailed Description . . . . .	6
4.2.2	Member Data Documentation . . . . .	7
4.3	RadioFrequencyIdentificationMFRC522::COM_I_ENbits Union Reference . . . . .	7
4.3.1	Detailed Description . . . . .	8
4.3.2	Member Data Documentation . . . . .	8
4.4	RadioFrequencyIdentificationMFRC522::COM_IRQbits Union Reference . . . . .	9
4.4.1	Detailed Description . . . . .	9
4.4.2	Member Data Documentation . . . . .	9
4.5	RadioFrequencyIdentificationMFRC522::COMMANDbits Union Reference . . . . .	10
4.5.1	Detailed Description . . . . .	10
4.5.2	Member Data Documentation . . . . .	10
4.6	RadioFrequencyIdentificationMFRC522::CONTROLbits Union Reference . . . . .	11
4.6.1	Detailed Description . . . . .	11
4.6.2	Member Data Documentation . . . . .	11
4.7	RadioFrequencyIdentificationMFRC522::CW_GS_Pbits Union Reference . . . . .	12
4.7.1	Detailed Description . . . . .	12

4.7.2	Member Data Documentation . . . . .	12
4.8	RadioFrequencyIdentificationMFRC522::DEMODbits Union Reference . . . . .	13
4.8.1	Detailed Description . . . . .	13
4.8.2	Member Data Documentation . . . . .	13
4.9	RadioFrequencyIdentificationMFRC522::DIV_I_ENbits Union Reference . . . . .	14
4.9.1	Detailed Description . . . . .	14
4.9.2	Member Data Documentation . . . . .	14
4.10	RadioFrequencyIdentificationMFRC522::DIV_IRQbits Union Reference . . . . .	15
4.10.1	Detailed Description . . . . .	15
4.10.2	Member Data Documentation . . . . .	15
4.11	RadioFrequencyIdentificationMFRC522::ERRORbits Union Reference . . . . .	16
4.11.1	Detailed Description . . . . .	16
4.11.2	Member Data Documentation . . . . .	17
4.12	RadioFrequencyIdentificationMFRC522::FIFO_LEVELbits Union Reference . . . . .	17
4.12.1	Detailed Description . . . . .	18
4.12.2	Member Data Documentation . . . . .	18
4.13	RadioFrequencyIdentificationMFRC522::GS_Nbits Union Reference . . . . .	18
4.13.1	Detailed Description . . . . .	19
4.13.2	Member Data Documentation . . . . .	19
4.14	RadioFrequencyIdentificationMFRC522::MF_RXbits Union Reference . . . . .	19
4.14.1	Detailed Description . . . . .	19
4.14.2	Member Data Documentation . . . . .	20
4.15	RadioFrequencyIdentificationMFRC522::MF_TXbits Union Reference . . . . .	20
4.15.1	Detailed Description . . . . .	20
4.15.2	Member Data Documentation . . . . .	20
4.16	RadioFrequencyIdentificationMFRC522::MOD_GS_Pbits Union Reference . . . . .	21
4.16.1	Detailed Description . . . . .	21
4.16.2	Member Data Documentation . . . . .	21
4.17	RadioFrequencyIdentificationMFRC522::MODEbits Union Reference . . . . .	22
4.17.1	Detailed Description . . . . .	22

4.17.2 Member Data Documentation . . . . .	22
4.18 RadioFrequencyIdentification Class Reference . . . . .	23
4.18.1 Detailed Description . . . . .	23
4.19 RadioFrequencyIdentificationMFRC522 Class Reference . . . . .	24
4.19.1 Detailed Description . . . . .	26
4.19.2 Member Enumeration Documentation . . . . .	27
4.19.3 Constructor & Destructor Documentation . . . . .	30
4.19.4 Member Function Documentation . . . . .	30
4.19.5 Member Data Documentation . . . . .	34
4.20 RadioFrequencyIdentificationMFRC522::RF_CFGbits Union Reference . . . . .	34
4.20.1 Detailed Description . . . . .	34
4.20.2 Member Data Documentation . . . . .	34
4.21 RadioFrequencyIdentificationMFRC522::RX_MODEbits Union Reference . . . . .	35
4.21.1 Detailed Description . . . . .	35
4.21.2 Member Data Documentation . . . . .	35
4.22 RadioFrequencyIdentificationMFRC522::RX_SELbits Union Reference . . . . .	36
4.22.1 Detailed Description . . . . .	36
4.22.2 Member Data Documentation . . . . .	36
4.23 RadioFrequencyIdentificationMFRC522::RX_THRESHOLDbits Union Reference . . . . .	37
4.23.1 Detailed Description . . . . .	37
4.23.2 Member Data Documentation . . . . .	37
4.24 RadioFrequencyIdentificationMFRC522::SERIAL_SPEEDbits Union Reference . . . . .	38
4.24.1 Detailed Description . . . . .	38
4.24.2 Member Data Documentation . . . . .	38
4.25 RadioFrequencyIdentificationMFRC522::STATUS1bits Union Reference . . . . .	39
4.25.1 Detailed Description . . . . .	39
4.25.2 Member Data Documentation . . . . .	39
4.26 RadioFrequencyIdentificationMFRC522::STATUS2bits Union Reference . . . . .	40
4.26.1 Detailed Description . . . . .	40
4.26.2 Member Data Documentation . . . . .	41

4.27	<a href="#">RadioFrequencyIdentificationMFRC522::T_MODEbits Union Reference</a>	41
4.27.1	<a href="#">Detailed Description</a>	42
4.27.2	<a href="#">Member Data Documentation</a>	42
4.28	<a href="#">RadioFrequencyIdentificationMFRC522::TX_ASKbits Union Reference</a>	42
4.28.1	<a href="#">Detailed Description</a>	43
4.28.2	<a href="#">Member Data Documentation</a>	43
4.29	<a href="#">RadioFrequencyIdentificationMFRC522::TX_CONTROLbits Union Reference</a>	43
4.29.1	<a href="#">Detailed Description</a>	44
4.29.2	<a href="#">Member Data Documentation</a>	44
4.30	<a href="#">RadioFrequencyIdentificationMFRC522::TX_MODEbits Union Reference</a>	45
4.30.1	<a href="#">Detailed Description</a>	45
4.30.2	<a href="#">Member Data Documentation</a>	45
4.31	<a href="#">RadioFrequencyIdentificationMFRC522::TX_SELbits Union Reference</a>	46
4.31.1	<a href="#">Detailed Description</a>	46
4.31.2	<a href="#">Member Data Documentation</a>	46
4.32	<a href="#">RadioFrequencyIdentificationMFRC522::Uid Struct Reference</a>	47
4.32.1	<a href="#">Detailed Description</a>	47
4.32.2	<a href="#">Member Data Documentation</a>	47
4.33	<a href="#">RadioFrequencyIdentificationMFRC522::VERSIONbits Union Reference</a>	48
4.33.1	<a href="#">Detailed Description</a>	48
4.33.2	<a href="#">Member Data Documentation</a>	48
4.34	<a href="#">RadioFrequencyIdentificationMFRC522::WATER_LEVELbits Union Reference</a>	48
4.34.1	<a href="#">Detailed Description</a>	49
4.34.2	<a href="#">Member Data Documentation</a>	49
<b>5</b>	<b>File Documentation</b>	<b>49</b>
5.1	<a href="#">RadioFrequencyIdentification.cpp File Reference</a>	49
5.2	<a href="#">RadioFrequencyIdentification.cpp</a>	50
5.3	<a href="#">RadioFrequencyIdentification.h File Reference</a>	50
5.4	<a href="#">RadioFrequencyIdentification.h</a>	50
5.5	<a href="#">RadioFrequencyIdentificationMFRC522.cpp File Reference</a>	50
5.6	<a href="#">RadioFrequencyIdentificationMFRC522.cpp</a>	51
5.7	<a href="#">RadioFrequencyIdentificationMFRC522.h File Reference</a>	55
5.7.1	<a href="#">Macro Definition Documentation</a>	56
5.7.2	<a href="#">Variable Documentation</a>	57
5.8	<a href="#">RadioFrequencyIdentificationMFRC522.h</a>	57

[Index](#)

73

## 1 Hierarchical Index

### 1.1 Class Hierarchy

This inheritance list is sorted roughly, but not completely, alphabetically:

<b>RadioFrequencyIdentificationMFRC522::BIT_FRAMINGbits</b>	<b>5</b>
<b>RadioFrequencyIdentificationMFRC522::COLLbits</b>	<b>6</b>
<b>RadioFrequencyIdentificationMFRC522::COM_I_ENbits</b>	<b>7</b>
<b>RadioFrequencyIdentificationMFRC522::COM_IRQbits</b>	<b>9</b>
<b>RadioFrequencyIdentificationMFRC522::COMMANDbits</b>	<b>10</b>
<b>RadioFrequencyIdentificationMFRC522::CONTROLbits</b>	<b>11</b>
<b>RadioFrequencyIdentificationMFRC522::CW_GS_Pbits</b>	<b>12</b>
<b>RadioFrequencyIdentificationMFRC522::DEMObits</b>	<b>13</b>
<b>RadioFrequencyIdentificationMFRC522::DIV_I_ENbits</b>	<b>14</b>
<b>RadioFrequencyIdentificationMFRC522::DIV_IRQbits</b>	<b>15</b>
<b>RadioFrequencyIdentificationMFRC522::ERRORbits</b>	<b>16</b>
<b>RadioFrequencyIdentificationMFRC522::FIFO_LEVELbits</b>	<b>17</b>
<b>RadioFrequencyIdentificationMFRC522::GS_Nbits</b>	<b>18</b>
<b>RadioFrequencyIdentificationMFRC522::MF_RXbits</b>	<b>19</b>
<b>RadioFrequencyIdentificationMFRC522::MF_TXbits</b>	<b>20</b>
<b>RadioFrequencyIdentificationMFRC522::MOD_GS_Pbits</b>	<b>21</b>
<b>RadioFrequencyIdentificationMFRC522::MODEbits</b>	<b>22</b>
<b>RadioFrequencyIdentification</b>	<b>23</b>
<b>RadioFrequencyIdentificationMFRC522</b>	<b>24</b>
RegisterBasedDevice	
<b>RadioFrequencyIdentificationMFRC522</b>	<b>24</b>
<b>RadioFrequencyIdentificationMFRC522::RF_CFGbits</b>	<b>34</b>
<b>RadioFrequencyIdentificationMFRC522::RX_MODEbits</b>	<b>35</b>
<b>RadioFrequencyIdentificationMFRC522::RX_SELbits</b>	<b>36</b>
<b>RadioFrequencyIdentificationMFRC522::RX_THRESHOLDbits</b>	<b>37</b>
<b>RadioFrequencyIdentificationMFRC522::SERIAL_SPEEDbits</b>	<b>38</b>

<a href="#">RadioFrequencyIdentificationMFRC522::STATUS1bits</a>	<a href="#">39</a>
<a href="#">RadioFrequencyIdentificationMFRC522::STATUS2bits</a>	<a href="#">40</a>
<a href="#">RadioFrequencyIdentificationMFRC522::T_MODEbits</a>	<a href="#">41</a>
<a href="#">RadioFrequencyIdentificationMFRC522::TX_ASKbits</a>	<a href="#">42</a>
<a href="#">RadioFrequencyIdentificationMFRC522::TX_CONTROLbits</a>	<a href="#">43</a>
<a href="#">RadioFrequencyIdentificationMFRC522::TX_MODEbits</a>	<a href="#">45</a>
<a href="#">RadioFrequencyIdentificationMFRC522::TX_SELbits</a>	<a href="#">46</a>
<a href="#">RadioFrequencyIdentificationMFRC522::Uid</a>	<a href="#">47</a>
<a href="#">RadioFrequencyIdentificationMFRC522::VERSIONbits</a>	<a href="#">48</a>
<a href="#">RadioFrequencyIdentificationMFRC522::WATER_LEVELbits</a>	<a href="#">48</a>

## 2 Class Index

### 2.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

<a href="#">RadioFrequencyIdentificationMFRC522::BIT_FRAMINGbits</a> BIT_FRAMING register	<a href="#">5</a>
<a href="#">RadioFrequencyIdentificationMFRC522::COLLbits</a> COLL register	<a href="#">6</a>
<a href="#">RadioFrequencyIdentificationMFRC522::COM_I_ENbits</a> COM_I_EN register	<a href="#">7</a>
<a href="#">RadioFrequencyIdentificationMFRC522::COM_IRQbits</a> COM_IRQ register	<a href="#">9</a>
<a href="#">RadioFrequencyIdentificationMFRC522::COMMANDbits</a> COMMAND register (address 01h) Reset value: 20h bit allocation	<a href="#">10</a>
<a href="#">RadioFrequencyIdentificationMFRC522::CONTROLbits</a> CONTROL register	<a href="#">11</a>
<a href="#">RadioFrequencyIdentificationMFRC522::CW_GS_Pbits</a> CW_GS_P register	<a href="#">12</a>
<a href="#">RadioFrequencyIdentificationMFRC522::DEMODObits</a> DEMODO register	<a href="#">13</a>
<a href="#">RadioFrequencyIdentificationMFRC522::DIV_I_ENbits</a> DIV_I_EN register	<a href="#">14</a>
<a href="#">RadioFrequencyIdentificationMFRC522::DIV_IRQbits</a> DIV_IRQ register	<a href="#">15</a>
<a href="#">RadioFrequencyIdentificationMFRC522::ERRORbits</a> ERROR register	<a href="#">16</a>

<a href="#">RadioFrequencyIdentificationMFRC522::FIFO_LEVELbits</a>	
FIFO_LEVEL register	17
<a href="#">RadioFrequencyIdentificationMFRC522::GS_Nbits</a>	
GS_N register	18
<a href="#">RadioFrequencyIdentificationMFRC522::MF_RXbits</a>	
MF_RX register	19
<a href="#">RadioFrequencyIdentificationMFRC522::MF_TXbits</a>	
MF_TX register	20
<a href="#">RadioFrequencyIdentificationMFRC522::MOD_GS_Pbits</a>	
MOD_GS_P register	21
<a href="#">RadioFrequencyIdentificationMFRC522::MODEbits</a>	
MODE register	22
<a href="#">RadioFrequencyIdentification</a>	
Arduino - Radio Frequency Identification	23
<a href="#">RadioFrequencyIdentificationMFRC522</a>	24
<a href="#">RadioFrequencyIdentificationMFRC522::RF_CFGbits</a>	
RF_CFG register	34
<a href="#">RadioFrequencyIdentificationMFRC522::RX_MODEbits</a>	
RX_MODE register	35
<a href="#">RadioFrequencyIdentificationMFRC522::RX_SELbits</a>	
RX_SEL register	36
<a href="#">RadioFrequencyIdentificationMFRC522::RX_THRESHOLDbits</a>	
RX_THRESHOLD register	37
<a href="#">RadioFrequencyIdentificationMFRC522::SERIAL_SPEEDbits</a>	
SERIAL_SPEED register	38
<a href="#">RadioFrequencyIdentificationMFRC522::STATUS1bits</a>	
STATUS1 register	39
<a href="#">RadioFrequencyIdentificationMFRC522::STATUS2bits</a>	
STATUS2 register	40
<a href="#">RadioFrequencyIdentificationMFRC522::T_MODEbits</a>	
T_MODE register	41
<a href="#">RadioFrequencyIdentificationMFRC522::TX_ASKbits</a>	
TX_ASK register	42
<a href="#">RadioFrequencyIdentificationMFRC522::TX_CONTROLbits</a>	
TX_CONTROL register	43
<a href="#">RadioFrequencyIdentificationMFRC522::TX_MODEbits</a>	
TX_MODE register	45
<a href="#">RadioFrequencyIdentificationMFRC522::TX_SELbits</a>	
TX_SEL register	46
<a href="#">RadioFrequencyIdentificationMFRC522::Uid</a>	47



<a href="#">RadioFrequencyIdentificationMFRC522::VERSIONbits</a> VERSION register	48
<a href="#">RadioFrequencyIdentificationMFRC522::WATER_LEVELbits</a> WATER_LEVEL register	48

## 3 File Index

### 3.1 File List

Here is a list of all files with brief descriptions:

<a href="#">RadioFrequencyIdentification.cpp</a>	49
<a href="#">RadioFrequencyIdentification.h</a>	50
<a href="#">RadioFrequencyIdentificationMFRC522.cpp</a>	50
<a href="#">RadioFrequencyIdentificationMFRC522.h</a>	55

## 4 Class Documentation

### 4.1 RadioFrequencyIdentificationMFRC522::BIT\_FRAMINGbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

#### Public Attributes

- struct {
  - unsigned [char TX\\_LAST\\_BITS](#):3
  - unsigned [char](#):1
  - unsigned [char RX\\_ALIGN](#):3
  - unsigned [char START\\_SEND](#):1
 };
- unsigned [char value](#)

#### 4.1.1 Detailed Description

BIT\_FRAMING register.

Miscellaneous control bits.

Definition at line 685 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.1.2 Member Data Documentation

### 4.1.2.1 struct { ... }

#### 4.1.2.2 unsigned RadioFrequencyIdentificationMFRC522::BIT\_FRAMINGbits::char

Definition at line 694 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.1.2.3 unsigned char RadioFrequencyIdentificationMFRC522::BIT\_FRAMINGbits::RX\_ALIGN

Definition at line 702 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.1.2.4 unsigned char RadioFrequencyIdentificationMFRC522::BIT\_FRAMINGbits::START\_SEND

Definition at line 705 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.1.2.5 unsigned char RadioFrequencyIdentificationMFRC522::BIT\_FRAMINGbits::TX\_LAST\_BITS

Definition at line 691 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.1.2.6 unsigned char RadioFrequencyIdentificationMFRC522::BIT\_FRAMINGbits::value

Definition at line 707 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

## 4.2 RadioFrequencyIdentificationMFRC522::COLLbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

### Public Attributes

- struct {  
     unsigned char COLL\_POS:5  
     unsigned char COLL\_POS\_NOT\_VALID:1  
     unsigned char:1  
     unsigned char VALUES\_AFTER\_COLL:1  
 };
- unsigned char value

### 4.2.1 Detailed Description

COLL register.

Miscellaneous control bits.

Definition at line 715 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.2.2 Member Data Documentation

##### 4.2.2.1 struct { ... }

##### 4.2.2.2 unsigned RadioFrequencyIdentificationMFRC522::COLLbits::char

Definition at line 731 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.2.2.3 unsigned char RadioFrequencyIdentificationMFRC522::COLLbits::COLL\_POS

Definition at line 725 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.2.2.4 unsigned char RadioFrequencyIdentificationMFRC522::COLLbits::COLL\_POS\_NOT\_VALID

Definition at line 728 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.2.2.5 unsigned char RadioFrequencyIdentificationMFRC522::COLLbits::value

Definition at line 736 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.2.2.6 unsigned char RadioFrequencyIdentificationMFRC522::COLLbits::VALUES\_AFTER\_COLL

Definition at line 734 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

### 4.3 RadioFrequencyIdentificationMFRC522::COM\_I\_ENbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

#### Public Attributes

- struct {
  - unsigned char [TIMER\\_I\\_EN](#):1
  - unsigned char [ERR\\_I\\_EN](#):1
  - unsigned char [LO\\_ALERT\\_I\\_EN](#):1
  - unsigned char [HI\\_ALERT\\_I\\_EN](#):1
  - unsigned char [IDLE\\_I\\_EN](#):1
  - unsigned char [RX\\_I\\_EN](#):1
  - unsigned char [TX\\_I\\_EN](#):1
  - unsigned char [I\\_RQ\\_INV](#):1};
- unsigned char [value](#)

### 4.3.1 Detailed Description

COM\_I\_EN register.

Control bits to enable and disable the passing of interrupt requests.

Definition at line 339 of file [RadioFrequencyIdentificationMFRC522.h](#).

### 4.3.2 Member Data Documentation

#### 4.3.2.1 struct { ... }

#### 4.3.2.2 unsigned char RadioFrequencyIdentificationMFRC522::COM\_I\_ENbits::ERR\_I\_EN

Definition at line 347 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.3.2.3 unsigned char RadioFrequencyIdentificationMFRC522::COM\_I\_ENbits::HI\_ALERT\_I\_EN

Definition at line 353 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.3.2.4 unsigned char RadioFrequencyIdentificationMFRC522::COM\_I\_ENbits::I\_RQ\_INV

Definition at line 367 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.3.2.5 unsigned char RadioFrequencyIdentificationMFRC522::COM\_I\_ENbits::IDLE\_I\_EN

Definition at line 356 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.3.2.6 unsigned char RadioFrequencyIdentificationMFRC522::COM\_I\_ENbits::LO\_ALERT\_I\_EN

Definition at line 350 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.3.2.7 unsigned char RadioFrequencyIdentificationMFRC522::COM\_I\_ENbits::RX\_I\_EN

Definition at line 359 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.3.2.8 unsigned char RadioFrequencyIdentificationMFRC522::COM\_I\_ENbits::TIMER\_I\_EN

Definition at line 344 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.3.2.9 unsigned char RadioFrequencyIdentificationMFRC522::COM\_I\_ENbits::TX\_I\_EN

Definition at line 362 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.3.2.10 unsigned char RadioFrequencyIdentificationMFRC522::COM\_I\_ENbits::value

Definition at line 369 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

## 4.4 RadioFrequencyIdentificationMFRC522::COM\_IRQbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

### Public Attributes

- struct {
  - unsigned char [TIMER\\_IRQ](#):1
  - unsigned char [ERR\\_IRQ](#):1
  - unsigned char [LO\\_ALERT\\_IRQ](#):1
  - unsigned char [HI\\_ALERT\\_IRQ](#):1
  - unsigned char [IDLE\\_IRQ](#):1
  - unsigned char [RX\\_IRQ](#):1
  - unsigned char [TX\\_IRQ](#):1
  - unsigned char [SET1](#):1
- unsigned char [value](#)

### 4.4.1 Detailed Description

COM\_IRQ register.

Interrupt request bits.

Definition at line 408 of file [RadioFrequencyIdentificationMFRC522.h](#).

### 4.4.2 Member Data Documentation

#### 4.4.2.1 struct { ... }

#### 4.4.2.2 unsigned char RadioFrequencyIdentificationMFRC522::COM\_IRQbits::ERR\_IRQ

Definition at line 416 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.4.2.3 unsigned char RadioFrequencyIdentificationMFRC522::COM\_IRQbits::HI\_ALERT\_IRQ

Definition at line 426 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.4.2.4 unsigned char RadioFrequencyIdentificationMFRC522::COM\_IRQbits::IDLE\_IRQ

Definition at line 432 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.4.2.5 unsigned char RadioFrequencyIdentificationMFRC522::COM\_IRQbits::LO\_ALERT\_IRQ

Definition at line 421 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.4.2.6 unsigned char RadioFrequencyIdentificationMFRC522::COM\_IRQbits::RX\_IRQ

Definition at line 437 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.4.2.7 unsigned char RadioFrequencyIdentificationMFRC522::COM\_IRQbits::SET1

Definition at line 444 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.4.2.8 unsigned char RadioFrequencyIdentificationMFRC522::COM\_IRQbits::TIMER\_IRQ

Definition at line 413 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.4.2.9 unsigned char RadioFrequencyIdentificationMFRC522::COM\_IRQbits::TX\_IRQ

Definition at line 440 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.4.2.10 unsigned char RadioFrequencyIdentificationMFRC522::COM\_IRQbits::value

Definition at line 446 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

### 4.5 RadioFrequencyIdentificationMFRC522::COMMANDbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

#### Public Attributes

- struct {  
    unsigned char COMMAND:4  
    unsigned char POWER\_DOWN:1  
    unsigned char RCV\_OFF:1  
    unsigned char:2  
};
- unsigned char value

#### 4.5.1 Detailed Description

COMMAND register (address 01h) Reset value: 20h bit allocation.

Definition at line 312 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.5.2 Member Data Documentation

##### 4.5.2.1 struct { ... }

##### 4.5.2.2 unsigned RadioFrequencyIdentificationMFRC522::COMMANDbits::char

Definition at line 329 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.5.2.3 unsigned char RadioFrequencyIdentificationMFRC522::COMMANDbits::COMMAND

Definition at line 318 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.5.2.4 unsigned char RadioFrequencyIdentificationMFRC522::COMMANDbits::POWER\_DOWN

Definition at line 323 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.5.2.5 unsigned char RadioFrequencyIdentificationMFRC522::COMMANDbits::RCV\_OFF

Definition at line 326 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.5.2.6 unsigned char RadioFrequencyIdentificationMFRC522::COMMANDbits::value

Definition at line 331 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

## 4.6 RadioFrequencyIdentificationMFRC522::CONTROLbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

### Public Attributes

- struct {
  - unsigned char RX\_LAST\_BITS:3
  - unsigned char:2
  - unsigned char T\_START\_NOW:1
  - unsigned char T\_STOP\_NOW:1};
- unsigned char value

#### 4.6.1 Detailed Description

CONTROL register.

Miscellaneous control bits.

Definition at line 659 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.6.2 Member Data Documentation

##### 4.6.2.1 struct { ... }

##### 4.6.2.2 unsigned RadioFrequencyIdentificationMFRC522::CONTROLbits::char

Definition at line 667 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.6.2.3 unsigned char RadioFrequencyIdentificationMFRC522::CONTROLbits::RX\_LAST\_BITS

Definition at line 664 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.6.2.4 unsigned char RadioFrequencyIdentificationMFRC522::CONTROLbits::T\_START\_NOW

Definition at line 671 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.6.2.5 unsigned char RadioFrequencyIdentificationMFRC522::CONTROLbits::T\_STOP\_NOW

Definition at line 675 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.6.2.6 unsigned char RadioFrequencyIdentificationMFRC522::CONTROLbits::value

Definition at line 677 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

### 4.7 RadioFrequencyIdentificationMFRC522::CW\_GS\_Pbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

#### Public Attributes

- struct {  
    unsigned char CW\_GS\_P:6  
    unsigned char:2  
};
- unsigned char value

#### 4.7.1 Detailed Description

CW\_GS\_P register.

Defines the conductance of the p-driver output during periods of no modulation.

Definition at line 1157 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.7.2 Member Data Documentation

##### 4.7.2.1 struct { ... }

##### 4.7.2.2 unsigned RadioFrequencyIdentificationMFRC522::CW\_GS\_Pbits::char

Definition at line 1166 of file [RadioFrequencyIdentificationMFRC522.h](#).



#### 4.7.2.3 unsigned char RadioFrequencyIdentificationMFRC522::CW\_GS\_Pbits::CW\_GS\_P

Definition at line 1163 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.7.2.4 unsigned char RadioFrequencyIdentificationMFRC522::CW\_GS\_Pbits::value

Definition at line 1168 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

## 4.8 RadioFrequencyIdentificationMFRC522::DEMObits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

### Public Attributes

- struct {  
    unsigned char [TAU\\_SYNC](#):2  
    unsigned char [TAU\\_RCV](#):2  
    unsigned char [T\\_PRESCAL\\_EVEN](#):1  
    unsigned char [FIX\\_IQ](#):1  
    unsigned char [ADD\\_IQ](#):2  
};
- unsigned char [value](#)

### 4.8.1 Detailed Description

DEMObits register.

Defines demodulator settings.

Definition at line 1012 of file [RadioFrequencyIdentificationMFRC522.h](#).

### 4.8.2 Member Data Documentation

#### 4.8.2.1 struct { ... }

#### 4.8.2.2 unsigned char RadioFrequencyIdentificationMFRC522::DEMObits::ADD\_IQ

Definition at line 1037 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.8.2.3 unsigned char RadioFrequencyIdentificationMFRC522::DEMObits::FIX\_IQ

Definition at line 1031 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.8.2.4 unsigned char RadioFrequencyIdentificationMFRC522::DEMObits::T\_PRESCAL\_EVEN

Definition at line 1027 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.8.2.5 unsigned char RadioFrequencyIdentificationMFRC522::DEMObits::TAU\_RCV

Definition at line 1021 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.8.2.6 unsigned char RadioFrequencyIdentificationMFRC522::DEMObits::TAU\_SYNC

Definition at line 1017 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.8.2.7 unsigned char RadioFrequencyIdentificationMFRC522::DEMObits::value

Definition at line 1039 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

### 4.9 RadioFrequencyIdentificationMFRC522::DIV\_I\_ENbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

#### Public Attributes

- struct {
  - unsigned char:2
  - unsigned char CRC\_I\_EN:1
  - unsigned char MFIN\_ACT\_I\_EN:1
  - unsigned char IRQ\_PUSH\_PULL:1
 };
- unsigned char value

#### 4.9.1 Detailed Description

DIV\_I\_EN register.

Control bits to enable and disable the passing of interrupt requests.

Definition at line 377 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.9.2 Member Data Documentation

##### 4.9.2.1 struct { ... }

##### 4.9.2.2 unsigned RadioFrequencyIdentificationMFRC522::DIV\_I\_ENbits::char

Definition at line 382 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.9.2.3 unsigned char RadioFrequencyIdentificationMFRC522::DIV\_I\_ENbits::CRC\_I\_EN

Definition at line 385 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.9.2.4 unsigned char RadioFrequencyIdentificationMFRC522::DIV\_I\_ENbits::IRQ\_PUSH\_PULL

Definition at line 398 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.9.2.5 unsigned char RadioFrequencyIdentificationMFRC522::DIV\_I\_ENbits::MFIN\_ACT\_I\_EN

Definition at line 391 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.9.2.6 unsigned char RadioFrequencyIdentificationMFRC522::DIV\_I\_ENbits::value

Definition at line 400 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

## 4.10 RadioFrequencyIdentificationMFRC522::DIV\_IRQbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

### Public Attributes

- struct {
  - unsigned char:2
  - unsigned char CRC\_IRQ:1
  - unsigned char MFIN\_ACT\_IRQ:1
  - unsigned char SET2:1
 };
- unsigned char value

### 4.10.1 Detailed Description

DIV\_IRQ register.

Interrupt request bits.

Definition at line 454 of file [RadioFrequencyIdentificationMFRC522.h](#).

### 4.10.2 Member Data Documentation

#### 4.10.2.1 struct { ... }

#### 4.10.2.2 unsigned RadioFrequencyIdentificationMFRC522::DIV\_IRQbits::char

Definition at line 459 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.10.2.3 unsigned char RadioFrequencyIdentificationMFRC522::DIV\_IRQbits::CRC\_IRQ

Definition at line 462 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.10.2.4 unsigned char RadioFrequencyIdentificationMFRC522::DIV\_IRQbits::MFIN\_ACT\_IRQ

Definition at line 468 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.10.2.5 unsigned char RadioFrequencyIdentificationMFRC522::DIV\_IRQbits::SET2

Definition at line 475 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.10.2.6 unsigned char RadioFrequencyIdentificationMFRC522::DIV\_IRQbits::value

Definition at line 477 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

### 4.11 RadioFrequencyIdentificationMFRC522::ERRORbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

#### Public Attributes

- struct {
  - unsigned char [PROTOCOL\\_ERR](#):1
  - unsigned char [PARITY\\_ERR](#):1
  - unsigned char [CRC\\_ERR](#):1
  - unsigned char [COLL\\_ERR](#):1
  - unsigned char [BUFFER\\_OVFL](#):1
  - unsigned char:1
  - unsigned char [TEMP\\_ERR](#):1
  - unsigned char [WR\\_ERR](#):1
 };
- unsigned char [value](#)

#### 4.11.1 Detailed Description

ERROR register.

Error bit register showing the error status of the last command executed.

Definition at line 485 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.11.2 Member Data Documentation

##### 4.11.2.1 struct { ... }

##### 4.11.2.2 unsigned char RadioFrequencyIdentificationMFRC522::ERRORbits::BUFFER\_OVFL

Definition at line 509 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.11.2.3 unsigned RadioFrequencyIdentificationMFRC522::ERRORbits::char

Definition at line 512 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.11.2.4 unsigned char RadioFrequencyIdentificationMFRC522::ERRORbits::COLL\_ERR

Definition at line 505 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.11.2.5 unsigned char RadioFrequencyIdentificationMFRC522::ERRORbits::CRC\_ERR

Definition at line 500 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.11.2.6 unsigned char RadioFrequencyIdentificationMFRC522::ERRORbits::PARITY\_ERR

Definition at line 496 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.11.2.7 unsigned char RadioFrequencyIdentificationMFRC522::ERRORbits::PROTOCOL\_ERR

Definition at line 492 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.11.2.8 unsigned char RadioFrequencyIdentificationMFRC522::ERRORbits::TEMP\_ERR

Definition at line 515 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.11.2.9 unsigned char RadioFrequencyIdentificationMFRC522::ERRORbits::value

Definition at line 522 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.11.2.10 unsigned char RadioFrequencyIdentificationMFRC522::ERRORbits::WR\_ERR

Definition at line 520 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

## 4.12 RadioFrequencyIdentificationMFRC522::FIFO\_LEVELbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

**Public Attributes**

- struct {  
    unsigned char [FIFO\\_LEVEL](#):7  
    unsigned char [FLUSH\\_BUFFER](#):1  
};
- unsigned char [value](#)

**4.12.1 Detailed Description**

[FIFO\\_LEVEL](#) register.

Indicates the number of bytes stored in the FIFO.

Definition at line [617](#) of file [RadioFrequencyIdentificationMFRC522.h](#).

**4.12.2 Member Data Documentation****4.12.2.1 struct { ... }****4.12.2.2 unsigned char RadioFrequencyIdentificationMFRC522::FIFO\_LEVELbits::FIFO\_LEVEL**

Definition at line [623](#) of file [RadioFrequencyIdentificationMFRC522.h](#).

**4.12.2.3 unsigned char RadioFrequencyIdentificationMFRC522::FIFO\_LEVELbits::FLUSH\_BUFFER**

Definition at line [627](#) of file [RadioFrequencyIdentificationMFRC522.h](#).

**4.12.2.4 unsigned char RadioFrequencyIdentificationMFRC522::FIFO\_LEVELbits::value**

Definition at line [629](#) of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

**4.13 RadioFrequencyIdentificationMFRC522::GS\_Nbits Union Reference**

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

**Public Attributes**

- struct {  
    unsigned char [MOD\\_GS\\_N](#):4  
    unsigned char [CW\\_GS\\_N](#):4  
};
- unsigned char [value](#)

## 4.13.1 Detailed Description

GS\_N register.

Defines the conductance of the antenna driver pins TX1 and TX2 for the n-driver when the driver is switched on.

Definition at line 1134 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.13.2 Member Data Documentation

## 4.13.2.1 struct { ... }

## 4.13.2.2 unsigned char RadioFrequencyIdentificationMFRC522::GS\_Nbits::CW\_GS\_N

Definition at line 1147 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.13.2.3 unsigned char RadioFrequencyIdentificationMFRC522::GS\_Nbits::MOD\_GS\_N

Definition at line 1141 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.13.2.4 unsigned char RadioFrequencyIdentificationMFRC522::GS\_Nbits::value

Definition at line 1149 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

## 4.14 RadioFrequencyIdentificationMFRC522::MF\_RXbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

## Public Attributes

- struct {  
    unsigned char:4  
    unsigned char PARITY\_DISABLE:1  
};
- unsigned char value

## 4.14.1 Detailed Description

MF\_RX register.

Controls some MIFARE communication receive parameters.

Definition at line 1065 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.14.2 Member Data Documentation

##### 4.14.2.1 struct { ... }

##### 4.14.2.2 unsigned RadioFrequencyIdentificationMFRC522::MF\_RXbits::char

Definition at line 1070 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.14.2.3 unsigned char RadioFrequencyIdentificationMFRC522::MF\_RXbits::PARITY\_DISABLE

Definition at line 1074 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.14.2.4 unsigned char RadioFrequencyIdentificationMFRC522::MF\_RXbits::value

Definition at line 1079 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

### 4.15 RadioFrequencyIdentificationMFRC522::MF\_TXbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

#### Public Attributes

- struct {  
    unsigned char TX\_WAIT:2  
    unsigned char:6  
};
- unsigned char value

#### 4.15.1 Detailed Description

MF\_TX register.

Controls some MIFARE communication transmit parameters.

Definition at line 1047 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.15.2 Member Data Documentation

##### 4.15.2.1 struct { ... }

##### 4.15.2.2 unsigned RadioFrequencyIdentificationMFRC522::MF\_TXbits::char

Definition at line 1055 of file [RadioFrequencyIdentificationMFRC522.h](#).



#### 4.15.2.3 unsigned char RadioFrequencyIdentificationMFRC522::MF\_TXbits::TX\_WAIT

Definition at line 1052 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.15.2.4 unsigned char RadioFrequencyIdentificationMFRC522::MF\_TXbits::value

Definition at line 1057 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

### 4.16 RadioFrequencyIdentificationMFRC522::MOD\_GS\_Pbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

#### Public Attributes

- struct {  
    unsigned char MOD\_GS\_P:6  
    unsigned char:2  
};
- unsigned char value

#### 4.16.1 Detailed Description

MOD\_GS\_P register.

Defines the conductance of the p-driver output during modulation.

Definition at line 1176 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.16.2 Member Data Documentation

##### 4.16.2.1 struct { ... }

##### 4.16.2.2 unsigned RadioFrequencyIdentificationMFRC522::MOD\_GS\_Pbits::char

Definition at line 1186 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.16.2.3 unsigned char RadioFrequencyIdentificationMFRC522::MOD\_GS\_Pbits::MOD\_GS\_P

Definition at line 1183 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.16.2.4 unsigned char RadioFrequencyIdentificationMFRC522::MOD\_GS\_Pbits::value

Definition at line 1188 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

### 4.17 RadioFrequencyIdentificationMFRC522::MODEbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

#### Public Attributes

- struct {
  - unsigned char [CRC\\_PRESET](#):2
  - unsigned char:1
  - unsigned char [POL\\_M\\_FIN](#):1
  - unsigned char [TX\\_WAIT\\_RF](#):1
  - unsigned char [MSB\\_FIRST](#):1
- };
- unsigned char [value](#)

#### 4.17.1 Detailed Description

MODE register.

Defines general mode settings for transmitting and receiving.

Definition at line 744 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.17.2 Member Data Documentation

##### 4.17.2.1 struct { ... }

##### 4.17.2.2 unsigned RadioFrequencyIdentificationMFRC522::MODEbits::char

Definition at line 758 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.17.2.3 unsigned char RadioFrequencyIdentificationMFRC522::MODEbits::CRC\_PRESET

Definition at line 755 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.17.2.4 unsigned char RadioFrequencyIdentificationMFRC522::MODEbits::MSB\_FIRST

Definition at line 778 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.17.2.5 unsigned char RadioFrequencyIdentificationMFRC522::MODEbits::POL\_M\_FIN

Definition at line 764 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.17.2.6 unsigned char RadioFrequencyIdentificationMFRC522::MODEbits::TX\_WAIT\_RF

Definition at line 770 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.17.2.7 unsigned char RadioFrequencyIdentificationMFRC522::MODEbits::value

Definition at line 780 of file [RadioFrequencyIdentificationMFRC522.h](#).


The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

## 4.18 RadioFrequencyIdentification Class Reference

```
#include <RadioFrequencyIdentification.h>
```

Inheritance diagram for RadioFrequencyIdentification:



### 4.18.1 Detailed Description

Arduino - Radio Frequency Identification.

#### Author

Dalmir da Silva [dalmirdasilva@gmail.com](mailto:dalmirdasilva@gmail.com)

Definition at line 10 of file [RadioFrequencyIdentification.h](#).


The documentation for this class was generated from the following file:

- [RadioFrequencyIdentification.h](#)


#### 4.19 RadioFrequencyIdentificationMFRC522 Class Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

Inheritance diagram for RadioFrequencyIdentificationMFRC522:



Collaboration diagram for RadioFrequencyIdentificationMFRC522:



#### Classes

- union [BIT\\_FRAMINGbits](#)
- union [COLLbits](#)
- union [COM\\_I\\_ENbits](#)
- union [COM\\_IRQbits](#)
- union [COMMANDbits](#)
- union [CONTROLbits](#)
- union [CW\\_GS\\_Pbits](#)
- union [DEMODbits](#)
- union [DIV\\_I\\_ENbits](#)
- union [DIV\\_IRQbits](#)
- union [ERRORbits](#)
- union [FIFO\\_LEVELbits](#)
- union [GS\\_Nbits](#)

- union [MF\\_RXbits](#)
- union [MF\\_TXbits](#)
- union [MOD\\_GS\\_Pbits](#)
- union [MODEbits](#)
- union [RF\\_CFGbits](#)
- union [RX\\_MODEbits](#)
- union [RX\\_SELbits](#)
- union [RX\\_THRESHOLDbits](#)
- union [SERIAL\\_SPEEDbits](#)
- union [STATUS1bits](#)
- union [STATUS2bits](#)
- union [T\\_MODEbits](#)
- union [TX\\_ASKbits](#)
- union [TX\\_CONTROLbits](#)
- union [TX\\_MODEbits](#)
- union [TX\\_SELbits](#)
- struct [Uid](#)
- union [VERSIONbits](#)
- union [WATER\\_LEVELbits](#)

#### Public Types

- enum [Register](#) {  
[COMMAND](#) = 0x01, [COM\\_I\\_EN](#) = 0x02, [DIV\\_I\\_EN](#) = 0x03, [COM\\_IRQ](#) = 0x04,  
[DIV\\_IRQ](#) = 0x05, [ERROR](#) = 0x06, [STATUS1](#) = 0x07, [STATUS2](#) = 0x08,  
[FIFO\\_DATA](#) = 0x09, [FIFO\\_LEVEL](#) = 0x0a, [WATER\\_LEVEL](#) = 0x0b, [CONTROL](#) = 0x0c,  
[BIT\\_FRAMING](#) = 0x0d, [COLL](#) = 0x0e, [MODE](#) = 0x11, [TX\\_MODE](#) = 0x12,  
[RX\\_MODE](#) = 0x13, [TX\\_CONTROL](#) = 0x14, [TX\\_ASK](#) = 0x15, [TX\\_SEL](#) = 0x16,  
[RX\\_SEL](#) = 0x17, [RX\\_THRESHOLD](#) = 0x18, [DEMOD](#) = 0x19, [MF\\_TX](#) = 0x1c,  
[MF\\_RX](#) = 0x1d, [SERIAL\\_SPEED](#) = 0x1f, [CRC\\_RESULT\\_HIGH](#) = 0x21, [CRC\\_RESULT\\_LOW](#) = 0x22,  
[MOD\\_WIDTH](#) = 0x24, [RFC\\_FG](#) = 0x26, [GS\\_N](#) = 0x27, [CW\\_GS\\_P](#) = 0x28,  
[MOD\\_GS\\_P](#) = 0x29, [T\\_MODE](#) = 0x2a, [T\\_PRESCALER\\_LOW](#) = 0x2b, [T\\_RELOAD\\_HIGH](#) = 0x2c,  
[T\\_RELOAD\\_LOW](#) = 0x2d, [T\\_COUNTER\\_VAL\\_HIGH](#) = 0x2e, [T\\_COUNTER\\_VAL\\_LOW](#) = 0x2f, [TEST\\_SEL1](#)  
= 0x31,  
[TEST\\_SEL2](#) = 0x32, [TEST\\_PIN\\_EN](#) = 0x33, [TEST\\_PIN\\_VALUE](#) = 0x34, [TEST\\_BUS](#) = 0x35,  
[AUTO\\_TEST](#) = 0x36, [VERSION](#) = 0x37, [ANALOG\\_TEST](#) = 0x38, [TEST\\_DAC1](#) = 0x39,  
[TEST\\_DAC2](#) = 0x3a, [TEST\\_ADC](#) = 0x3b }
- enum [Command](#) {  
[IDLE](#) = 0x00, [MEM](#) = 0x01, [GENERATE\\_RANDOM\\_ID](#) = 0x02, [CALC\\_CRC](#) = 0x03,  
[TRANSMIT](#) = 0x04, [NO\\_CMD\\_CHANGE](#) = 0x07, [RECEIVE](#) = 0x08, [TRANSCIVE](#) = 0x0c,  
[MF\\_AUTHENT](#) = 0x0e, [SOFT\\_RESET](#) = 0x0f }
- enum [Error](#) {  
[NO\\_ERROR](#) = 0x00, [GENERAL\\_ERROR](#) = 0x01, [TIMEOUT\\_ERROR](#) = 0x02, [COMMUNICATION\\_ERROR](#)  
= 0x03,  
[CRC\\_ERROR](#) = 0x04 }
- enum [Mask](#) {  
[TX\\_CONTROL\\_TX1\\_RF\\_EN](#) = 0x01, [TX\\_CONTROL\\_TX2\\_RF\\_EN](#) = 0x02, [TX\\_CONTROL\\_TX\\_RF\\_EN](#) =  
[TX\\_CONTROL\\_TX1\\_RF\\_EN](#) | [TX\\_CONTROL\\_TX2\\_RF\\_EN](#), [CONTROL\\_T\\_STOP\\_NOW](#) = 0x80,  
[CONTROL\\_T\\_START\\_NOW](#) = 0x40, [COM\\_I\\_EN\\_INTERRUPT\\_EN](#) = 0x7f, [COM\\_IRQ\\_TIMER\\_IRQ](#) = 0x01,  
[COM\\_IRQ\\_ERR\\_IRQ](#) = 0x02,  
[COM\\_IRQ\\_LO\\_ALERT\\_IRQ](#) = 0x04, [COM\\_IRQ\\_HI\\_ALERT\\_IRQ](#) = 0x08, [COM\\_IRQ\\_IDLE\\_IRQ](#) = 0x10, [COM\\_IRQ\\_RX\\_IRQ](#) = 0x20,  
[COM\\_IRQ\\_TX\\_IRQ](#) = 0x40, [COM\\_IRQ\\_ALL\\_IRQ](#) = 0x7f, [COM\\_IRQ\\_SET1](#) = 0x80, [DIV\\_I\\_EN\\_CRC\\_I\\_EN](#) =

- ```

0x04,
DIV_I_EN_MFIN_ACT_I_EN = 0x10, DIV_I_EN_INTERRUPT_EN = DIV_I_EN_CRC_I_EN | DIV_I_EN_MFIN_ACT_I_EN,
DIV_IRQ_CRC_IRQ = 0x04, DIV_IRQ_MFIN_ACT_IRQ = 0x10,
DIV_IRQ_ALL_IRQ = DIV_IRQ_CRC_IRQ | DIV_IRQ_MFIN_ACT_IRQ, DIV_IRQ_SET2 = 0x80, FIFO_LEVEL_FLUSH_BUFFER = 0x80,
FIFO_LEVEL_FIFO_LEVEL = 0x7f,
WATER_LEVEL_WATER_LEVEL = 0x3f, BIT_FRAMING_START_SEND = 0x80, AUTO_TEST_ENABLE = 0x09 }

```
- enum `Interrupt` : unsigned int {  
`NONE_IRQ` = 0x0000, `COM_TIMER_IRQ` = 0x0001, `COM_ERR_IRQ` = 0x0002, `COM_LO_ALERT_IRQ` = 0x0004,  
`COM_HI_ALERT_IRQ` = 0x0008, `COM_IDLE_IRQ` = 0x0010, `COM_RX_IRQ` = 0x0020, `COM_TX_IRQ` = 0x0040,  
`COM_ALL_IRQ` = 0x007f, `DIV_CRC_IRQ` = 0x0400, `DIV_MFIN_ACT_IRQ` = 0x1000, `DIV_ALL_IRQ` = `DIV_CRC_IRQ` | `DIV_MFIN_ACT_IRQ` }
  - enum `Version` { `CLONE` = 0x88, `V0_0` = 0x90, `V1_0` = 0x91, `V2_0` = 0x92 }

### Public Member Functions

- `RadioFrequencyIdentificationMFRC522` (RegisterBasedDevice \*`device`, unsigned char `resetPin`)
- void `initialize` ()
- void `sendCommand` (Command `command`)
- unsigned char `getLastError` ()
- void `clearLastError` ()
- void `softReset` ()
- void `setAntennaOn` ()
- void `setAntennaOff` ()
- void `configureTimer` (unsigned int `prescaler`, unsigned int `reload`, bool `autoStart`, bool `autoRestart`)
- void `startTimer` ()
- void `stopTimer` ()
- void `enableInterrupt` (Interrupt `interrupt`)
- void `disableInterrupt` (Interrupt `interrupt`)
- void `clearInterrupt` (Interrupt `interrupt`)
- void `flushQueue` ()
- void `setWaterLevel` (unsigned char `level`)
- int `generateRandomId` (unsigned char `buff`[10])
- int `communicate` (Command `command`, unsigned char \*`output`, unsigned char \*`input`, unsigned char `outputLen`, bool `checkCRC`)
- unsigned int `calculateCRC` (unsigned char \*`buff`, unsigned char `len`)
- bool `waitForRegisterBits` (unsigned char `reg`, unsigned char `mask`)
- bool `waitForRegisterBits` (unsigned char `reg`, unsigned char `mask`, unsigned long `timeout`)
- `Version` `getVersion` ()
- bool `performSelfTest` ()
- int `readRegisterBlock` (unsigned char `reg`, unsigned char \*`buf`, unsigned char `len`)
- unsigned char `writeRegisterBlock` (unsigned char `reg`, unsigned char \*`buf`, unsigned char `len`)

### Private Attributes

- RegisterBasedDevice \* `device`
- unsigned char `resetPin`
- unsigned char `lastError`

#### 4.19.1 Detailed Description

Definition at line 57 of file `RadioFrequencyIdentificationMFRC522.h`.

## 4.19.2 Member Enumeration Documentation

## 4.19.2.1 enum RadioFrequencyIdentificationMFRC522::Command

Enumerator

***IDLE***  
***MEM***  
***GENERATE\_RANDOM\_ID***  
***CALC\_CRC***  
***TRANSMIT***  
***NO\_CMD\_CHANGE***  
***RECEIVE***  
***TRANSCEIVE***  
***MF\_AUTHENT***  
***SOFT\_RESET***

Definition at line 221 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.19.2.2 enum RadioFrequencyIdentificationMFRC522::Error

Enumerator

***NO\_ERROR***  
***GENERAL\_ERROR***  
***TIMEOUT\_ERROR***  
***COMMUNICATION\_ERROR***  
***CRC\_ERROR***

Definition at line 254 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.19.2.3 enum RadioFrequencyIdentificationMFRC522::Interrupt : unsigned int

Enumerator

***NONE\_IRQ***  
***COM\_TIMER\_IRQ***  
***COM\_ERR\_IRQ***  
***COM\_LO\_ALERT\_IRQ***  
***COM\_HI\_ALERT\_IRQ***  
***COM\_IDLE\_IRQ***  
***COM\_RX\_IRQ***  
***COM\_TX\_IRQ***  
***COM\_ALL\_IRQ***  
***DIV\_CRC\_IRQ***  
***DIV\_MFIN\_ACT\_IRQ***  
***DIV\_ALL\_IRQ***

Definition at line 292 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.19.2.4 enum RadioFrequencyIdentificationMFRC522::Mask

Enumerator

*TX\_CONTROL\_TX1\_RF\_EN*  
*TX\_CONTROL\_TX2\_RF\_EN*  
*TX\_CONTROL\_TX\_RF\_EN*  
*CONTROL\_T\_STOP\_NOW*  
*CONTROL\_T\_START\_NOW*  
*COM\_I\_EN\_INTERRUPT\_EN*  
*COM\_IRQ\_TIMER\_IRQ*  
*COM\_IRQ\_ERR\_IRQ*  
*COM\_IRQ\_LO\_ALERT\_IRQ*  
*COM\_IRQ\_HI\_ALERT\_IRQ*  
*COM\_IRQ\_IDLE\_IRQ*  
*COM\_IRQ\_RX\_IRQ*  
*COM\_IRQ\_TX\_IRQ*  
*COM\_IRQ\_ALL\_IRQ*  
*COM\_IRQ\_SET1*  
*DIV\_I\_EN\_CRC\_I\_EN*  
*DIV\_I\_EN\_MFIN\_ACT\_I\_EN*  
*DIV\_I\_EN\_INTERRUPT\_EN*  
*DIV\_IRQ\_CRC\_IRQ*  
*DIV\_IRQ\_MFIN\_ACT\_IRQ*  
*DIV\_IRQ\_ALL\_IRQ*  
*DIV\_IRQ\_SET2*  
*FIFO\_LEVEL\_FLUSH\_BUFFER*  
*FIFO\_LEVEL\_FIFO\_LEVEL*  
*WATER\_LEVEL\_WATER\_LEVEL*  
*BIT\_FRAMING\_START\_SEND*  
*AUTO\_TEST\_ENABLE*

Definition at line 262 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.19.2.5 enum RadioFrequencyIdentificationMFRC522::Register

Enumerator

*COMMAND*  
*COM\_I\_EN*  
*DIV\_I\_EN*  
*COM\_IRQ*  
*DIV\_IRQ*  
*ERROR*  
*STATUS1*  
*STATUS2*  
*FIFO\_DATA*



*FIFO\_LEVEL*  
*WATER\_LEVEL*  
*CONTROL*  
*BIT\_FRAMING*  
*COLL*  
*MODE*  
*TX\_MODE*  
*RX\_MODE*  
*TX\_CONTROL*  
*TX\_ASK*  
*TX\_SEL*  
*RX\_SEL*  
*RX\_THRESHOLD*  
*DEMOD*  
*MF\_TX*  
*MF\_RX*  
*SERIAL\_SPEED*  
*CRC\_RESULT\_HIDH*  
*CRC\_RESULT\_LOW*  
*MOD\_WIDTH*  
*RFC\_FG*  
*GS\_N*  
*CW\_GS\_P*  
*MOD\_GS\_P*  
*T\_MODE*  
*T\_PRESCALER\_LOW*  
*T\_RELOAD\_HIGH*  
*T\_RELOAD\_LOW*  
*T\_COUNTER\_VAL\_HIGH*  
*T\_COUNTER\_VAL\_LOW*  
*TEST\_SEL1*  
*TEST\_SEL2*  
*TEST\_PIN\_EN*  
*TEST\_PIN\_VALUE*  
*TEST\_BUS*  
*AUTO\_TEST*  
*VERSION*  
*ANALOG\_TEST*  
*TEST\_DAC1*  
*TEST\_DAC2*  
*TEST\_ADC*

Definition at line 68 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.19.2.6 enum RadioFrequencyIdentificationMFRC522::Version

Enumerator

```
CLONE
V0_0
V1_0
V2_0
```

Definition at line 1261 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.19.3 Constructor & Destructor Documentation

##### 4.19.3.1 RadioFrequencyIdentificationMFRC522::RadioFrequencyIdentificationMFRC522 ( RegisterBasedDevice \* device, unsigned char resetPin )

Definition at line 4 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

#### 4.19.4 Member Function Documentation

##### 4.19.4.1 unsigned int RadioFrequencyIdentificationMFRC522::calculateCRC ( unsigned char \* buff, unsigned char len )

Definition at line 218 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

##### 4.19.4.2 void RadioFrequencyIdentificationMFRC522::clearInterrupt ( Interrupt interrupt )

Definition at line 98 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

##### 4.19.4.3 void RadioFrequencyIdentificationMFRC522::clearLastError ( ) [inline]

Definition at line 1281 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.19.4.4 int RadioFrequencyIdentificationMFRC522::communicate ( Command command, unsigned char \* output, unsigned char \* input, unsigned char outputLen, bool checkCRC )

Definition at line 142 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

##### 4.19.4.5 void RadioFrequencyIdentificationMFRC522::configureTimer ( unsigned int prescaler, unsigned int reload, bool autoStart, bool autoRestart )

The timer unit can be used to measure the time interval between two events or to indicate that a specific event occurred after a specific time.

The timer can be triggered by events explained in the paragraphs below. The timer does not influence any internal events, for example, a time-out during data reception does not automatically influence the reception process. Furthermore, several timer-related bits can be used to generate an interrupt. The timer has an input clock of 13.56 MHz derived from the 27.12 MHz quartz crystal oscillator. The timer consists of two stages: prescaler and counter. The prescaler (TPrescaler) is a 12-bit counter. The reload values (TReloadVal\_Hi[7:0] and TReloadVal\_Lo[7:0]) for TPrescaler can be set between 0 and 4095 in the TModeReg register's TPrescaler\_Hi[3:0] bits and TPrescalerReg register's TPrescaler\_Lo[7:0] bits. The reload value for the counter is defined by 16 bits between 0 and 65535 in the TReloadReg register. The current value of the timer is indicated in the TCounterValReg register. When the counter reaches 0, an interrupt is automatically generated, indicated by the ComIrqReg register's TimerIrq bit setting. If enabled, this event can be indicated on pin IRQ. The TimerIrq bit can be set and reset by the host. Depending on the configuration, the timer will stop at 0 or restart with the value set in the TReloadReg register. The timer status is indicated by the Status1Reg register's TRunning bit. The timer can be started manually using the ControlReg register's TStartNow bit and stopped using the ControlReg register's TStopNow bit. The timer can also be activated automatically to meet any dedicated protocol requirements by setting the TModeReg register's TAuto bit to logic 1.

## Parameters

|                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>prescaler</i>   | 12 bit prescaler value.                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| <i>reload</i>      | 16 bit reload value.                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| <i>autoStart</i>   | 1: timer starts automatically at the end of the transmission in all communication modes at all speeds if the RxModeReg register's RxMultiple bit is not set, the timer stops immediately after receiving the 5th bit (1 start bit, 4 data bits) if the RxMultiple bit is set to logic 1 the timer never stops, in which case the timer can be stopped by setting the ControlReg register's TStopNow bit to logic 1 0: indicates that the timer is not influenced by the protocol |
| <i>autoRestart</i> | 1: timer automatically restarts its count-down from the 16-bit timer reload value instead of counting down to zero 0 timer decrements to 0 and the ComIrqReg register's TimerIRq bit is set to logic 1                                                                                                                                                                                                                                                                           |

Definition at line 68 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

4.19.4.6 void RadioFrequencyIdentificationMFRC522::disableInterrupt ( Interrupt *interrupt* )

Definition at line 94 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

4.19.4.7 void RadioFrequencyIdentificationMFRC522::enableInterrupt ( Interrupt *interrupt* )

Definition at line 90 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

4.19.4.8 void RadioFrequencyIdentificationMFRC522::flushQueue ( )

Definition at line 105 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

4.19.4.9 int RadioFrequencyIdentificationMFRC522::generateRandomId ( unsigned char *buff*[10] )

Definition at line 113 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

4.19.4.10 unsigned char RadioFrequencyIdentificationMFRC522::getLastError ( ) [inline]

Definition at line 1277 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.19.4.11 RadioFrequencyIdentificationMFRC522::Version RadioFrequencyIdentificationMFRC522::getVersion ( )

Definition at line 297 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

4.19.4.12 void RadioFrequencyIdentificationMFRC522::initialize ( )

Definition at line 11 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

#### 4.19.4.13 bool RadioFrequencyIdentificationMFRC522::performSelfTest ( )

1. Perform a soft reset.
2. Clear the internal buffer by writing 25 bytes of 00h and implement the Config command.
3. Enable the self test by writing 09h to the AutoTestReg register.
4. Write 00h to the FIFO buffer.
5. Start the self test with the CalcCRC command.
6. The self test is initiated.
7. When the self test has completed, the FIFO buffer contains the following 64 bytes:

FIFO buffer byte values for MFRC522 version 1.0: 00h, C6h, 37h, D5h, 32h, B7h, 57h, 5Ch, C2h, D8h, 7Ch, 4Dh, D9h, 70h, C7h, 73h, 10h, E6h, D2h, AAh, 5Eh, A1h, 3Eh, 5Ah, 14h, AFh, 30h, 61h, C9h, 70h, DBh, 2Eh, 64h, 22h, 72h, B5h, BDh, 65h, F4h, ECh, 22h, BCh, D3h, 72h, 35h, CDh, AAh, 41h, 1Fh, A7h, F3h, 53h, 14h, DEh, 7Eh, 02h, D9h, 0Fh, B5h, 5Eh, 25h, 1Dh, 29h, 79h

FIFO buffer byte values for MFRC522 version 2.0: 00h, EBh, 66h, BAh, 57h, BFh, 23h, 95h, D0h, E3h, 0Dh, 3Dh, 27h, 89h, 5Ch, DEh, 9Dh, 3Bh, A7h, 00h, 21h, 5Bh, 89h, 82h, 51h, 3Ah, EBh, 02h, 0Ch, A5h, 00h, 49h, 7Ch, 84h, 4Dh, B3h, CCh, D2h, 1Bh, 81h, 5Dh, 48h, 76h, D5h, 71h, 061h, 21h, A9h, 86h, 96h, 83h, 38h, CFh, 9Dh, 5Bh, 6Dh, DCh, 15h, BAh, 3Eh, 7Dh, 95h, 03Bh, 2Fh

Definition at line 260 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

#### 4.19.4.14 int RadioFrequencyIdentificationMFRC522::readRegisterBlock ( unsigned char *reg*, unsigned char \* *buf*, unsigned char *len* )

Reads values from the device, starting by the reg register.

##### Parameters

|            |                                                                     |
|------------|---------------------------------------------------------------------|
| <i>reg</i> | The register number.                                                |
| <i>buf</i> | The buffer where to place read bytes. MSB become LSB inside buffer. |
| <i>len</i> | How many bytes to read.                                             |

##### Returns

If  $\geq 0$ : How many bytes were read. If  $< 0$ : Error code:

- -1: data too long to fit in transmit buffer
- -2: received NACK on transmit of address
- -3: received NACK on transmit of data
- -4: other error
- -5: timeout

Definition at line 54 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

#### 4.19.4.15 void RadioFrequencyIdentificationMFRC522::sendCommand ( Command *command* ) [inline]

Definition at line 1273 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.19.4.16 void RadioFrequencyIdentificationMFRC522::setAntennaOff ( )

Definition at line 50 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

4.19.4.17 void RadioFrequencyIdentificationMFRC522::setAntennaOn ( )

Definition at line 46 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

4.19.4.18 void RadioFrequencyIdentificationMFRC522::setWaterLevel ( unsigned char *level* )

Definition at line 109 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

4.19.4.19 void RadioFrequencyIdentificationMFRC522::softReset ( )

Definition at line 42 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

4.19.4.20 void RadioFrequencyIdentificationMFRC522::startTimer ( )

Definition at line 82 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

4.19.4.21 void RadioFrequencyIdentificationMFRC522::stopTimer ( )

Definition at line 86 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

4.19.4.22 bool RadioFrequencyIdentificationMFRC522::waitForRegisterBits ( unsigned char *reg*, unsigned char *mask* )  
[inline]

Definition at line 1358 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.19.4.23 bool RadioFrequencyIdentificationMFRC522::waitForRegisterBits ( unsigned char *reg*, unsigned char *mask*,  
unsigned long *timeout* )

Definition at line 250 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

4.19.4.24 unsigned char RadioFrequencyIdentificationMFRC522::writeRegisterBlock ( unsigned char *reg*, unsigned char \* *buf*,  
unsigned char *len* )

Writes a sequence of values to a sequence of registers, starting by the reg address.

#### Parameters

|            |                      |
|------------|----------------------|
| <i>reg</i> | The register number. |
| <i>buf</i> | The buffer.          |
| <i>len</i> | Buffer length.       |

#### Returns

The result of Wire.endTransmission().

Definition at line 61 of file [RadioFrequencyIdentificationMFRC522.cpp](#).

#### 4.19.5 Member Data Documentation

##### 4.19.5.1 RegisterBasedDevice\* RadioFrequencyIdentificationMFRC522::device [private]

Definition at line 60 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.19.5.2 unsigned char RadioFrequencyIdentificationMFRC522::lastError [private]

Definition at line 64 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.19.5.3 unsigned char RadioFrequencyIdentificationMFRC522::resetPin [private]

Definition at line 62 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this class was generated from the following files:

- [RadioFrequencyIdentificationMFRC522.h](#)
- [RadioFrequencyIdentificationMFRC522.cpp](#)

## 4.20 RadioFrequencyIdentificationMFRC522::RF\_CFGbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

### Public Attributes

- struct {  
    unsigned char:4  
    unsigned char RX\_GAIN:3  
};
- unsigned char value

#### 4.20.1 Detailed Description

RF\_CFG register.

Configures the receiver gain.

Definition at line 1105 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.20.2 Member Data Documentation

##### 4.20.2.1 struct { ... }

##### 4.20.2.2 unsigned RadioFrequencyIdentificationMFRC522::RF\_CFGbits::char

Definition at line 1110 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.20.2.3 unsigned char RadioFrequencyIdentificationMFRC522::RF\_CFGbits::RX\_GAIN

Definition at line 1121 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.20.2.4 unsigned char RadioFrequencyIdentificationMFRC522::RF\_CFGbits::value

Definition at line 1126 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

## 4.21 RadioFrequencyIdentificationMFRC522::RX\_MODEbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

## Public Attributes

- struct {  
    unsigned char:2  
    unsigned char RX\_MULTIPLE:1  
    unsigned char RX\_NO\_ERR:1  
    unsigned char RX\_SPEED:3  
    unsigned char RX\_CRC\_EN:1  
};
- unsigned char value

## 4.21.1 Detailed Description

RX\_MODE register.

Defines the data rate during reception.

Definition at line 817 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.21.2 Member Data Documentation

## 4.21.2.1 struct { ... }

## 4.21.2.2 unsigned RadioFrequencyIdentificationMFRC522::RX\_MODEbits::char

Definition at line 822 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.21.2.3 unsigned char RadioFrequencyIdentificationMFRC522::RX\_MODEbits::RX\_CRC\_EN

Definition at line 846 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.21.2.4 unsigned char RadioFrequencyIdentificationMFRC522::RX\_MODEbits::RX\_MULTIPLE

Definition at line 832 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.21.2.5 unsigned char RadioFrequencyIdentificationMFRC522::RX\_MODEbits::RX\_NO\_ERR

Definition at line 835 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.21.2.6 unsigned char RadioFrequencyIdentificationMFRC522::RX\_MODEbits::RX\_SPEED

Definition at line 842 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.21.2.7 unsigned char RadioFrequencyIdentificationMFRC522::RX\_MODEbits::value

Definition at line 848 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

## 4.22 RadioFrequencyIdentificationMFRC522::RX\_SELbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

### Public Attributes

- struct {  
    unsigned char [RX\\_WAIT](#):6  
    unsigned char [UART\\_SEL](#):2  
};
- unsigned char [value](#)

#### 4.22.1 Detailed Description

RX\_SEL register.

Selects internal receiver settings.

Definition at line 966 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.22.2 Member Data Documentation

##### 4.22.2.1 struct { ... }

##### 4.22.2.2 unsigned char RadioFrequencyIdentificationMFRC522::RX\_SELbits::RX\_WAIT

Definition at line 973 of file [RadioFrequencyIdentificationMFRC522.h](#).



#### 4.22.2.3 unsigned char RadioFrequencyIdentificationMFRC522::RX\_SELbits::UART\_SEL

Definition at line 980 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.22.2.4 unsigned char RadioFrequencyIdentificationMFRC522::RX\_SELbits::value

Definition at line 982 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

### 4.23 RadioFrequencyIdentificationMFRC522::RX\_THRESHOLDbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

#### Public Attributes

- struct {  
    unsigned char COLL\_LEVEL:3  
    unsigned char:1  
    unsigned char MIN\_LEVEL:4  
};
- unsigned char value

#### 4.23.1 Detailed Description

RX\_THRESHOLD register.

Selects thresholds for the bit decoder.

Definition at line 990 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.23.2 Member Data Documentation

##### 4.23.2.1 struct { ... }

##### 4.23.2.2 unsigned RadioFrequencyIdentificationMFRC522::RX\_THRESHOLDbits::char

Definition at line 999 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.23.2.3 unsigned char RadioFrequencyIdentificationMFRC522::RX\_THRESHOLDbits::COLL\_LEVEL

Definition at line 996 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.23.2.4 unsigned char RadioFrequencyIdentificationMFRC522::RX\_THRESHOLDbits::MIN\_LEVEL

Definition at line 1002 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.23.2.5 unsigned char RadioFrequencyIdentificationMFRC522::RX\_THRESHOLDbits::value

Definition at line 1004 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

### 4.24 RadioFrequencyIdentificationMFRC522::SERIAL\_SPEEDbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

#### Public Attributes

- struct {  
    unsigned char [BR\\_T1](#):5  
    unsigned char [BR\\_T0](#):3  
};
- unsigned char [value](#)

#### 4.24.1 Detailed Description

SERIAL\_SPEED register.

Selects the speed of the serial UART interface.

Definition at line 1087 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.24.2 Member Data Documentation

##### 4.24.2.1 struct { ... }

##### 4.24.2.2 unsigned char RadioFrequencyIdentificationMFRC522::SERIAL\_SPEEDbits::BR\_T0

Definition at line 1095 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.24.2.3 unsigned char RadioFrequencyIdentificationMFRC522::SERIAL\_SPEEDbits::BR\_T1

Definition at line 1092 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.24.2.4 unsigned char RadioFrequencyIdentificationMFRC522::SERIAL\_SPEEDbits::value

Definition at line 1097 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

## 4.25 RadioFrequencyIdentificationMFRC522::STATUS1bits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

## Public Attributes

- struct {
  - unsigned char LO\_ALERT:1
  - unsigned char HI\_ALERT:1
  - unsigned char T\_RUNNING:1
  - unsigned char IRQ:1
  - unsigned char CRC\_READY:1
  - unsigned char CRC\_OK:1
  - unsigned char:1
- };
- unsigned char value

## 4.25.1 Detailed Description

STATUS1 register.

Contains status bits of the CRC, interrupt and FIFO buffer.

Definition at line 530 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.25.2 Member Data Documentation

## 4.25.2.1 struct { ... }

## 4.25.2.2 unsigned RadioFrequencyIdentificationMFRC522::STATUS1bits::char

Definition at line 567 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.25.2.3 unsigned char RadioFrequencyIdentificationMFRC522::STATUS1bits::CRC\_OK

Definition at line 564 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.25.2.4 unsigned char RadioFrequencyIdentificationMFRC522::STATUS1bits::CRC\_READY

Definition at line 558 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.25.2.5 unsigned char RadioFrequencyIdentificationMFRC522::STATUS1bits::HI\_ALERT

Definition at line 546 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.25.2.6 unsigned char RadioFrequencyIdentificationMFRC522::STATUS1bits::IRQ

Definition at line 555 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.25.2.7 unsigned char RadioFrequencyIdentificationMFRC522::STATUS1bits::LO\_ALERT

Definition at line 539 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.25.2.8 unsigned char RadioFrequencyIdentificationMFRC522::STATUS1bits::T\_RUNNING

Definition at line 551 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.25.2.9 unsigned char RadioFrequencyIdentificationMFRC522::STATUS1bits::value

Definition at line 569 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

## 4.26 RadioFrequencyIdentificationMFRC522::STATUS2bits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

### Public Attributes

- struct {
  - unsigned char MODEM\_STATE:3
  - unsigned char MF\_CRYPT01\_ON:1
  - unsigned char:2
  - unsigned char I2C\_FORCE\_HS:1
  - unsigned char TEMP\_SENS\_CLEAR:1
 };
- unsigned char value

#### 4.26.1 Detailed Description

STATUS2 register.

Contains status bits of the receiver, transmitter and data mode detector.

Definition at line 577 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.26.2 Member Data Documentation

## 4.26.2.1 struct { ... }

## 4.26.2.2 unsigned RadioFrequencyIdentificationMFRC522::STATUS2bits::char

Definition at line 599 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.26.2.3 unsigned char RadioFrequencyIdentificationMFRC522::STATUS2bits::I2C\_FORCE\_HS

Definition at line 604 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.26.2.4 unsigned char RadioFrequencyIdentificationMFRC522::STATUS2bits::MF\_CRYPT01\_ON

Definition at line 596 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.26.2.5 unsigned char RadioFrequencyIdentificationMFRC522::STATUS2bits::MODEM\_STATE

Definition at line 591 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.26.2.6 unsigned char RadioFrequencyIdentificationMFRC522::STATUS2bits::TEMP\_SENS\_CLEAR

Definition at line 607 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.26.2.7 unsigned char RadioFrequencyIdentificationMFRC522::STATUS2bits::value

Definition at line 609 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

## 4.27 RadioFrequencyIdentificationMFRC522::T\_MODEbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

## Public Attributes

- struct {
  - unsigned char [T\\_PRESCALER\\_HI](#):4
  - unsigned char [T\\_AUTO\\_RESTART](#):1
  - unsigned char [T\\_GATED](#):2
  - unsigned char [T\\_AUTO](#):1
 };
- unsigned char [value](#)

#### 4.27.1 Detailed Description

T\_MODE register.

These registers define the timer settings.

Remark: The TPrescaler setting higher 4 bits are in the TModeReg register and the lower 8 bits are in the T← PrescalerReg register.

Definition at line 1198 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.27.2 Member Data Documentation

##### 4.27.2.1 struct { ... }

##### 4.27.2.2 unsigned char RadioFrequencyIdentificationMFRC522::T\_MODEbits::T\_AUTO

Definition at line 1227 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.27.2.3 unsigned char RadioFrequencyIdentificationMFRC522::T\_MODEbits::T\_AUTO\_RESTART

Definition at line 1212 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.27.2.4 unsigned char RadioFrequencyIdentificationMFRC522::T\_MODEbits::T\_GATED

Definition at line 1220 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.27.2.5 unsigned char RadioFrequencyIdentificationMFRC522::T\_MODEbits::T\_PRESCALER\_HI

Definition at line 1208 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.27.2.6 unsigned char RadioFrequencyIdentificationMFRC522::T\_MODEbits::value

Definition at line 1229 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

### 4.28 RadioFrequencyIdentificationMFRC522::TX\_ASKbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

#### Public Attributes

- struct {  
    unsigned char:6  
    unsigned char FORCE\_100\_ASK:1  
};
- unsigned char value

## 4.28.1 Detailed Description

TX\_ASK register.

Controls transmit modulation settings.

Definition at line 911 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.28.2 Member Data Documentation

## 4.28.2.1 struct { ... }

## 4.28.2.2 unsigned RadioFrequencyIdentificationMFRC522::TX\_ASKbits::char

Definition at line 916 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.28.2.3 unsigned char RadioFrequencyIdentificationMFRC522::TX\_ASKbits::FORCE\_100\_ASK

Definition at line 919 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 4.28.2.4 unsigned char RadioFrequencyIdentificationMFRC522::TX\_ASKbits::value

Definition at line 924 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

## 4.29 RadioFrequencyIdentificationMFRC522::TX\_CONTROLbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

## Public Attributes

- struct {
  - unsigned char TX1\_RF\_EN:1
  - unsigned char TX2\_RF\_EN:1
  - unsigned char:1
  - unsigned char TX2\_CW:1
  - unsigned char INV\_TX1\_RF\_OFF:1
  - unsigned char INV\_TX2\_RF\_OFF:1
  - unsigned char INV\_TX1\_RF\_ON:1
  - unsigned char INV\_TX2\_RF\_ON:1
};
- struct {
  - unsigned char TX\_RF\_EN:2
  - unsigned char:2
  - unsigned char INV\_TX\_RF\_OFF:2
  - unsigned char INV\_TX\_RF\_ON:2
};
- unsigned char value

#### 4.29.1 Detailed Description

TX\_CONTROL register.

Controls the logical behavior of the antenna driver pins TX1 and TX2.

Definition at line 856 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.29.2 Member Data Documentation

4.29.2.1 struct { ... }

4.29.2.2 struct { ... }

4.29.2.3 unsigned RadioFrequencyIdentificationMFRC522::TX\_CONTROLbits::char

Definition at line 867 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.29.2.4 unsigned char RadioFrequencyIdentificationMFRC522::TX\_CONTROLbits::INV\_TX1\_RF\_OFF

Definition at line 874 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.29.2.5 unsigned char RadioFrequencyIdentificationMFRC522::TX\_CONTROLbits::INV\_TX1\_RF\_ON

Definition at line 880 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.29.2.6 unsigned char RadioFrequencyIdentificationMFRC522::TX\_CONTROLbits::INV\_TX2\_RF\_OFF

Definition at line 877 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.29.2.7 unsigned char RadioFrequencyIdentificationMFRC522::TX\_CONTROLbits::INV\_TX2\_RF\_ON

Definition at line 883 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.29.2.8 unsigned char RadioFrequencyIdentificationMFRC522::TX\_CONTROLbits::INV\_TX\_RF\_OFF

Definition at line 897 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.29.2.9 unsigned char RadioFrequencyIdentificationMFRC522::TX\_CONTROLbits::INV\_TX\_RF\_ON

Definition at line 901 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.29.2.10 unsigned char RadioFrequencyIdentificationMFRC522::TX\_CONTROLbits::TX1\_RF\_EN

Definition at line 861 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.29.2.11 unsigned char RadioFrequencyIdentificationMFRC522::TX\_CONTROLbits::TX2\_CW

Definition at line 871 of file [RadioFrequencyIdentificationMFRC522.h](#).



4.29.2.12 unsigned char RadioFrequencyIdentificationMFRC522::TX\_CONTROLbits::TX2\_RF\_EN

Definition at line 864 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.29.2.13 unsigned char RadioFrequencyIdentificationMFRC522::TX\_CONTROLbits::TX\_RF\_EN

Definition at line 890 of file [RadioFrequencyIdentificationMFRC522.h](#).

4.29.2.14 unsigned char RadioFrequencyIdentificationMFRC522::TX\_CONTROLbits::value

Definition at line 903 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

## 4.30 RadioFrequencyIdentificationMFRC522::TX\_MODEbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

### Public Attributes

- struct {  
    unsigned char:3  
    unsigned char INV\_MOD:1  
    unsigned char TX\_SPEED:3  
    unsigned char TX\_CRC\_EN:1  
};
- unsigned char value

### 4.30.1 Detailed Description

TX\_MODE register.

Defines the data rate during transmission.

Definition at line 788 of file [RadioFrequencyIdentificationMFRC522.h](#).

### 4.30.2 Member Data Documentation

#### 4.30.2.1 struct { ... }

4.30.2.2 unsigned RadioFrequencyIdentificationMFRC522::TX\_MODEbits::char

Definition at line 793 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.30.2.3 unsigned char RadioFrequencyIdentificationMFRC522::TX\_MODEbits::INV\_MOD

Definition at line 796 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.30.2.4 unsigned char RadioFrequencyIdentificationMFRC522::TX\_MODEbits::TX\_CRC\_EN

Definition at line 807 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.30.2.5 unsigned char RadioFrequencyIdentificationMFRC522::TX\_MODEbits::TX\_SPEED

Definition at line 803 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.30.2.6 unsigned char RadioFrequencyIdentificationMFRC522::TX\_MODEbits::value

Definition at line 809 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

### 4.31 RadioFrequencyIdentificationMFRC522::TX\_SELbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

#### Public Attributes

- struct {  
    unsigned char MF\_OUT\_SEL:4  
    unsigned char:2  
};
- unsigned char value

#### 4.31.1 Detailed Description

TX\_SEL register.

Selects the internal sources for the analog module.

Definition at line 932 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.31.2 Member Data Documentation

##### 4.31.2.1 struct { ... }

##### 4.31.2.2 unsigned RadioFrequencyIdentificationMFRC522::TX\_SELbits::char

Definition at line 953 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.31.2.3 unsigned char RadioFrequencyIdentificationMFRC522::TX\_SELbits::MF\_OUT\_SEL

Definition at line 946 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.31.2.4 unsigned char RadioFrequencyIdentificationMFRC522::TX\_SELbits::value

Definition at line 958 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

## 4.32 RadioFrequencyIdentificationMFRC522::Uid Struct Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

### Public Attributes

- unsigned char [size](#)
- unsigned char [uid](#) [10]
- unsigned char [sak](#)

#### 4.32.1 Detailed Description

Definition at line 1250 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.32.2 Member Data Documentation

##### 4.32.2.1 unsigned char RadioFrequencyIdentificationMFRC522::Uid::sak

Definition at line 1258 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.32.2.2 unsigned char RadioFrequencyIdentificationMFRC522::Uid::size

Definition at line 1253 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.32.2.3 unsigned char RadioFrequencyIdentificationMFRC522::Uid::uid[10]

Definition at line 1255 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this struct was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

### 4.33 RadioFrequencyIdentificationMFRC522::VERSIONbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

#### Public Attributes

- struct {
  - unsigned char [VERSION](#):4
  - unsigned char [CHIPTYPE](#):4
- };
- unsigned char [value](#)

#### 4.33.1 Detailed Description

VERSION register.

Shows the MFRC522 software version.

Definition at line [1237](#) of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.33.2 Member Data Documentation

##### 4.33.2.1 struct { ... }

##### 4.33.2.2 unsigned char RadioFrequencyIdentificationMFRC522::VERSIONbits::CHIPTYPE

Definition at line [1245](#) of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.33.2.3 unsigned char RadioFrequencyIdentificationMFRC522::VERSIONbits::value

Definition at line [1247](#) of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.33.2.4 unsigned char RadioFrequencyIdentificationMFRC522::VERSIONbits::VERSION

Definition at line [1242](#) of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:

- [RadioFrequencyIdentificationMFRC522.h](#)

### 4.34 RadioFrequencyIdentificationMFRC522::WATER\_LEVELbits Union Reference

```
#include <RadioFrequencyIdentificationMFRC522.h>
```

#### Public Attributes

- struct {  
    unsigned char WATER\_LEVEL:7  
    unsigned char:1  
};
- unsigned char value

#### 4.34.1 Detailed Description

WATER\_LEVEL register.

Defines the level for FIFO under- and overflow warning.

Definition at line 637 of file [RadioFrequencyIdentificationMFRC522.h](#).

#### 4.34.2 Member Data Documentation

##### 4.34.2.1 struct { ... }

##### 4.34.2.2 unsigned RadioFrequencyIdentificationMFRC522::WATER\_LEVELbits::char

Definition at line 649 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.34.2.3 unsigned char RadioFrequencyIdentificationMFRC522::WATER\_LEVELbits::value

Definition at line 651 of file [RadioFrequencyIdentificationMFRC522.h](#).

##### 4.34.2.4 unsigned char RadioFrequencyIdentificationMFRC522::WATER\_LEVELbits::WATER\_LEVEL

Definition at line 646 of file [RadioFrequencyIdentificationMFRC522.h](#).

The documentation for this union was generated from the following file:


- [RadioFrequencyIdentificationMFRC522.h](#)

## 5 File Documentation

### 5.1 RadioFrequencyIdentification.cpp File Reference

```
#include "RadioFrequencyIdentification.h"
```

Include dependency graph for RadioFrequencyIdentification.cpp:




## 5.2 RadioFrequencyIdentification.cpp

```
00001 #include "RadioFrequencyIdentification.h"
```

## 5.3 RadioFrequencyIdentification.h File Reference

This graph shows which files directly or indirectly include this file:



### Classes

- class [RadioFrequencyIdentification](#)


## 5.4 RadioFrequencyIdentification.h

```
00001
00007 #ifndef __ARDUINO_RADIO_FREQUENCY_IDENTIFICATION_H__
00008 #define __ARDUINO_RADIO_FREQUENCY_IDENTIFICATION_H__ 1
00009
00010 class RadioFrequencyIdentification {
00011
00012 };
00013
00014 #endif // __ARDUINO_RADIO_FREQUENCY_IDENTIFICATION_H__
```

## 5.5 RadioFrequencyIdentificationMFRC522.cpp File Reference

```
#include "RadioFrequencyIdentificationMFRC522.h"
#include <Arduino.h>
```

Include dependency graph for RadioFrequencyIdentificationMFRC522.cpp:



## 5.6 RadioFrequencyIdentificationMFRC522.cpp

```

00001 #include "RadioFrequencyIdentificationMFRC522.h"
00002 #include <Arduino.h>
00003
00004 RadioFrequencyIdentificationMFRC522::RadioFrequencyIdentificationMFRC522
00005 (
00006     RegisterBasedDevice *device, unsigned char resetPin)
00007 : RadioFrequencyIdentification(), device(device), resetPin(resetPin) {
00008     pinMode(resetPin, OUTPUT);
00009     digitalWrite(resetPin, LOW);
00010 }
00011 void RadioFrequencyIdentificationMFRC522::initialize() {
00012     if (digitalRead(resetPin) == LOW) {
00013         digitalWrite(resetPin, HIGH);
00014         delay(50);
00015     } else {
00016         softReset();
00017     }
00018     clearRegisterBits(AUTO_TEST, AUTO_TEST_ENABLE);
00019
00020     // TAuto=1; f(Timer) = 6.78MHz/TPreScaler
00021     device->writeRegister(T_MODE, 0x8d);
00022     // TModeReg[3..0] + TPreScalerReg
00023     device->writeRegister(T_PRESCALER_LOW, 0x3e);
00024     device->writeRegister(T_RELOAD_LOW, 0x1e);
00025     device->writeRegister(T_RELOAD_HIGH, 0);
00026
00027     // 100% ASK
00028     writeRegister(TX_ASK, 0x40);
00029
00030     // CRC Initial value 0x6363 ???
00031     writeRegister(MODE, 0x3d);
00032
00033     // ClearBitMask(STATUS2, 0x08); //MFCrypto1On=0
00034     // Write_AddicoreRFID(RxSelReg, 0x86); //RxWait = RxSelReg[5..0]
00035     // Write_AddicoreRFID(RFCfgReg, 0x7f); //RxGain = 48dB
00036
00037     // Open the antenna
00038     setAntennaOn();
00039 }
00040
00041 void RadioFrequencyIdentificationMFRC522::softReset() {
00042     writeRegister(COMMAND, SOFT_RESET);
00043 }
00044
00045 void RadioFrequencyIdentificationMFRC522::setAntennaOn() {
00046     setRegisterBits(TX_CONTROL, TX_CONTROL_TX_RF_EN);
00047 }
00048
00049 void RadioFrequencyIdentificationMFRC522::setAntennaOff() {
00050     clearRegisterBits(TX_CONTROL, TX_CONTROL_TX_RF_EN);
00051 }
  
```

```

00052 }
00053
00054 int RadioFrequencyIdentificationMFRC522::readRegisterBlock
(unsigned char reg,
 unsigned char *buf, unsigned char len) {
00055
00056     // MSB == 1 is for reading. LSB is not used in address.
00057     return device->readRegisterBlock(((reg << 1) & 0x7e) | 0x80, buf, len);
00058 }
00059
00060
00061 unsigned char RadioFrequencyIdentificationMFRC522::writeRegisterBlock
(unsigned char reg,
 unsigned char *buf, unsigned char len) {
00062
00063     // MSB == 0 is for writing. LSB is not used in address.
00064     return device->writeRegisterBlock((reg << 1) & 0x7e, buf, len);
00065 }
00066
00067
00068 void RadioFrequencyIdentificationMFRC522::configureTimer
(unsigned int prescaler,
 unsigned int reload, bool autoStart, bool autoRestart) {
00069
00070     T_MODEbits timerMode;
00071     timerMode.value = readRegister(T_MODE);
00072     timerMode.T_PRESCALER_HI = (prescaler >> 8) & 0x0f;
00073     timerMode.T_AUTO = autoStart;
00074     timerMode.T_GATED = (unsigned char) 0;
00075     timerMode.T_AUTO_RESTART = autoRestart;
00076     writeRegister(T_MODE, timerMode.value);
00077     writeRegister(T_PRESCALER_LOW, prescaler & 0xff);
00078     writeRegister(T_RELOAD_HIGH, (reload >> 8) & 0xff);
00079     writeRegister(T_RELOAD_LOW, reload & 0xff);
00080 }
00081
00082 void RadioFrequencyIdentificationMFRC522::startTimer() {
00083     setRegisterBits(CONTROL, CONTROL_T_START_NOW);
00084 }
00085
00086 void RadioFrequencyIdentificationMFRC522::stopTimer() {
00087     setRegisterBits(CONTROL, CONTROL_T_STOP_NOW);
00088 }
00089
00090 void RadioFrequencyIdentificationMFRC522::enableInterrupt
(Interrupt interrupt) {
00091     setRegisterBits(MFR522_INT_TO_EN_REG(interrupt),
 MFR522_INT_TO_EN_MASK(interrupt));
00092 }
00093
00094 void RadioFrequencyIdentificationMFRC522::disableInterrupt
(Interrupt interrupt) {
00095     clearRegisterBits(MFR522_INT_TO_EN_REG(interrupt),
 MFR522_INT_TO_EN_MASK(interrupt));
00096 }
00097
00098 void RadioFrequencyIdentificationMFRC522::clearInterrupt
(Interrupt interrupt) {
00099
00100     // 0x7f: first bit 0 indicates that the marked bits in the register are cleared
00101     configureRegisterBits(MFR522_INT_TO_IRQ_REG(interrupt),
 (MFR522_INT_TO_IRQ_MASK(interrupt) | 0x80, 0x7f);
00102 }
00103
00104
00105 void RadioFrequencyIdentificationMFRC522::flushQueue() {
00106     setRegisterBits(FIFO_LEVEL, FIFO_LEVEL_FLUSH_BUFFER);
00107 }
00108
00109 void RadioFrequencyIdentificationMFRC522::setWaterLevel(
 unsigned char level) {
00110     writeRegister(WATER_LEVEL, WATER_LEVEL_WATER_LEVEL & level);
00111 }
00112
00113 int RadioFrequencyIdentificationMFRC522::generateRandomId
(unsigned char buf[10]) {
00114
00115     // Stop any active command.
00116     sendCommand(IDLE);
00117
00118     // Clear all seven interrupt request bits
00119     clearInterrupt(COM_ALL_IRQ);
00120
00121     // FlushBuffer = 1, FIFO initialization
00122     flushQueue();
00123
00124     // Send command
00125     sendCommand(GENERATE_RANDOM_ID);
00126
00127     // Wait for command to complete.
00128     waitForRegisterBits(COM_IRQ, COM_IRQ_IDLE_IRQ);

```



```

00129
00130 // FlushBuffer = 1, FIFO initialization
00131 flushQueue();
00132
00133 // Transfers 25 bytes from the internal buffer to the FIFO buffer.
00134 sendCommand(MEM);
00135
00136 // Wait for command to complete.
00137 waitForRegisterBits(COM_IRQ, COM_IRQ_IDLE_IRQ);
00138 sendCommand(IDLE);
00139 return readRegisterBlock(FIFO_DATA, buf, 10);
00140 }
00141
00142 int RadioFrequencyIdentificationMFRC522::communicate(
    Command command, unsigned char *output,
    unsigned char *input, unsigned char outputLen, bool checkCRC) {
00143
00144     int len = 0;
00145     COM_IRQbits irq;
00146
00147     // Stop any active command.
00148     sendCommand(IDLE);
00149
00150     // Clear all seven interrupt request bits
00151     clearInterrupt(COM_ALL_IRQ);
00152
00153     // FlushBuffer = 1, FIFO initialization
00154     flushQueue();
00155
00156     // Write sendData to the FIFO
00157     writeRegisterBlock(FIFO_DATA, output, outputLen);
00158
00159     // Execute the command
00160     sendCommand(command);
00161
00162     if (command == TRANSCEIVE) {
00163         // StartSend=1, transmission of data starts
00164         setRegisterBits(BIT_FRAMING, BIT_FRAMING_START_SEND);
00165     }
00166
00167     // Wait for the command to complete.
00168     // If timer was configured and T_AUTO flag is active in T_MODE register,
00169     // timer will start automatically after all data is transmitted.
00170     // See: configureTimer method
00171     do {
00172         irq.value = readRegister(COM_IRQ);
00173
00174         // Timer interrupt - nothing received
00175         if (irq.TIMER_IRQ) {
00176             lastError = TIMEOUT_ERROR;
00177             return -1;
00178         }
00179     } while (!irq.IDLE_IRQ && !irq.RX_IRQ);
00180
00181     // Stop now if any errors except collisions were detected.
00182     // ErrorReg[7..0] bits are: WrErr TempErr reserved BufferOvfl CollErr CRCErr ParityErr ProtocolErr
00183     ERRORbits error;
00184     error.value = readRegister(ERROR);
00185     if (error.BUFFER_OVFL || error.PARITY_ERR || error.
        PROTOCOL_ERR || error.COLL_ERR) {
00186         lastError = COMMUNICATION_ERROR;
00187         return -1;
00188     }
00189
00190     // If the caller wants data back, get it from the MFRC522.
00191     if (input != NULL) {
00192         // Number of bytes in the FIFO
00193         int inpuLen = readRegister(FIFO_LEVEL);
00194
00195         // Get received data from FIFO
00196         len = readRegisterBlock(FIFO_DATA, input, inpuLen);
00197
00198         // Perform CRC_A validation if requested.
00199         if (len > 0 && checkCRC) {
00200             // Verify CRC_A - do our own calculation and store the control in controlBuffer.
00201             unsigned int expectedCRC = calculateCRC(input, inpuLen - 2);
00202             unsigned int returnedCRC = input[inpuLen - 1];
00203             returnedCRC <<= 8;
00204             returnedCRC |= input[inpuLen - 2] & 0xff;
00205             if (expectedCRC != returnedCRC) {
00206                 lastError = CRC_ERROR;
00207                 return -1;
00208             }
00209         }
00210     }
00211 }
00212
00213

```

```

00214     }
00215     return len;
00216 }
00217
00218 unsigned int RadioFrequencyIdentificationMFRC522::calculateCRC
(unsigned char *buff,
    unsigned char len) {
00219     unsigned int crc = 0;
00220
00221     // Stop any active command.
00222     sendCommand(IDLE);
00223
00224     // Clear all seven interrupt request bits
00225     clearInterrupt(DIV_ALL_IRQ);
00226
00227     // FlushBuffer = 1, FIFO initialization
00228     flushQueue();
00229
00230     // Write sendData to the FIFO
00231     writeRegisterBlock(FIFO_DATA, buff, len);
00232
00233     // Start the calculation
00234     sendCommand(CALC_CRC);
00235
00236     // Wait for the CRC calculation to complete.
00237     waitForRegisterBits(DIV_IRQ, DIV_IRQ_CRC_IRQ);
00238
00239     // Stop calculating CRC for new content in the FIFO.
00240     sendCommand(IDLE);
00241
00242     crc = readRegister(CRC_RESULT_HIDH);
00243     crc <<= 8;
00244     crc |= readRegister(CRC_RESULT_LOW) & 0xff;
00245     return crc;
00246 }
00247
00248 bool RadioFrequencyIdentificationMFRC522::waitForRegisterBits
(unsigned char reg,
    unsigned char mask, unsigned long timeout) {
00249     unsigned char v;
00250     unsigned long start = millis();
00251     do {
00252         v = readRegister(reg);
00253     } while (!(v & mask) && start + timeout > millis());
00254     return (v & mask) > 0;
00255 }
00256
00257 bool RadioFrequencyIdentificationMFRC522::performSelfTest
() {
00258     unsigned char *firmwareReference;
00259     unsigned char buffer[64] = { 0 };
00260     writeRegister(AUTO_TEST, 0x00);
00261     softReset();
00262     flushQueue();
00263     writeRegisterBlock(FIFO_DATA, buffer, 25);
00264     sendCommand(MEM);
00265     writeRegister(AUTO_TEST, AUTO_TEST_ENABLE);
00266     writeRegister(FIFO_DATA, 0x00);
00267     sendCommand(CALC_CRC);
00268     waitForRegisterBits(DIV_IRQ, DIV_IRQ_CRC_IRQ, 100);
00269     readRegisterBlock(FIFO_DATA, buffer, 64);
00270     switch (getVersion()) {
00271     case CLONE:
00272         firmwareReference = (unsigned char *) FM17522_FIRMWARE_REFERENCE;
00273         break;
00274     case V0_0:
00275         firmwareReference = (unsigned char *) MFRC522_FIRMWARE_REFERENCE_V0_0;
00276         break;
00277     case V1_0:
00278         firmwareReference = (unsigned char *) MFRC522_FIRMWARE_REFERENCE_V1_0;
00279         break;
00280     case V2_0:
00281         firmwareReference = (unsigned char *) MFRC522_FIRMWARE_REFERENCE_V2_0;
00282         break;
00283     default:
00284         return false;
00285     }
00286     for (unsigned char i = 0; i < 64; i++) {
00287         if (buffer[i] != pgm_read_byte(&(firmwareReference[i]))) {
00288             return false;
00289         }
00290     }
00291     return true;
00292 }
00293
00294 RadioFrequencyIdentificationMFRC522::Version

```

```

RadioFrequencyIdentificationMFRC522::getVersion() {
00298     return (Version) readRegister(VERSION);
00299 }

```


## 5.7 RadioFrequencyIdentificationMFRC522.h File Reference

```


#include <RadioFrequencyIdentification.h>
#include <RegisterBasedDevice.h>
#include <Arduino.h>

```

Include dependency graph for RadioFrequencyIdentificationMFRC522.h:



This graph shows which files directly or indirectly include this file:



### Classes

- class [RadioFrequencyIdentificationMFRC522](#)
- union [RadioFrequencyIdentificationMFRC522::COMMANDbits](#)
- union [RadioFrequencyIdentificationMFRC522::COM\\_I\\_ENbits](#)
- union [RadioFrequencyIdentificationMFRC522::DIV\\_I\\_ENbits](#)
- union [RadioFrequencyIdentificationMFRC522::COM\\_IRQbits](#)
- union [RadioFrequencyIdentificationMFRC522::DIV\\_IRQbits](#)
- union [RadioFrequencyIdentificationMFRC522::ERRORbits](#)
- union [RadioFrequencyIdentificationMFRC522::STATUS1bits](#)
- union [RadioFrequencyIdentificationMFRC522::STATUS2bits](#)

- union [RadioFrequencyIdentificationMFRC522::FIFO\\_LEVELbits](#)
- union [RadioFrequencyIdentificationMFRC522::WATER\\_LEVELbits](#)
- union [RadioFrequencyIdentificationMFRC522::CONTROLbits](#)
- union [RadioFrequencyIdentificationMFRC522::BIT\\_FRAMINGbits](#)
- union [RadioFrequencyIdentificationMFRC522::COLLbits](#)
- union [RadioFrequencyIdentificationMFRC522::MODEbits](#)
- union [RadioFrequencyIdentificationMFRC522::TX\\_MODEbits](#)
- union [RadioFrequencyIdentificationMFRC522::RX\\_MODEbits](#)
- union [RadioFrequencyIdentificationMFRC522::TX\\_CONTROLbits](#)
- union [RadioFrequencyIdentificationMFRC522::TX\\_ASKbits](#)
- union [RadioFrequencyIdentificationMFRC522::TX\\_SELbits](#)
- union [RadioFrequencyIdentificationMFRC522::RX\\_SELbits](#)
- union [RadioFrequencyIdentificationMFRC522::RX\\_THRESHOLDbits](#)
- union [RadioFrequencyIdentificationMFRC522::DEMODObits](#)
- union [RadioFrequencyIdentificationMFRC522::MF\\_TXbits](#)
- union [RadioFrequencyIdentificationMFRC522::MF\\_RXbits](#)
- union [RadioFrequencyIdentificationMFRC522::SERIAL\\_SPEEDbits](#)
- union [RadioFrequencyIdentificationMFRC522::RF\\_CFGbits](#)
- union [RadioFrequencyIdentificationMFRC522::GS\\_Nbits](#)
- union [RadioFrequencyIdentificationMFRC522::CW\\_GS\\_Pbits](#)
- union [RadioFrequencyIdentificationMFRC522::MOD\\_GS\\_Pbits](#)
- union [RadioFrequencyIdentificationMFRC522::T\\_MODEbits](#)
- union [RadioFrequencyIdentificationMFRC522::VERSIONbits](#)
- struct [RadioFrequencyIdentificationMFRC522::Uid](#)

## Macros

- `#define MFRC522_DEFAULT_TIMEOUT 100`
- `#define MFR522_INT_TO_EN_REG(i) (i > COM_ALL_IRQ) ? DIV_I_EN : COM_I_EN`
- `#define MFR522_INT_TO_EN_MASK(i) (i > COM_ALL_IRQ) ? (i >> 8) & DIV_I_EN_INTERRUPT_EN : i & COM_I_EN_INTERRUPT_EN`
- `#define MFR522_INT_TO_IRQ_REG(i) (i > COM_ALL_IRQ) ? DIV_IRQ : COM_IRQ`
- `#define MFR522_INT_TO_IRQ_MASK(i) (i > COM_ALL_IRQ) ? (i >> 8) & DIV_IRQ_ALL_IRQ : i & COM_IRQ_ALL_IRQ`

## Variables

- `const unsigned char MFRC522_FIRMWARE_REFERENCE_V0_0[]` [PROGMEM](#)

### 5.7.1 Macro Definition Documentation

5.7.1.1 `#define MFR522_INT_TO_EN_MASK( i ) (i > COM_ALL_IRQ) ? (i >> 8) & DIV_I_EN_INTERRUPT_EN : i & COM_I_EN_INTERRUPT_EN`

Definition at line 16 of file [RadioFrequencyIdentificationMFRC522.h](#).

5.7.1.2 `#define MFR522_INT_TO_EN_REG( i ) (i > COM_ALL_IRQ) ? DIV_I_EN : COM_I_EN`

Definition at line 15 of file [RadioFrequencyIdentificationMFRC522.h](#).

5.7.1.3 `#define MFR522_INT_TO_IRQ_MASK( i )( i > COM_ALL_IRQ ) ? ( i >> 8 ) & DIV_IRQ_ALL_IRQ : i & COM_IRQ_ALL_IRQ`

Definition at line 19 of file [RadioFrequencyIdentificationMFRC522.h](#).

5.7.1.4 `#define MFR522_INT_TO_IRQ_REG( i )( i > COM_ALL_IRQ ) ? DIV_IRQ : COM_IRQ`

Definition at line 18 of file [RadioFrequencyIdentificationMFRC522.h](#).

5.7.1.5 `#define MFRC522_DEFAULT_TIMEOUT 100`

Arduino - Radio Frequency Identification MFRC522.

Author

Dalmir da Silva [dalmirdasilva@gmail.com](mailto:dalmirdasilva@gmail.com)

Definition at line 13 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 5.7.2 Variable Documentation

5.7.2.1 `const byte FM17522_FIRMWARE_REFERENCE [ ] PROGMEM`

Initial value:

```
= { 0x00, 0x87, 0x98, 0x0f,
    0x49, 0xff, 0x07, 0x19, 0xbf, 0x22, 0x30, 0x49, 0x59, 0x63, 0xad, 0xca, 0x7f, 0xe3,
    0x4e, 0x03, 0x5c, 0x4e, 0x49, 0x50, 0x47, 0x9a, 0x37, 0x61, 0xe7, 0xe2, 0xc6, 0x2e,
    0x75, 0x5a, 0xed, 0x04, 0x3d, 0x02, 0x4b, 0x78, 0x32, 0xff, 0x58, 0x3b, 0x7c, 0xe9,
    0x00, 0x94, 0xb4, 0x4a, 0x59, 0x5b, 0xfd, 0xc9, 0x29, 0xdf, 0x35, 0x96, 0x98, 0x9e,
    0x4f, 0x30, 0x32, 0x8d }
```

Definition at line 23 of file [RadioFrequencyIdentificationMFRC522.h](#).

## 5.8 RadioFrequencyIdentificationMFRC522.h

```
00001
00006 #ifndef __ARDUINO_RADIO_FREQUENCY_IDENTIFICATION_MFRC522_H__
00007 #define __ARDUINO_RADIO_FREQUENCY_IDENTIFICATION_MFRC522_H__ 1
00008
00009 #include <RadioFrequencyIdentification.h>
00010 #include <RegisterBasedDevice.h>
00011 #include <Arduino.h>
00012
00013 #define MFRC522_DEFAULT_TIMEOUT 100
00014
00015 #define MFR522_INT_TO_EN_REG(i) (i > COM_ALL_IRQ) ? DIV_I_EN : COM_I_EN
00016 #define MFR522_INT_TO_EN_MASK(i) (i > COM_ALL_IRQ) ? (i >> 8) & DIV_I_EN_INTERRUPT_EN : i &
    COM_I_EN_INTERRUPT_EN
00017
00018 #define MFR522_INT_TO_IRQ_REG(i) (i > COM_ALL_IRQ) ? DIV_IRQ : COM_IRQ
00019 #define MFR522_INT_TO_IRQ_MASK(i) (i > COM_ALL_IRQ) ? (i >> 8) & DIV_IRQ_ALL_IRQ : i & COM_IRQ_ALL_IRQ
00020
00021 // Version 0.0 (0x90)
00022 // Philips Semiconductors; Preliminary Specification Revision 2.0 - 01 August 2005; 16.1 self-test
00023 const unsigned char MFRC522_FIRMWARE_REFERENCE_V0_0[] PROGMEM = { 0x00, 0x87, 0x98, 0x0f,
00024     0x49, 0xff, 0x07, 0x19, 0xbf, 0x22, 0x30, 0x49, 0x59, 0x63, 0xad, 0xca, 0x7f, 0xe3,
00025     0x4e, 0x03, 0x5c, 0x4e, 0x49, 0x50, 0x47, 0x9a, 0x37, 0x61, 0xe7, 0xe2, 0xc6, 0x2e,
00026     0x75, 0x5a, 0xed, 0x04, 0x3d, 0x02, 0x4b, 0x78, 0x32, 0xff, 0x58, 0x3b, 0x7c, 0xe9,
00027     0x00, 0x94, 0xb4, 0x4a, 0x59, 0x5b, 0xfd, 0xc9, 0x29, 0xdf, 0x35, 0x96, 0x98, 0x9e,
00028     0x4f, 0x30, 0x32, 0x8d };
00029
```

```

00030 // Version 1.0 (0x91)
00031 // NXP Semiconductors; Rev. 3.8 - 17 September 2014; 16.1.1 self-test
00032 const byte MFRC522_FIRMWARE_REFERENCE_V1_0[] PROGMEM = { 0x00, 0xc6, 0x37, 0xd5, 0x32, 0xb7,
00033     0x57, 0x5c, 0xc2, 0xd8, 0x7c, 0x4d, 0xd9, 0x70, 0xc7, 0x73, 0x10, 0xe6, 0xd2, 0xaa,
00034     0x5e, 0xa1, 0x3e, 0x5a, 0x14, 0xaf, 0x30, 0x61, 0xc9, 0x70, 0xdb, 0x2e, 0x64, 0x22,
00035     0x72, 0xb5, 0xbd, 0x65, 0xf4, 0xec, 0x22, 0xbc, 0xd3, 0x72, 0x35, 0xcd, 0xaa, 0x41,
00036     0x1f, 0xa7, 0xf3, 0x53, 0x14, 0xde, 0x7e, 0x02, 0xd9, 0x0f, 0xb5, 0x5e, 0x25, 0x1d,
00037     0x29, 0x79 };
00038
00039 // Version 2.0 (0x92)
00040 // NXP Semiconductors; Rev. 3.8 - 17 September 2014; 16.1.1 self-test
00041 const byte MFRC522_FIRMWARE_REFERENCE_V2_0[] PROGMEM = { 0x00, 0xeb, 0x66, 0xba, 0x57, 0xbf,
00042     0x23, 0x95, 0xd0, 0xe3, 0xd0, 0x3d, 0x27, 0x89, 0x5c, 0xde, 0x9d, 0x3b, 0xa7, 0x00,
00043     0x21, 0x5b, 0x89, 0x82, 0x51, 0x3a, 0xeb, 0x02, 0x0c, 0xa5, 0x00, 0x49, 0x7c, 0x84,
00044     0x4d, 0xb3, 0xcc, 0xd2, 0x1b, 0x81, 0x5d, 0x48, 0x76, 0xd5, 0x71, 0x61, 0x21, 0xa9,
00045     0x86, 0x96, 0x83, 0x38, 0xcf, 0x9d, 0x5b, 0x6d, 0xdc, 0x15, 0xba, 0x3e, 0x7d, 0x95,
00046     0x3b, 0x2f };
00047
00048 // Clone
00049 // Fudan Semiconductor FM17522 (0x88)
00050 const byte FM17522_FIRMWARE_REFERENCE[] PROGMEM = { 0x00, 0xd6, 0x78, 0x8c, 0xe2, 0xaa,
00051     0x0c, 0x18, 0x2a, 0xb8, 0x7a, 0x7f, 0xd3, 0x6a, 0xcf, 0x0b, 0xb1, 0x37, 0x63, 0x4b,
00052     0x69, 0xae, 0x91, 0xc7, 0xc3, 0x97, 0xae, 0x77, 0xf4, 0x37, 0xd7, 0x9b, 0x7c, 0xf5,
00053     0x3c, 0x11, 0x8f, 0x15, 0xc3, 0xd7, 0xc1, 0x5b, 0x00, 0x2a, 0xd0, 0x75, 0xde, 0x9e,
00054     0x51, 0x64, 0xab, 0x3e, 0xe9, 0x15, 0xb5, 0xab, 0x56, 0x9a, 0x98, 0x82, 0x26, 0xea,
00055     0x2a, 0x62 };
00056
00057 class RadioFrequencyIdentificationMFRC522: public
RadioFrequencyIdentification,
00058     public RegisterBasedDevice {
00059
00060     RegisterBasedDevice *device;
00061
00062     unsigned char resetPin;
00063
00064     unsigned char lastError;
00065
00066 public:
00067
00068     enum Register {
00069
00070         // Starts and stops command execution
00071         COMMAND = 0x01,
00072
00073         // Enable and disable interrupt request control bits
00074         COM_I_EN = 0x02,
00075
00076         // Enable and disable interrupt request control bits
00077         DIV_I_EN = 0x03,
00078
00079         // Interrupt request bits
00080         COM_IRQ = 0x04,
00081
00082         // Interrupt request bits Table 31 on page 40
00083         DIV_IRQ = 0x05,
00084
00085         // Error bits showing the error status of the last command
00086         ERROR = 0x06,
00087
00088         // Communication status bits
00089         STATUS1 = 0x07,
00090
00091         // Receiver and transmitter status bits
00092         STATUS2 = 0x08,
00093
00094         // Input and output of 64 byte FIFO buffer
00095         FIFO_DATA = 0x09,
00096
00097         // Number of bytes stored in the FIFO buffer
00098         FIFO_LEVEL = 0x0a,
00099
00100         // Level for FIFO underflow and overflow warning
00101         WATER_LEVEL = 0x0b,
00102
00103         // Miscellaneous control registers
00104         CONTROL = 0x0c,
00105
00106         // Adjustments for bit-oriented frames
00107         BIT_FRAMING = 0x0d,
00108
00109         // Bit position of the first bit-collision detected on the RF
00110         COLL = 0x0e,
00111
00112         // Defines general modes for transmitting and receiving
00113         MODE = 0x11,
00114
00115         // Defines transmission data rate and framing

```

```
00116     TX_MODE = 0x12,
00117
00118     // Defines reception data rate and framing
00119     RX_MODE = 0x13,
00120
00121     // Controls the logical behavior of the antenna driver pins TX1 and TX2
00122     TX_CONTROL = 0x14,
00123
00124     // Controls the setting of the transmission modulation
00125     TX_ASK = 0x15,
00126
00127     // Selects the internal sources for the antenna driver
00128     TX_SEL = 0x16,
00129
00130     // Selects internal receiver settings
00131     RX_SEL = 0x17,
00132
00133     // Selects thresholds for the bit decoder
00134     RX_THRESHOLD = 0x18,
00135
00136     // Defines demodulator settings
00137     DEMOD = 0x19,
00138
00139     // Some MIFARE communication transmit parameters
00140     MF_TX = 0x1c,
00141
00142     // Controls some MIFARE communication receive parameters
00143     MF_RX = 0x1d,
00144
00145     // Selects the speed of the serial UART interface
00146     SERIAL_SPEED = 0x1f,
00147
00148     // Shows the MSB and LSB values of the CRC calculation (HIGH)
00149     CRC_RESULT_HIDH = 0x21,
00150
00151     // Shows the MSB and LSB values of the CRC calculation (LOW)
00152     CRC_RESULT_LOW = 0x22,
00153
00154     // Controls the ModWidth setting
00155     MOD_WIDTH = 0x24,
00156
00157     // Configures the receiver gain
00158     RFC_FG = 0x26,
00159
00160     // Selects the conductance of the antenna driver pins TX1 and TX2 for modulation
00161     GS_N = 0x27,
00162
00163     // The conductance of the p-driver output during periods of no modulation
00164     CW_GS_P = 0x28,
00165
00166     // Defines the conductance of the p-driver output during periods of modulation
00167     MOD_GS_P = 0x29,
00168
00169     // Defines settings for the internal timer
00170     T_MODE = 0x2a,
00171
00172     // Defines settings for the internal timer
00173     T_PRESCALER_LOW = 0x2b,
00174
00175     // Defines the 16-bit timer reload value (HIGH)
00176     T_RELOAD_HIGH = 0x2c,
00177
00178     // Defines the 16-bit timer reload value (LOW)
00179     T_RELOAD_LOW = 0x2d,
00180
00181     // Shows the 16-bit timer value (HIGH)
00182     T_COUNTER_VAL_HIGH = 0x2e,
00183
00184     // Shows the 16-bit timer value (LOW)
00185     T_COUNTER_VAL_LOW = 0x2f,
00186
00187     // Test signal configuration
00188     TEST_SEL1 = 0x31,
00189
00190     // Test signal configuration and PRBS control
00191     TEST_SEL2 = 0x32,
00192
00193     // Enables pin output driver on pins D1 to D7
00194     TEST_PIN_EN = 0x33,
00195
00196     // Defines the values for D1 to D7 when it is used as an I/O bus
00197     TEST_PIN_VALUE = 0x34,
00198
00199     // Shows the status of the internal test bus
00200     TEST_BUS = 0x35,
00201
00202     // Controls the digital self test
```

```

00203     AUTO_TEST = 0x36,
00204
00205     // Shows the software version
00206     VERSION = 0x37,
00207
00208     // Controls the pins AUX1 and AUX2
00209     ANALOG_TEST = 0x38,
00210
00211     // Defines the test value for TestDAC1
00212     TEST_DAC1 = 0x39,
00213
00214     // Defines the test value for TestDAC2
00215     TEST_DAC2 = 0x3a,
00216
00217     // Shows the value of ADC I and Q channels
00218     TEST_ADC = 0x3b
00219 };
00220
00221 enum Command {
00222
00223     // no action, cancels current command execution
00224     IDLE = 0x00,
00225
00226     // stores 25 bytes into the internal buffer
00227     MEM = 0x01,
00228
00229     // generates a 10-byte random ID number
00230     GENERATE_RANDOM_ID = 0x02,
00231
00232     // activates the CRC calculation or performs a self test
00233     CALC_CRC = 0x03,
00234
00235     // Transmit data
00236     TRANSMIT = 0x04,
00237
00238     // no command change, can be used to modify the CommandReg register bits without affecting the
    command, for example, the PowerDown bit
00239     NO_CMD_CHANGE = 0x07,
00240
00241     // activates the receiver circuits (receive data)
00242     RECEIVE = 0x08,
00243
00244     // transmits data from FIFO buffer to antenna and automatically activates the receiver after
    transmission (transmit and receive data)
00245     TRANSCEIVE = 0x0c,
00246
00247     // performs the MIFARE standard authentication as a reader (authentication)
00248     MF_AUTHENT = 0x0e,
00249
00250     // resets the MFRC522
00251     SOFT_RESET = 0x0f
00252 };
00253
00254 enum Error {
00255     NO_ERROR = 0x00,
00256     GENERAL_ERROR = 0x01,
00257     TIMEOUT_ERROR = 0x02,
00258     COMMUNICATION_ERROR = 0x03,
00259     CRC_ERROR = 0x04
00260 };
00261
00262 enum Mask {
00263     TX_CONTROL_TX1_RF_EN = 0x01,
00264     TX_CONTROL_TX2_RF_EN = 0x02,
00265     TX_CONTROL_TX_RF_EN = TX_CONTROL_TX1_RF_EN |
    TX_CONTROL_TX2_RF_EN,
00266     CONTROL_T_STOP_NOW = 0x80,
00267     CONTROL_T_START_NOW = 0x40,
00268     COM_I_EN_INTERRUPT_EN = 0x7f,
00269     COM_IRQ_TIMER_IRQ = 0x01,
00270     COM_IRQ_ERR_IRQ = 0x02,
00271     COM_IRQ_LO_ALERT_IRQ = 0x04,
00272     COM_IRQ_HI_ALERT_IRQ = 0x08,
00273     COM_IRQ_IDLE_IRQ = 0x10,
00274     COM_IRQ_RX_IRQ = 0x20,
00275     COM_IRQ_TX_IRQ = 0x40,
00276     COM_IRQ_ALL_IRQ = 0x7f,
00277     COM_IRQ_SET1 = 0x80,
00278     DIV_I_EN_CRC_I_EN = 0x04,
00279     DIV_I_EN_MFIN_ACT_I_EN = 0x10,
00280     DIV_I_EN_INTERRUPT_EN = DIV_I_EN_CRC_I_EN |
    DIV_I_EN_MFIN_ACT_I_EN,
00281     DIV_IRQ_CRC_IRQ = 0x04,
00282     DIV_IRQ_MFIN_ACT_IRQ = 0x10,
00283     DIV_IRQ_ALL_IRQ = DIV_IRQ_CRC_IRQ |
    DIV_IRQ_MFIN_ACT_IRQ,
00284     DIV_IRQ_SET2 = 0x80,

```



```

00285     FIFO_LEVEL_FLUSH_BUFFER = 0x80,
00286     FIFO_LEVEL_FIFO_LEVEL = 0x7f,
00287     WATER_LEVEL_WATER_LEVEL = 0x3f,
00288     BIT_FRAMING_START_SEND = 0x80,
00289     AUTO_TEST_ENABLE = 0x09
00290 };
00291
00292 enum Interrupt
00293 : unsigned int {
00294     NONE_IRQ = 0x0000,
00295     COM_TIMER_IRQ = 0x0001,
00296     COM_ERR_IRQ = 0x0002,
00297     COM_LO_ALERT_IRQ = 0x0004,
00298     COM_HI_ALERT_IRQ = 0x0008,
00299     COM_IDLE_IRQ = 0x0010,
00300     COM_RX_IRQ = 0x0020,
00301     COM_TX_IRQ = 0x0040,
00302     COM_ALL_IRQ = 0x007f,
00303     DIV_CRC_IRQ = 0x0400,
00304     DIV_MFIN_ACT_IRQ = 0x1000,
00305     DIV_ALL_IRQ = DIV_CRC_IRQ | DIV_MFIN_ACT_IRQ
00306 };
00307
00312 union COMMANDbits {
00313
00314     struct {
00315
00316         // Activates a command based on the Command value;
00317         // reading this register shows which command is executed
00318         unsigned char COMMAND :4;
00319
00320         // 1: Soft power-down mode entered
00321         // 0: when the MFRC522 is ready
00322         // Remark: The PowerDown bit cannot be set when the SoftReset command is activated
00323         unsigned char POWER_DOWN :1;
00324
00325         // Analog part of the receiver is switched off
00326         unsigned char RCV_OFF :1;
00327
00328         // Reserved
00329         unsigned char :2;
00330     };
00331     unsigned char value;
00332 };
00333
00339 union COM_I_ENbits {
00340
00341     struct {
00342
00343         // Allows the timer interrupt request (TimerIRq bit) to be propagated to pin IRQ
00344         unsigned char TIMER_I_EN :1;
00345
00346         // Allows the error interrupt request (ErrIRq bit) to be propagated to pin IRQ
00347         unsigned char ERR_I_EN :1;
00348
00349         // Allows the low alert interrupt request (LoAlertIRq bit) to be propagated to pin IRQ
00350         unsigned char LO_ALERT_I_EN :1;
00351
00352         // Allows the high alert interrupt request (HiAlertIRq bit) to be propagated to pin IRQ
00353         unsigned char HI_ALERT_I_EN :1;
00354
00355         // Allows the idle interrupt request (IdleIRq bit) to be propagated to pin IRQ
00356         unsigned char IDLE_I_EN :1;
00357
00358         // Allows the receiver interrupt request (RxIRq bit) to be propagated to pin IRQ
00359         unsigned char RX_I_EN :1;
00360
00361         // Allows the transmitter interrupt request (TxIRq bit) to be propagated to pin IRQ
00362         unsigned char TX_I_EN :1;
00363
00364         // 1: Signal on pin IRQ is inverted with respect to the Status1Reg register's IRq bit
00365         // 0: signal on pin IRQ is equal to the IRq bit; in combination with the DivIEnReg register's
00366         // IRqPushPull bit, the default value of logic 1 ensures that the output level on pin IRQ is
00367         3-state unsigned char I_RQ_INV :1;
00368     };
00369     unsigned char value;
00370 };
00371
00377 union DIV_I_ENbits {
00378
00379     struct {
00380
00381         // Reserved
00382         unsigned char :2;
00383
00384         // Allows the CRC interrupt request, indicated by the DivIrqReg register's CRCIRq bit, to be

```

```

propagated to pin IRQ
00385     unsigned char CRC_I_EN :1;
00386
00387     // Reserved
00388     unsigned char :1;
00389
00390     // Allows the MFIN active interrupt request to be propagated to pin IRQ
00391     unsigned char MFIN_ACT_I_EN :1;
00392
00393     // Reserved
00394     unsigned char :2;
00395
00396     // 1: pin IRQ is a standard CMOS output pin
00397     // 0: pin IRQ is an open-drain output pin
00398     unsigned char IRQ_PUSH_PULL :1;
00399 };
00400     unsigned char value;
00401 };
00402
00403     union COM_IRQbits {
00404     struct {
00405
00406         // The timer decrements the timer value in register TCounterValReg to zero
00407         unsigned char TIMER_IRQ :1;
00408
00409         // Any error bit in the ErrorReg register is set
00410         unsigned char ERR_IRQ :1;
00411
00412         // Status1Reg register's LoAlert bit is set in opposition to the LoAlert bit,
00413         // the LoAlertIRQ bit stores this event and can only be reset as indicated by
00414         // the Set1 bit in this register
00415         unsigned char LO_ALERT_IRQ :1;
00416
00417         // Status1Reg register's HiAlert bit is set in opposition to the HiAlert bit,
00418         // the HiAlertIRQ bit stores this event and can only be reset as indicated by
00419         // the Set1 bit in this register
00420         unsigned char HI_ALERT_IRQ :1;
00421
00422         // If a command terminates, for example, when the CommandReg changes
00423         // its value from any command to the Idle command if an unknown command is started,
00424         // the CommandReg register Command[3:0] value changes to the idle state and the IdleIRQ bit is
00425         set
00426         // The microcontroller starting the Idle command does not set the IdleIRQ bit
00427         unsigned char IDLE_IRQ :1;
00428
00429         // Receiver has detected the end of a valid data stream
00430         // if the RxModeReg register's RxNoErr bit is set to logic 1, the RxIRQ bit is
00431         // only set to logic 1 when data bytes are available in the FIFO
00432         unsigned char RX_IRQ :1;
00433
00434         // Set immediately after the last bit of the transmitted data was sent out
00435         unsigned char TX_IRQ :1;
00436
00437         // 1: indicates that the marked bits in the ComIrqReg register are set
00438         // 0: indicates that the marked bits in the ComIrqReg register are cleared
00439         unsigned char SET1 :1;
00440     };
00441     unsigned char value;
00442 };
00443
00444     union DIV_IRQbits {
00445     struct {
00446
00447         // Reserved
00448         unsigned char :2;
00449
00450         // The CalcCRC command is active and all data is processed
00451         unsigned char CRC_IRQ :1;
00452
00453         // Reserved
00454         unsigned char :1;
00455
00456         // MFIN is active this interrupt is set when either a rising or falling signal edge is
00457         detected.
00458         unsigned char MFIN_ACT_IRQ :1;
00459
00460         // Reserved
00461         unsigned char :2;
00462
00463         // 1: indicates that the marked bits in the DivIrqReg register are set
00464         // 0: indicates that the marked bits in the DivIrqReg register are cleared
00465         unsigned char SET2 :1;
00466     };
00467     unsigned char value;
00468 };

```

```

00479
00485     union ERRORbits {
00486
00487         struct {
00488
00489             // Set to logic 1 if the SOF is incorrect automatically cleared during receiver start-up phase
00490             // bit is only valid for 106 kBd during the MFAuthent command, the ProtocolErr bit is set to
00491             // logic 1 if the number of bytes received in one data stream is incorrect
00492             unsigned char PROTOCOL_ERR :1;
00493
00494             // Parity check failed. Automatically cleared during receiver start-up phase
00495             // only valid for ISO/IEC 14443 A/MIFARE communication at 106 kBd
00496             unsigned char PARITY_ERR :1;
00497
00498             // The RxModeReg register's RxCRCEn bit is set and the CRC calculation fails
00499             // automatically cleared to logic 0 during receiver start-up phase
00500             unsigned char CRC_ERR :1;
00501
00502             // A bit-collision is detected cleared automatically at receiver start-up phase
00503             // only valid during the bitwise anticollision at 106 kBd always set to logic 0 during
communication
00504             // protocols at 212 kBd, 424 kBd and 848 kBd
00505             unsigned char COLL_ERR :1;
00506
00507             // The host or a MFRC522's internal state machine (e.g. receiver) tries to
00508             // write data to the FIFO buffer even though it is already full
00509             unsigned char BUFFER_OVFL :1;
00510
00511             // Reserved
00512             unsigned char :1;
00513
00514             // Internal temperature sensor detects overheating, in which case the antenna drivers are
automatically switched off
00515             unsigned char TEMP_ERR :1;
00516
00517             // Data is written into the FIFO buffer by the host during the MFAuthent command or if data is
written
00518             // into the FIFO buffer by the host during the time between sending the last bit on the RF
interface and
00519             // receiving the last bit on the RF interface
00520             unsigned char WR_ERR :1;
00521         };
00522         unsigned char value;
00523     };
00524
00530     union STATUS1bits {
00531
00532         struct {
00533
00534             // The number of bytes stored in the FIFO buffer corresponds to equation:
00535             // HiAlert = FIFOLength <= WaterLevel
00536             // example:
00537             // FIFO length = 4, WaterLevel = 4 > LoAlert = 1
00538             // FIFO length = 5, WaterLevel = 4 > LoAlert = 0
00539             unsigned char LO_ALERT :1;
00540
00541             // The number of bytes stored in the FIFO buffer corresponds to equation:
00542             // HiAlert = (64 - FIFOLength) <= WaterLevel
00543             // example:
00544             // FIFO length = 60, WaterLevel = 4 > HiAlert = 1
00545             // FIFO length = 59, WaterLevel = 4 > HiAlert = 0
00546             unsigned char HI_ALERT :1;
00547
00548             // MFRC522's timer unit is running, i.e. the timer will decrement the TCounterValReg register
with the next timer clock
00549             // Remark: in gated mode, the TRunning bit is set to logic 1 when the timer is enabled by
TModeReg register's TGated[1:0] bits;
00550             // this bit is not influenced by the gated signal
00551             unsigned char T_RUNNING :1;
00552
00553             // Indicates if any interrupt source requests attention with respect to the setting of the
interrupt enable bits:
00554             // see the ComIEEnReg and DivIEEnReg registers
00555             unsigned char IRQ :1;
00556
00557             // The CRC calculation has finished only valid for the CRC coprocessor calculation using the
CalcCRC command
00558             unsigned char CRC_READY :1;
00559
00560             // The CRC result is zero
00561             // for data transmission and reception, the CRCOk bit is undefined: use the
00562             // ErrorReg register's CRCErr bit indicates the status of the CRC coprocessor, during
calculation the value
00563             // changes to logic 0, when the calculation is done correctly the value changes to logic 1
00564             unsigned char CRC_OK :1;
00565
00566             // Reserved

```

```

00567         unsigned char :1;
00568     };
00569     unsigned char value;
00570 };
00571
00572 union STATUS2bits {
00573     struct {
00574         // Shows the state of the transmitter and receiver state machines:
00575         // 000: idle
00576         // 001: wait for the BitFramingReg register's StartSend bit
00577         // 010: TxWait: wait until RF field is present if the TModeReg register's
00578         // TxWaitRF bit is set to logic 1 the minimum time for TxWait is defined by the TxWaitReg
00579         register
00580         // 011: transmitting
00581         // 100: RxWait: wait until RF field is present if the TModeReg register's TxWaitRF bit is set
00582         to logic 1
00583         // the minimum time for RxWait is defined by the RxWaitReg register
00584         // 101: wait for data
00585         // 110: receiving
00586         unsigned char MODEM_STATE :3;
00587
00588         // Indicates that the MIFARE Crypto1 unit is switched on and therefore all data communication
00589         with the card is encrypted
00590         // can only be set to logic 1 by a successful execution of the MFAuthent command only valid in
00591         Read/Write mode for
00592         // MIFARE standard cards this bit is cleared by software
00593         unsigned char MF_CRYPTOL_ON :1;
00594
00595         // Reserved
00596         unsigned char :2;
00597
00598         // I2C-bus input filter settings:
00599         // 1: the I2C-bus input filter is set to the High-speed mode independent of the I2C-bus
00600         protocol
00601         // 0: the I2C-bus input filter is set to the I2C-bus protocol used
00602         unsigned char I2C_FORCE_HS :1;
00603
00604         // Clears the temperature error if the temperature is below the alarm limit of 125C
00605         unsigned char TEMP_SENS_CLEAR :1;
00606     };
00607     unsigned char value;
00608 };
00609
00610 union FIFO_LEVELbits {
00611     struct {
00612         // Indicates the number of bytes stored in the FIFO buffer writing to the FIFODataReg
00613         // register increments and reading decrements the FIFOLevel value
00614         unsigned char FIFO_LEVEL :7;
00615
00616         // Immediately clears the internal FIFO buffer's read and write pointer and ErrorReg
00617         // register's BufferOvfl bit reading this bit always returns 0
00618         unsigned char FLUSH_BUFFER :1;
00619     };
00620     unsigned char value;
00621 };
00622
00623 union WATER_LEVELbits {
00624     struct {
00625         // Defines a warning level to indicate a FIFO buffer overflow or underflow:
00626         // Status1Reg register's HiAlert bit is set to logic 1 if the remaining
00627         // number of bytes in the FIFO buffer space is equal to, or less than the defined number of
00628         WaterLevel bytes
00629         // Status1Reg register's LoAlert bit is set to logic 1 if equal to, or less than the WaterLevel
00630         bytes in the FIFO buffer
00631         // Remark: to calculate values for HiAlert and LoAlert see Section 9.3.1.8 on page 42.
00632         unsigned char WATER_LEVEL :7;
00633
00634         // Reserved
00635         unsigned char :1;
00636     };
00637     unsigned char value;
00638 };
00639
00640 union CONTROLbits {
00641     struct {
00642         // Indicates the number of valid bits in the last received byte if this value is 000b, the
00643         whole byte is valid
00644         unsigned char RX_LAST_BITS :3;
00645     };
00646 };

```

```

00666         // Reserved
00667         unsigned char :2;
00668
00669         // Timer starts immediately
00670         // reading this bit always returns it to logic 0
00671         unsigned char T_START_NOW :1;
00672
00673         // Timer stops immediately
00674         // reading this bit always returns it to logic0
00675         unsigned char T_STOP_NOW :1;
00676     };
00677     unsigned char value;
00678 };
00679
00685     union BIT_FRAMINGbits {
00686     struct {
00687
00688
00689         // Used for transmission of bit oriented frames: defines the number of bits of the last byte
00690         that will be transmitted
00691         // 000b indicates that all bits of the last byte will be transmitted
00692         unsigned char TX_LAST_BITS :3;
00693
00694         // Reserved
00695         unsigned char :1;
00696
00697         // used for reception of bit-oriented frames: defines the bit position for the first bit
00698         received to be stored in the FIFO buffer
00699         // example:
00700         // 0: LSB of the received bit is stored at bit position 0, the second received bit is stored at
00701         bit position 1
00702         // 1: LSB of the received bit is stored at bit position 1, the second received bit is stored at
00703         bit position 2
00704         // 7: LSB of the received bit is stored at bit position 7, the second received bit is stored in
00705         the next byte that follows at bit position 0
00706         // These bits are only to be used for bitwise anticollision at 106 kBd, for all other modes
00707         they are set to 0
00708         unsigned char RX_ALIGN :3;
00709
00710         // Starts the transmission of data only valid in combination with the Transceive command
00711         unsigned char START_SEND :1;
00712     };
00713     unsigned char value;
00714 };
00715     union COLLbits {
00716     struct {
00717
00718
00719         // Shows the bit position of the first detected collision in a received frame only data bits
00720         are interpreted
00721         // example:
00722         // 00h: indicates a bit-collision in the 32nd bit
00723         // 01h: indicates a bit-collision in the 1st bit
00724         // 08h: indicates a bit-collision in the 8th bit
00725         // These bits will only be interpreted if the CollPosNotValid bit is set to logic 0
00726         unsigned char COLL_POS :5;
00727
00728         // No collision detected or the position of the collision is out of the range of CollPos[4:0]
00729         unsigned char COLL_POS_NOT_VALID :1;
00730
00731         // Reserved
00732         unsigned char :1;
00733
00734         // All received bits will be cleared after a collision only used during bitwise anticollision
00735         at 106 kBd, otherwise it is set to logic 1
00736         unsigned char VALUES_AFTER_COLL :1;
00737     };
00738     unsigned char value;
00739 };
00740
00744     union MODEbits {
00745     struct {
00746
00747
00748         // defines the preset value for the CRC coprocessor for the CalcCRC command
00749         // Remark: during any communication, the preset values are selected automatically according to
00750         // the definition of bits in the RxModeReg and TxModeReg registers
00751         // 00: 0000h
00752         // 01: 6363h
00753         // 10: A671h
00754         // 11: FFFFh
00755         unsigned char CRC_PRESET :2;
00756
00757         // Reserved
00758         unsigned char :1;
00759

```

```

00760          // Defines the polarity of pin MFIN
00761          // Remark: the internal envelope signal is encoded active LOW, changing this bit generates a
MFinActIRQ event
00762          // 1: polarity of pin MFIN is active HIGH
00763          // 0: polarity of pin MFIN is active LOW
00764          unsigned char POL_M_FIN :1;
00765
00766          // Reserved
00767          unsigned char :1;
00768
00769          // Transmitter can only be started if an RF field is generated
00770          unsigned char TX_WAIT_RF :1;
00771
00772          // Reserved
00773          unsigned char :1;
00774
00775          // CRC coprocessor calculates the CRC with MSB first in the CRCResultReg register the values
for the
00776          // CRCResultMSB[7:0] bits and the CRCResultLSB[7:0] bits are bit reversed
00777          // Remark: during RF communication this bit is ignored
00778          unsigned char MSB_FIRST :1;
00779      };
00780      unsigned char value;
00781  };
00782
00783      union TX_MODEbits {
00784
00785          struct {
00786
00787              // Reserved
00788              unsigned char :3;
00789
00790              // Modulation of transmitted data is inverted
00791              unsigned char INV_MOD :1;
00792
00793              // Defines the bit rate during data transmission the MFRC522 handles transfer speeds up to 848
kBd
00794
00795              // 000: 106 kBd
00796              // 001: 212 kBd
00797              // 010: 424 kBd
00798              // 011: 848 kBd
00799              unsigned char TX_SPEED :3;
00800
00801              // Enables CRC generation during data transmission
00802              // Remark: can only be set to logic 0 at 106 kBd
00803              unsigned char TX_CRC_EN :1;
00804          };
00805          unsigned char value;
00806      };
00807
00808      union RX_MODEbits {
00809
00810          struct {
00811
00812              // Reserved
00813              unsigned char :2;
00814
00815              // 0: receiver is deactivated after receiving a data frame
00816              // 1: able to receive more than one data frame only valid for data rates above 106 kBd in order
to handle
00817
00818              // the polling command after setting this bit the Receive and Transceive commands will not
terminate automatically.
00819              // Multiple reception can only be deactivated by writing any command (except the Receive
command) to the CommandReg
00820              // register, or by the host clearing the bit if set to logic 1, an error byte is added to the
FIFO buffer at the
00821              // end of a received data stream which is a copy of the ErrorReg register value. For the
MFRC522 version 2.0 the CRC status is
00822              // reflected in the signal CRCOk, which indicates the actual status of the CRC coprocessor. For
the MFRC522 version 1.0 the CRC
00823              // status is reflected in the signal CRCErr.
00824              unsigned char RX_MULTIPLE :1;
00825
00826              // An invalid received data stream (less than 4 bits received) will be ignored and the receiver
remains active
00827              unsigned char RX_NO_ERR :1;
00828
00829              // Defines the bit rate while receiving data the MFRC522 handles transfer speeds up to 848 kBd
00830              // 000: 106 kBd
00831              // 001: 212 kBd
00832              // 010: 424 kBd
00833              // 011: 848 kBd
00834              unsigned char RX_SPEED :3;
00835
00836              // Enables the CRC calculation during reception
00837              // Remark: can only be set to logic 0 at 106 kBd
00838              unsigned char RX_CRC_EN :1;
00839
00840
00841
00842
00843
00844
00845
00846

```

```

00847     };
00848     unsigned char value;
00849 };
00850
00851 union TX_CONTROLbits {
00852     struct {
00853         // Output signal on pin TX1 delivers the 13.56 MHz energy carrier modulated by the transmission
00854         data unsigned char TX1_RF_EN :1;
00855         // Output signal on pin TX2 delivers the 13.56 MHz energy carrier modulated by the transmission
00856         data unsigned char TX2_RF_EN :1;
00857         // Reserved
00858         unsigned char :1;
00859         // 1: output signal on pin TX2 continuously delivers the unmodulated 13.56 MHz energy carrier
00860         // 0: Tx2CW bit is enabled to modulate the 13.56 MHz energy carrier
00861         unsigned char TX2_CW :1;
00862         // Output signal on pin TX1 inverted when driver TX1 is disabled
00863         unsigned char INV_TX1_RF_OFF :1;
00864         // Output signal on pin TX2 inverted when driver TX2 is disabled
00865         unsigned char INV_TX2_RF_OFF :1;
00866         // Output signal on pin TX1 inverted when driver TX1 is enabled
00867         unsigned char INV_TX1_RF_ON :1;
00868         // Output signal on pin TX2 inverted when driver TX2 is enabled
00869         unsigned char INV_TX2_RF_ON :1;
00870     };
00871     struct {
00872         // Output signal on pin TX1 delivers the 13.56 MHz energy carrier modulated by the transmission
00873         data // Output signal on pin TX2 delivers the 13.56 MHz energy carrier modulated by the transmission
00874         data unsigned char TX_RF_EN :2;
00875         // Reserved
00876         unsigned char :2;
00877         // Output signal on pin TX1 inverted when driver TX1 is disabled
00878         // Output signal on pin TX2 inverted when driver TX2 is disabled
00879         unsigned char INV_TX_RF_OFF :2;
00880         // Output signal on pin TX1 inverted when driver TX1 is enabled
00881         // Output signal on pin TX2 inverted when driver TX2 is enabled
00882         unsigned char INV_TX_RF_ON :2;
00883     };
00884     unsigned char value;
00885 };
00886
00887 union TX_ASKbits {
00888     struct {
00889         // Reserved
00890         unsigned char :6;
00891         // Forces a 100% ASK modulation independent of the ModGsPReg register setting
00892         unsigned char FORCE_100_ASK :1;
00893         // Reserved
00894         unsigned char :1;
00895     };
00896     unsigned char value;
00897 };
00898
00899 union TX_SELbits {
00900     struct {
00901         // Selects the input for pin MFOUT
00902         // 0000: 3-state
00903         // 0001: LOW
00904         // 0010: HIGH
00905         // 0011: test bus signal as defined by the TestSelReg register's TstBusBitSel[2:0] value
00906         // 0100: modulation signal (envelope) from the internal encoder, Miller pulse encoded
00907         // 0101: serial data stream to be transmitted, data stream before Miller encoder
00908         // 0110: reserved
00909         // 0111: serial data stream received, data stream after Manchester decoder
00910     };

```

```

00945          // 1000: to 1111 reserved
00946          unsigned char MF_OUT_SEL :4;
00947
00948          // Selects the input of drivers TX1 and TX2
00949          // 00: 3-state; in soft power-down the drivers are only in 3-state mode if the DriverSel[1:0]
value is set to 3-state mode
00950          // 01: modulation signal (envelope) from the internal encoder, Miller pulse encoded
00951          // 10: modulation signal (envelope) from pin MFIN
00952          // 11: HIGH; the HIGH level depends on the setting of bits InvTx1RFOOn/InvTx1RFOff and
InvTx2RFOOn/InvTx2RFOff
00953          unsigned char :2;
00954
00955          // Reserved
00956          unsigned char :2;
00957      };
00958      unsigned char value;
00959  };
00960
00966      union RX_SELbits {
00967          struct {
00968
00969
00970              // After data transmission the activation of the receiver is delayed for RxWait bit-clocks,
during this 'frame guard time
00971              // any signal on pin RX is ignored this parameter is ignored by the Receive command all other
commands, such as Transceive,
00972              // MFAuthent use this parameter the counter starts immediately after the external RF field is
switched on
00973              unsigned char RX_WAIT :6;
00974
00975              // Selects the input of the contactless UART
00976              // 00: constant LOW
00977              // 01: Manchester with subcarrier from pin MFIN
00978              // 10: modulated signal from the internal analog module, default
00979              // 11: NRZ coding without subcarrier from pin MFIN which is only valid for transfer speeds
above 106 kBd
00980              unsigned char UART_SEL :2;
00981          };
00982          unsigned char value;
00983      };
00984
00990      union RX_THRESHOLDbits {
00991          struct {
00992
00993
00994              // defines the minimum signal strength at the decoder input that must be reached by the weaker
half-bit of the
00995              // Manchester encoded signal to generate a bit-collision relative to the amplitude of the
stronger half-bit
00996              unsigned char COLL_LEVEL :3;
00997
00998              // Reserved
00999              unsigned char :1;
01000
01001              // Defines the minimum signal strength at the decoder input that will be accepted if the signal
strength is below this level it is not evaluated
01002              unsigned char MIN_LEVEL :4;
01003          };
01004          unsigned char value;
01005      };
01006
01012      union DEMODbits {
01013          struct {
01014
01015
01016              // Changes the time-constant of the internal PLL during burst
01017              unsigned char TAU_SYNC :2;
01018
01019              // Changes the time-constant of the internal PLL during data reception
01020              // Remark: if set to 00b the PLL is frozen during data reception
01021              unsigned char TAU_RCV :2;
01022
01023              // If set to logic 0 the following formula is used to calculate the timer frequency of the
prescaler:
01024              //  $F_{\text{timer}} = 13.56 \text{ MHz} / (2 * TPreScaler + 1)$ .
01025              // If set to logic 1 the following formula is used to calculate the timer frequency of the
prescaler:
01026              //  $F_{\text{timer}} = 13.56 \text{ MHz} / (2 * TPreScaler + 2)$ 
01027              unsigned char T_PRESCAL_EVEN :1;
01028
01029              // If AddIQ[1:0] are set to X0b, the reception is fixed to I channel
01030              // If AddIQ[1:0] are set to X1b, the reception is fixed to Q channel
01031              unsigned char FIX_IQ :1;
01032
01033              // Defines the use of I and Q channel during reception
01034              // Remark: the FixIQ bit must be set to logic 0 to enable the following settings:
01035              // 00: selects the stronger channel

```



```

01036          // 01: selects the stronger channel and freezes the selected channel during communication
01037          unsigned char ADD_IQ :2;
01038      };
01039      unsigned char value;
01040  };
01041
01042  union MF_TXbits {
01043      struct {
01044          // Defines the additional response time 7 bits are added to the value of the register bit by
01045          default
01046          unsigned char TX_WAIT :2;
01047          // Reserved
01048          unsigned char :6;
01049      };
01050      unsigned char value;
01051  };
01052
01053  union MF_RXbits {
01054      struct {
01055          // Reserved
01056          unsigned char :4;
01057          // Generation of the parity bit for transmission and the parity check for receiving is switched
01058          off
01059          // the received parity bit is handled like a data bit
01060          unsigned char PARITY_DISABLE :1;
01061          // Reserved
01062          unsigned char :3;
01063      };
01064      unsigned char value;
01065  };
01066
01067  union SERIAL_SPEEDbits {
01068      struct {
01069          // Factor BR_T1 adjusts the transfer speed
01070          unsigned char BR_T1 :5;
01071          // Factor BR_T0 adjusts the transfer speed
01072          unsigned char BR_T0 :3;
01073      };
01074      unsigned char value;
01075  };
01076
01077  union RF_CFGbits {
01078      struct {
01079          // Reserved
01080          unsigned char :4;
01081          // Defines the receiver's signal voltage gain factor:
01082          // 000: 18 dB
01083          // 001: 23 dB
01084          // 010: 18 dB
01085          // 011: 23 dB
01086          // 100: 33 dB
01087          // 101: 38 dB
01088          // 110: 43 dB
01089          // 111: 48 dB
01090          unsigned char RX_GAIN :3;
01091          // Reserved
01092          unsigned char :1;
01093      };
01094      unsigned char value;
01095  };
01096
01097  union GS_Nbits {
01098      struct {
01099          // Defines the conductance of the output n-driver during periods without modulation which can
01100          // be used to regulate the modulation index
01101          // Remark: the conductance value is binary weighted during soft Power-down mode the highest bit
01102          // is forced to logic 1
01103          // value is only used if driver TX1 or TX2 is switched on
01104          unsigned char MOD_GS_N :4;
01105          // defines the conductance of the output n-driver during periods without modulation which can

```

```

be used to regulate the output power and
01144 // subsequently current consumption and operating distance
01145 // Remark: the conductance value is binary-weighted during soft Power-down mode the highest bit
is forced to logic 1
01146 // value is only used if driver TX1 or TX2 is switched on
01147 unsigned char CW_GS_N :4;
01148 };
01149 unsigned char value;
01150 };
01151
01152 union CW_GS_Pbits {
01153     struct {
01154         // defines the conductance of the p-driver output which can be used to regulate the output
01155         power and subsequently current consumption and operating distance
01156         // Remark: the conductance value is binary weighted during soft Power-down mode the highest bit
01157         is forced to logic 1
01158         unsigned char CW_GS_P :6;
01159
01160         // Reserved
01161         unsigned char :2;
01162     };
01163     unsigned char value;
01164 };
01165
01166 union MOD_GS_Pbits {
01167     struct {
01168         // Defines the conductance of the p-driver output during modulation which can be used to
01169         regulate the modulation index
01170         // Remark: the conductance value is binary weighted during soft Power-down mode the highest bit
01171         is forced to logic 1
01172         // if the TxASKReg register's Force100ASK bit is set to logic 1 the value of ModGsP has no
01173         effect
01174         unsigned char MOD_GS_P :6;
01175
01176         // Reserved
01177         unsigned char :2;
01178     };
01179     unsigned char value;
01180 };
01181
01182 union T_MODEbits {
01183     struct {
01184         // Defines the higher 4 bits of the TPrescaler value
01185         // The following formula is used to calculate the timer frequency if the DemodReg register's
01186         TPrescalEven bit in Demot Regis set to logic 0:
01187         //  $F_{timer} = 13.56 \text{ MHz} / (2 * TPrescaler + 1)$ 
01188         // Where TPrescaler = [TPrescaler_Hi:TPrescaler_Lo] (TPrescaler value on 12 bits) (Default
01189         TPrescalEven bit is logic 0)
01190         // The following formula is used to calculate the timer frequency if the DemodReg register's
01191         TPrescalEven bit is set to logic 1:
01192         //  $F_{timer} = 13.56 \text{ MHz} / (2 * TPrescaler + 2)$ .
01193         unsigned char T_PRESCALER_HI :4;
01194
01195         // 1: timer automatically restarts its count-down from the 16-bit timer reload value instead of
01196         counting down to zero
01197         // 0: timer decrements to 0 and the ComIrqReg register's TimerIRQ bit is set to logic 1
01198         unsigned char T_AUTO_RESTART :1;
01199
01200         // Internal timer is running in gated mode
01201         // Remark: in gated mode, the Status1Reg register's TRunning bit is logic 1 when the timer is
01202         enabled by the
01203         // TModeReg register's TGated[1:0] bits this bit does not influence the gating signal
01204         // 00: non-gated mode
01205         // 01: gated by pin MFIN
01206         // 10: gated by pin AUX1
01207         unsigned char T_GATED :2;
01208
01209         // 1: timer starts automatically at the end of the transmission in all communication modes at
01210         all speeds
01211         // if the RxModeReg register's RxMultiple bit is not set, the timer stops immediately after
01212         receiving the 5th bit (1 start bit, 4 data bits)
01213         // if the RxMultiple bit is set to logic 1 the timer never stops, in which case the timer can
01214         be stopped by setting the ControlReg register's
01215         // TStopNow bit to logic 1
01216         // 0: indicates that the timer is not influenced by the protocol
01217         unsigned char T_AUTO :1;
01218     };
01219     unsigned char value;
01220 };
01221
01222 union VERSIONbits {

```

```

01238
01239     struct {
01240
01241         // '1' stands for MFRC522 version 1.0 and '2' stands for MFRC522 version 2.0.
01242         unsigned char VERSION :4;
01243
01244         // '9' stands for MFRC522
01245         unsigned char CHIPTYPE :4;
01246     };
01247     unsigned char value;
01248 };
01249
01250 struct Uid {
01251
01252     // Number of bytes in the UID. 4, 7 or 10.
01253     unsigned char size;
01254
01255     unsigned char uid[10];
01256
01257     // The SAK (Select acknowledge) byte returned from the PICC after successful selection.
01258     unsigned char sak;
01259 };
01260
01261 enum Version {
01262     CLONE = 0x88,
01263     V0_0 = 0x90,
01264     V1_0 = 0x91,
01265     V2_0 = 0x92
01266 };
01267
01268 RadioFrequencyIdentificationMFRC522(RegisterBasedDevice *device,
01269     unsigned char resetPin);
01270
01271 void initialize();
01272
01273 void sendCommand(Command command) {
01274     writeRegister(COMMAND, (unsigned char) command);
01275 }
01276
01277 unsigned char getLastError() {
01278     return lastError;
01279 }
01280
01281 void clearLastError() {
01282     lastError = NO_ERROR;
01283 }
01284
01285 void softReset();
01286
01287 void setAntennaOn();
01288
01289 void setAntennaOff();
01290
01331 void configureTimer(unsigned int prescaler, unsigned int reload, bool autoStart,
01332     bool autoRestart);
01333
01334 void startTimer();
01335
01336 void stopTimer();
01337
01341 void enableInterrupt(Interrupt interrupt);
01342
01343 void disableInterrupt(Interrupt interrupt);
01344
01345 void clearInterrupt(Interrupt interrupt);
01346
01347 void flushQueue();
01348
01349 void setWaterLevel(unsigned char level);
01350
01351 int generateRandomId(unsigned char buf[10]);
01352
01353 int communicate(Command command, unsigned char *output, unsigned char *input,
01354     unsigned char outputLen, bool checkCRC);
01355
01356 unsigned int calculateCRC(unsigned char *buff, unsigned char len);
01357
01358 bool waitForRegisterBits(unsigned char reg, unsigned char mask) {
01359     return waitForRegisterBits(reg, mask,
MFRC522_DEFAULT_TIMEOUT);
01360 }
01361
01362 bool waitForRegisterBits(unsigned char reg, unsigned char mask, unsigned long
    timeout);
01363
01364 Version getVersion();
01365

```

```
01395     bool performSelfTest();
01396
01414     int readRegisterBlock(unsigned char reg, unsigned char *buf, unsigned char len);
01415
01424     unsigned char writeRegisterBlock(unsigned char reg, unsigned char *buf,
01425                                     unsigned char len);
01426 };
01427
01428 #endif // __ARDUINO_RADIO_FREQUENCY_IDENTIFICATION_MFRC522_H__
```

## Index

- ADD\_IQ
  - RadioFrequencyIdentificationMFRC522::DEMO↔  
Dbits, [13](#)
- ANALOG\_TEST
  - RadioFrequencyIdentificationMFRC522, [29](#)
- AUTO\_TEST\_ENABLE
  - RadioFrequencyIdentificationMFRC522, [28](#)
- AUTO\_TEST
  - RadioFrequencyIdentificationMFRC522, [29](#)
- BIT\_FRAMING\_START\_SEND
  - RadioFrequencyIdentificationMFRC522, [28](#)
- BIT\_FRAMING
  - RadioFrequencyIdentificationMFRC522, [29](#)
- BR\_T0
  - RadioFrequencyIdentificationMFRC522::SERIA↔  
L\_SPEEDbits, [38](#)
- BR\_T1
  - RadioFrequencyIdentificationMFRC522::SERIA↔  
L\_SPEEDbits, [38](#)
- BUFFER\_OVFL
  - RadioFrequencyIdentificationMFRC522::ERRO↔  
Rbits, [17](#)
- CALC\_CRC
  - RadioFrequencyIdentificationMFRC522, [27](#)
- CHIPTYPE
  - RadioFrequencyIdentificationMFRC522::VERSI↔  
ONbits, [48](#)
- CLONE
  - RadioFrequencyIdentificationMFRC522, [30](#)
- COLL\_ERR
  - RadioFrequencyIdentificationMFRC522::ERRO↔  
Rbits, [17](#)
- COLL\_LEVEL
  - RadioFrequencyIdentificationMFRC522::RX\_TH↔  
RESHOLDbits, [37](#)
- COLL\_POS\_NOT\_VALID
  - RadioFrequencyIdentificationMFRC522::COLLbits,  
[7](#)
- COLL\_POS
  - RadioFrequencyIdentificationMFRC522::COLLbits,  
[7](#)
- COLL
  - RadioFrequencyIdentificationMFRC522, [29](#)
- COM\_ALL\_IRQ
  - RadioFrequencyIdentificationMFRC522, [27](#)
- COM\_ERR\_IRQ
  - RadioFrequencyIdentificationMFRC522, [27](#)
- COM\_HI\_ALERT\_IRQ
  - RadioFrequencyIdentificationMFRC522, [27](#)
- COM\_I\_EN\_INTERRUPT\_EN
  - RadioFrequencyIdentificationMFRC522, [28](#)
- COM\_I\_EN
  - RadioFrequencyIdentificationMFRC522, [28](#)
- COM\_IDLE\_IRQ
  - RadioFrequencyIdentificationMFRC522, [27](#)
- COM\_IRQ\_ALL\_IRQ
  - RadioFrequencyIdentificationMFRC522, [28](#)
- COM\_IRQ\_ERR\_IRQ
  - RadioFrequencyIdentificationMFRC522, [28](#)
- COM\_IRQ\_HI\_ALERT\_IRQ
  - RadioFrequencyIdentificationMFRC522, [28](#)
- COM\_IRQ\_IDLE\_IRQ
  - RadioFrequencyIdentificationMFRC522, [28](#)
- COM\_IRQ\_LO\_ALERT\_IRQ
  - RadioFrequencyIdentificationMFRC522, [28](#)
- COM\_IRQ\_RX\_IRQ
  - RadioFrequencyIdentificationMFRC522, [28](#)
- COM\_IRQ\_SET1
  - RadioFrequencyIdentificationMFRC522, [28](#)
- COM\_IRQ\_TIMER\_IRQ
  - RadioFrequencyIdentificationMFRC522, [28](#)
- COM\_IRQ\_TX\_IRQ
  - RadioFrequencyIdentificationMFRC522, [28](#)
- COM\_IRQ
  - RadioFrequencyIdentificationMFRC522, [28](#)
- COM\_LO\_ALERT\_IRQ
  - RadioFrequencyIdentificationMFRC522, [27](#)
- COM\_RX\_IRQ
  - RadioFrequencyIdentificationMFRC522, [27](#)
- COM\_TIMER\_IRQ
  - RadioFrequencyIdentificationMFRC522, [27](#)
- COM\_TX\_IRQ
  - RadioFrequencyIdentificationMFRC522, [27](#)
- COMMAND
  - RadioFrequencyIdentificationMFRC522, [28](#)
  - RadioFrequencyIdentificationMFRC522::COMM↔  
ANDbits, [10](#)
- COMMUNICATION\_ERROR
  - RadioFrequencyIdentificationMFRC522, [27](#)
- CONTROL\_T\_START\_NOW
  - RadioFrequencyIdentificationMFRC522, [28](#)
- CONTROL\_T\_STOP\_NOW
  - RadioFrequencyIdentificationMFRC522, [28](#)
- CONTROL
  - RadioFrequencyIdentificationMFRC522, [29](#)
- CRC\_ERROR
  - RadioFrequencyIdentificationMFRC522, [27](#)
- CRC\_ERR
  - RadioFrequencyIdentificationMFRC522::ERRO↔  
Rbits, [17](#)
- CRC\_I\_EN
  - RadioFrequencyIdentificationMFRC522::DIV\_I↔  
ENbits, [14](#)
- CRC\_IRQ
  - RadioFrequencyIdentificationMFRC522::DIV\_IR↔  
Qbits, [15](#)
- CRC\_OK
  - RadioFrequencyIdentificationMFRC522::STATU↔  
S1bits, [39](#)

- CRC\_PRESET
  - RadioFrequencyIdentificationMFRC522::MOD↔ Ebits, [22](#)
- CRC\_READY
  - RadioFrequencyIdentificationMFRC522::STATU↔ S1bits, [39](#)
- CRC\_RESULT\_HIDH
  - RadioFrequencyIdentificationMFRC522, [29](#)
- CRC\_RESULT\_LOW
  - RadioFrequencyIdentificationMFRC522, [29](#)
- CW\_GS\_N
  - RadioFrequencyIdentificationMFRC522::GS↔ Nbits, [19](#)
- CW\_GS\_P
  - RadioFrequencyIdentificationMFRC522, [29](#)
  - RadioFrequencyIdentificationMFRC522::CW↔ G↔ S\_Pbits, [12](#)
- calculateCRC
  - RadioFrequencyIdentificationMFRC522, [30](#)
- char
  - RadioFrequencyIdentificationMFRC522::BIT↔ FR↔ AMINGbits, [6](#)
  - RadioFrequencyIdentificationMFRC522::COLLbits, [7](#)
  - RadioFrequencyIdentificationMFRC522::COMM↔ ANDbits, [10](#)
  - RadioFrequencyIdentificationMFRC522::CONT↔ ROLbits, [11](#)
  - RadioFrequencyIdentificationMFRC522::CW↔ G↔ S\_Pbits, [12](#)
  - RadioFrequencyIdentificationMFRC522::DIV↔ I↔ ENbits, [14](#)
  - RadioFrequencyIdentificationMFRC522::DIV↔ IR↔ Qbits, [15](#)
  - RadioFrequencyIdentificationMFRC522::ERRO↔ Rbits, [17](#)
  - RadioFrequencyIdentificationMFRC522::MF↔ R↔ Xbits, [20](#)
  - RadioFrequencyIdentificationMFRC522::MF↔ T↔ Xbits, [20](#)
  - RadioFrequencyIdentificationMFRC522::MOD↔ GS\_Pbits, [21](#)
  - RadioFrequencyIdentificationMFRC522::MOD↔ Ebits, [22](#)
  - RadioFrequencyIdentificationMFRC522::RF↔ CF↔ Gbits, [34](#)
  - RadioFrequencyIdentificationMFRC522::RX↔ M↔ ODEbits, [35](#)
  - RadioFrequencyIdentificationMFRC522::RX↔ TH↔ RESHOLDbits, [37](#)
  - RadioFrequencyIdentificationMFRC522::STATU↔ S1bits, [39](#)
  - RadioFrequencyIdentificationMFRC522::STATU↔ S2bits, [41](#)
  - RadioFrequencyIdentificationMFRC522::TX↔ AS↔ Kbits, [43](#)
  - RadioFrequencyIdentificationMFRC522::TX↔ CO↔ NTROLbits, [44](#)
  - RadioFrequencyIdentificationMFRC522::TX↔ MO↔ DEbits, [45](#)
  - RadioFrequencyIdentificationMFRC522::TX↔ SE↔ Lbits, [46](#)
  - RadioFrequencyIdentificationMFRC522::WATE↔ R↔ LEVELbits, [49](#)
- clearInterrupt
  - RadioFrequencyIdentificationMFRC522, [30](#)
- clearLastError
  - RadioFrequencyIdentificationMFRC522, [30](#)
- Command
  - RadioFrequencyIdentificationMFRC522, [27](#)
- communicate
  - RadioFrequencyIdentificationMFRC522, [30](#)
- configureTimer
  - RadioFrequencyIdentificationMFRC522, [30](#)
- DEMOD
  - RadioFrequencyIdentificationMFRC522, [29](#)
- DIV\_ALL\_IRQ
  - RadioFrequencyIdentificationMFRC522, [27](#)
- DIV\_CRC\_IRQ
  - RadioFrequencyIdentificationMFRC522, [27](#)
- DIV\_I\_EN\_CRC\_I\_EN
  - RadioFrequencyIdentificationMFRC522, [28](#)
- DIV\_I\_EN\_INTERRUPT\_EN
  - RadioFrequencyIdentificationMFRC522, [28](#)
- DIV\_I\_EN\_MFIN\_ACT\_I\_EN
  - RadioFrequencyIdentificationMFRC522, [28](#)
- DIV\_I\_EN
  - RadioFrequencyIdentificationMFRC522, [28](#)
- DIV\_IRQ\_ALL\_IRQ
  - RadioFrequencyIdentificationMFRC522, [28](#)
- DIV\_IRQ\_CRC\_IRQ
  - RadioFrequencyIdentificationMFRC522, [28](#)
- DIV\_IRQ\_MFIN\_ACT\_IRQ
  - RadioFrequencyIdentificationMFRC522, [28](#)
- DIV\_IRQ\_SET2
  - RadioFrequencyIdentificationMFRC522, [28](#)
- DIV\_IRQ
  - RadioFrequencyIdentificationMFRC522, [28](#)
- DIV\_MFIN\_ACT\_IRQ
  - RadioFrequencyIdentificationMFRC522, [27](#)
- device
  - RadioFrequencyIdentificationMFRC522, [34](#)
- disableInterrupt
  - RadioFrequencyIdentificationMFRC522, [31](#)
- ERR\_I\_EN
  - RadioFrequencyIdentificationMFRC522::COM↔ I↔ \_ENbits, [8](#)
- ERR\_IRQ
  - RadioFrequencyIdentificationMFRC522::COM↔ I↔ RQbits, [9](#)
- ERROR
  - RadioFrequencyIdentificationMFRC522, [28](#)
- enableInterrupt
  - RadioFrequencyIdentificationMFRC522, [31](#)
- Error

- RadioFrequencyIdentificationMFRC522, [27](#)
- FIFO\_DATA
  - RadioFrequencyIdentificationMFRC522, [28](#)
- FIFO\_LEVEL\_FIFO\_LEVEL
  - RadioFrequencyIdentificationMFRC522, [28](#)
- FIFO\_LEVEL\_FLUSH\_BUFFER
  - RadioFrequencyIdentificationMFRC522, [28](#)
- FIFO\_LEVEL
  - RadioFrequencyIdentificationMFRC522, [28](#)
  - RadioFrequencyIdentificationMFRC522::FIFO\_L↔EVELbits, [18](#)
- FIX\_IQ
  - RadioFrequencyIdentificationMFRC522::DEMO↔Dbits, [13](#)
- FLUSH\_BUFFER
  - RadioFrequencyIdentificationMFRC522::FIFO\_L↔EVELbits, [18](#)
- FORCE\_100\_ASK
  - RadioFrequencyIdentificationMFRC522::TX\_AS↔Kbits, [43](#)
- flushQueue
  - RadioFrequencyIdentificationMFRC522, [31](#)
- GENERAL\_ERROR
  - RadioFrequencyIdentificationMFRC522, [27](#)
- GENERATE\_RANDOM\_ID
  - RadioFrequencyIdentificationMFRC522, [27](#)
- GS\_N
  - RadioFrequencyIdentificationMFRC522, [29](#)
- generateRandomId
  - RadioFrequencyIdentificationMFRC522, [31](#)
- getLastError
  - RadioFrequencyIdentificationMFRC522, [31](#)
- getVersion
  - RadioFrequencyIdentificationMFRC522, [31](#)
- HI\_ALERT\_I\_EN
  - RadioFrequencyIdentificationMFRC522::COM\_I↔\_ENbits, [8](#)
- HI\_ALERT\_IRQ
  - RadioFrequencyIdentificationMFRC522::COM\_I↔RQbits, [9](#)
- HI\_ALERT
  - RadioFrequencyIdentificationMFRC522::STATU↔S1bits, [39](#)
- I2C\_FORCE\_HS
  - RadioFrequencyIdentificationMFRC522::STATU↔S2bits, [41](#)
- I\_RQ\_INV
  - RadioFrequencyIdentificationMFRC522::COM\_I↔\_ENbits, [8](#)
- IDLE\_I\_EN
  - RadioFrequencyIdentificationMFRC522::COM\_I↔\_ENbits, [8](#)
- IDLE\_IRQ
  - RadioFrequencyIdentificationMFRC522::COM\_I↔RQbits, [9](#)
- IDLE
  - RadioFrequencyIdentificationMFRC522, [27](#)
- INV\_MOD
  - RadioFrequencyIdentificationMFRC522::TX\_MO↔DEbits, [45](#)
- INV\_TX1\_RF\_OFF
  - RadioFrequencyIdentificationMFRC522::TX\_CO↔NTROLbits, [44](#)
- INV\_TX1\_RF\_ON
  - RadioFrequencyIdentificationMFRC522::TX\_CO↔NTROLbits, [44](#)
- INV\_TX2\_RF\_OFF
  - RadioFrequencyIdentificationMFRC522::TX\_CO↔NTROLbits, [44](#)
- INV\_TX2\_RF\_ON
  - RadioFrequencyIdentificationMFRC522::TX\_CO↔NTROLbits, [44](#)
- INV\_TX\_RF\_OFF
  - RadioFrequencyIdentificationMFRC522::TX\_CO↔NTROLbits, [44](#)
- INV\_TX\_RF\_ON
  - RadioFrequencyIdentificationMFRC522::TX\_CO↔NTROLbits, [44](#)
- IRQ\_PUSH\_PULL
  - RadioFrequencyIdentificationMFRC522::DIV\_I↔ENbits, [15](#)
- IRQ
  - RadioFrequencyIdentificationMFRC522::STATU↔S1bits, [40](#)
- initialize
  - RadioFrequencyIdentificationMFRC522, [31](#)
- Interrupt
  - RadioFrequencyIdentificationMFRC522, [27](#)
- LO\_ALERT\_I\_EN
  - RadioFrequencyIdentificationMFRC522::COM\_I↔\_ENbits, [8](#)
- LO\_ALERT\_IRQ
  - RadioFrequencyIdentificationMFRC522::COM\_I↔RQbits, [9](#)
- LO\_ALERT
  - RadioFrequencyIdentificationMFRC522::STATU↔S1bits, [40](#)
- lastError
  - RadioFrequencyIdentificationMFRC522, [34](#)
- MEM
  - RadioFrequencyIdentificationMFRC522, [27](#)
- MF\_AUTHENT
  - RadioFrequencyIdentificationMFRC522, [27](#)
- MF\_CRYPT01\_ON
  - RadioFrequencyIdentificationMFRC522::STATU↔S2bits, [41](#)
- MF\_OUT\_SEL
  - RadioFrequencyIdentificationMFRC522::TX\_SE↔Lbits, [46](#)
- MF\_RX
  - RadioFrequencyIdentificationMFRC522, [29](#)
- MF\_TX

- RadioFrequencyIdentificationMFRC522, [29](#)
- MFIN\_ACT\_I\_EN
  - RadioFrequencyIdentificationMFRC522::DIV\_I↔ENbits, [15](#)
- MFIN\_ACT\_IRQ
  - RadioFrequencyIdentificationMFRC522::DIV\_IRQ↔Qbits, [16](#)
- MFR522\_INT\_TO\_EN\_MASK
  - RadioFrequencyIdentificationMFRC522.h, [56](#)
- MFR522\_INT\_TO\_EN\_REG
  - RadioFrequencyIdentificationMFRC522.h, [56](#)
- MFR522\_INT\_TO\_IRQ\_MASK
  - RadioFrequencyIdentificationMFRC522.h, [56](#)
- MFR522\_INT\_TO\_IRQ\_REG
  - RadioFrequencyIdentificationMFRC522.h, [57](#)
- MFRC522\_DEFAULT\_TIMEOUT
  - RadioFrequencyIdentificationMFRC522.h, [57](#)
- MIN\_LEVEL
  - RadioFrequencyIdentificationMFRC522::RX\_TH↔RESHOLDbits, [37](#)
- MOD\_GS\_N
  - RadioFrequencyIdentificationMFRC522::GS↔Nbits, [19](#)
- MOD\_GS\_P
  - RadioFrequencyIdentificationMFRC522, [29](#)
  - RadioFrequencyIdentificationMFRC522::MOD↔GS\_Pbits, [21](#)
- MOD\_WIDTH
  - RadioFrequencyIdentificationMFRC522, [29](#)
- MODEM\_STATE
  - RadioFrequencyIdentificationMFRC522::STATU↔S2bits, [41](#)
- MODE
  - RadioFrequencyIdentificationMFRC522, [29](#)
- MSB\_FIRST
  - RadioFrequencyIdentificationMFRC522::MOD↔Ebits, [22](#)
- Mask
  - RadioFrequencyIdentificationMFRC522, [27](#)
- NO\_CMD\_CHANGE
  - RadioFrequencyIdentificationMFRC522, [27](#)
- NO\_ERROR
  - RadioFrequencyIdentificationMFRC522, [27](#)
- NONE\_IRQ
  - RadioFrequencyIdentificationMFRC522, [27](#)
- PARITY\_DISABLE
  - RadioFrequencyIdentificationMFRC522::MF\_R↔Xbits, [20](#)
- PARITY\_ERR
  - RadioFrequencyIdentificationMFRC522::ERRO↔Rbits, [17](#)
- POL\_M\_FIN
  - RadioFrequencyIdentificationMFRC522::MOD↔Ebits, [22](#)
- POWER\_DOWN
  - RadioFrequencyIdentificationMFRC522::COMM↔ANDbits, [11](#)
- PROGMEM
  - RadioFrequencyIdentificationMFRC522.h, [57](#)
- PROTOCOL\_ERR
  - RadioFrequencyIdentificationMFRC522::ERRO↔Rbits, [17](#)
- performSelfTest
  - RadioFrequencyIdentificationMFRC522, [31](#)
- RCV\_OFF
  - RadioFrequencyIdentificationMFRC522::COMM↔ANDbits, [11](#)
- RECEIVE
  - RadioFrequencyIdentificationMFRC522, [27](#)
- RFC\_FG
  - RadioFrequencyIdentificationMFRC522, [29](#)
- RX\_ALIGN
  - RadioFrequencyIdentificationMFRC522::BIT\_FR↔AMINGbits, [6](#)
- RX\_CRC\_EN
  - RadioFrequencyIdentificationMFRC522::RX\_M↔ODEbits, [35](#)
- RX\_GAIN
  - RadioFrequencyIdentificationMFRC522::RF\_CF↔Gbits, [34](#)
- RX\_I\_EN
  - RadioFrequencyIdentificationMFRC522::COM\_I↔\_ENbits, [8](#)
- RX\_IRQ
  - RadioFrequencyIdentificationMFRC522::COM\_I↔RQbits, [9](#)
- RX\_LAST\_BITS
  - RadioFrequencyIdentificationMFRC522::CONT↔ROLbits, [11](#)
- RX\_MODE
  - RadioFrequencyIdentificationMFRC522, [29](#)
- RX\_MULTIPLE
  - RadioFrequencyIdentificationMFRC522::RX\_M↔ODEbits, [35](#)
- RX\_NO\_ERR
  - RadioFrequencyIdentificationMFRC522::RX\_M↔ODEbits, [36](#)
- RX\_SEL
  - RadioFrequencyIdentificationMFRC522, [29](#)
- RX\_SPEED
  - RadioFrequencyIdentificationMFRC522::RX\_M↔ODEbits, [36](#)
- RX\_THRESHOLD
  - RadioFrequencyIdentificationMFRC522, [29](#)
- RX\_WAIT
  - RadioFrequencyIdentificationMFRC522::RX\_SE↔Lbits, [36](#)
- RadioFrequencyIdentification, [23](#)
- RadioFrequencyIdentification.cpp, [49](#), [50](#)
- RadioFrequencyIdentification.h, [50](#)
- RadioFrequencyIdentificationMFRC522, [24](#)
  - ANALOG\_TEST, [29](#)
  - AUTO\_TEST\_ENABLE, [28](#)
  - AUTO\_TEST, [29](#)
  - BIT\_FRAMING\_START\_SEND, [28](#)



BIT\_FRAMING, [29](#)  
CALC\_CRC, [27](#)  
CLONE, [30](#)  
COLL, [29](#)  
COM\_ALL\_IRQ, [27](#)  
COM\_ERR\_IRQ, [27](#)  
COM\_HI\_ALERT\_IRQ, [27](#)  
COM\_I\_EN\_INTERRUPT\_EN, [28](#)  
COM\_I\_EN, [28](#)  
COM\_IDLE\_IRQ, [27](#)  
COM\_IRQ\_ALL\_IRQ, [28](#)  
COM\_IRQ\_ERR\_IRQ, [28](#)  
COM\_IRQ\_HI\_ALERT\_IRQ, [28](#)  
COM\_IRQ\_IDLE\_IRQ, [28](#)  
COM\_IRQ\_LO\_ALERT\_IRQ, [28](#)  
COM\_IRQ\_RX\_IRQ, [28](#)  
COM\_IRQ\_SET1, [28](#)  
COM\_IRQ\_TIMER\_IRQ, [28](#)  
COM\_IRQ\_TX\_IRQ, [28](#)  
COM\_IRQ, [28](#)  
COM\_LO\_ALERT\_IRQ, [27](#)  
COM\_RX\_IRQ, [27](#)  
COM\_TIMER\_IRQ, [27](#)  
COM\_TX\_IRQ, [27](#)  
COMMAND, [28](#)  
COMMUNICATION\_ERROR, [27](#)  
CONTROL\_T\_START\_NOW, [28](#)  
CONTROL\_T\_STOP\_NOW, [28](#)  
CONTROL, [29](#)  
CRC\_ERROR, [27](#)  
CRC\_RESULT\_HIDH, [29](#)  
CRC\_RESULT\_LOW, [29](#)  
CW\_GS\_P, [29](#)  
calculateCRC, [30](#)  
clearInterrupt, [30](#)  
clearLastError, [30](#)  
Command, [27](#)  
communicate, [30](#)  
configureTimer, [30](#)  
DEMOD, [29](#)  
DIV\_ALL\_IRQ, [27](#)  
DIV\_CRC\_IRQ, [27](#)  
DIV\_I\_EN\_CRC\_I\_EN, [28](#)  
DIV\_I\_EN\_INTERRUPT\_EN, [28](#)  
DIV\_I\_EN\_MFIN\_ACT\_I\_EN, [28](#)  
DIV\_I\_EN, [28](#)  
DIV\_IRQ\_ALL\_IRQ, [28](#)  
DIV\_IRQ\_CRC\_IRQ, [28](#)  
DIV\_IRQ\_MFIN\_ACT\_IRQ, [28](#)  
DIV\_IRQ\_SET2, [28](#)  
DIV\_IRQ, [28](#)  
DIV\_MFIN\_ACT\_IRQ, [27](#)  
device, [34](#)  
disableInterrupt, [31](#)  
ERROR, [28](#)  
enableInterrupt, [31](#)  
Error, [27](#)  
FIFO\_DATA, [28](#)  
FIFO\_LEVEL\_FIFO\_LEVEL, [28](#)  
FIFO\_LEVEL\_FLUSH\_BUFFER, [28](#)  
FIFO\_LEVEL, [28](#)  
flushQueue, [31](#)  
GENERAL\_ERROR, [27](#)  
GENERATE\_RANDOM\_ID, [27](#)  
GS\_N, [29](#)  
generateRandomId, [31](#)  
getLastError, [31](#)  
getVersion, [31](#)  
IDLE, [27](#)  
initialize, [31](#)  
Interrupt, [27](#)  
lastError, [34](#)  
MEM, [27](#)  
MF\_AUTHENT, [27](#)  
MF\_RX, [29](#)  
MF\_TX, [29](#)  
MOD\_GS\_P, [29](#)  
MOD\_WIDTH, [29](#)  
MODE, [29](#)  
Mask, [27](#)  
NO\_CMD\_CHANGE, [27](#)  
NO\_ERROR, [27](#)  
NONE\_IRQ, [27](#)  
performSelfTest, [31](#)  
RECEIVE, [27](#)  
RFC\_FG, [29](#)  
RX\_MODE, [29](#)  
RX\_SEL, [29](#)  
RX\_THRESHOLD, [29](#)  
RadioFrequencyIdentificationMFRC522, [30](#)  
readRegisterBlock, [32](#)  
Register, [28](#)  
resetPin, [34](#)  
SERIAL\_SPEED, [29](#)  
SOFT\_RESET, [27](#)  
STATUS1, [28](#)  
STATUS2, [28](#)  
sendCommand, [32](#)  
setAntennaOff, [32](#)  
setAntennaOn, [33](#)  
setWaterLevel, [33](#)  
softReset, [33](#)  
startTimer, [33](#)  
stopTimer, [33](#)  
T\_COUNTER\_VAL\_HIGH, [29](#)  
T\_COUNTER\_VAL\_LOW, [29](#)  
T\_MODE, [29](#)  
T\_PRESCALER\_LOW, [29](#)  
T\_RELOAD\_HIGH, [29](#)  
T\_RELOAD\_LOW, [29](#)  
TEST\_ADC, [29](#)  
TEST\_BUS, [29](#)  
TEST\_DAC1, [29](#)  
TEST\_DAC2, [29](#)  
TEST\_PIN\_EN, [29](#)  
TEST\_PIN\_VALUE, [29](#)

- TEST\_SEL1, [29](#)
- TEST\_SEL2, [29](#)
- TIMEOUT\_ERROR, [27](#)
- TRANSCEIVE, [27](#)
- TRANSMIT, [27](#)
- TX\_ASK, [29](#)
- TX\_CONTROL\_TX1\_RF\_EN, [28](#)
- TX\_CONTROL\_TX2\_RF\_EN, [28](#)
- TX\_CONTROL\_TX\_RF\_EN, [28](#)
- TX\_CONTROL, [29](#)
- TX\_MODE, [29](#)
- TX\_SEL, [29](#)
- V0\_0, [30](#)
- V1\_0, [30](#)
- V2\_0, [30](#)
- VERSION, [29](#)
- Version, [29](#)
- WATER\_LEVEL\_WATER\_LEVEL, [28](#)
- WATER\_LEVEL, [29](#)
- waitForRegisterBits, [33](#)
- writeRegisterBlock, [33](#)
- RadioFrequencyIdentificationMFRC522.cpp, [50](#), [51](#)
- RadioFrequencyIdentificationMFRC522.h, [55](#), [57](#)
  - MFR522\_INT\_TO\_EN\_MASK, [56](#)
  - MFR522\_INT\_TO\_EN\_REG, [56](#)
  - MFR522\_INT\_TO\_IRQ\_MASK, [56](#)
  - MFR522\_INT\_TO\_IRQ\_REG, [57](#)
  - MFRC522\_DEFAULT\_TIMEOUT, [57](#)
  - PROGMEM, [57](#)
- RadioFrequencyIdentificationMFRC522::BIT\_FRAMEI↔
  - Ngbits, [5](#)
  - char, [6](#)
  - RX\_ALIGN, [6](#)
  - START\_SEND, [6](#)
  - TX\_LAST\_BITS, [6](#)
  - value, [6](#)
- RadioFrequencyIdentificationMFRC522::COLLbits, [6](#)
  - COLL\_POS\_NOT\_VALID, [7](#)
  - COLL\_POS, [7](#)
  - char, [7](#)
  - VALUES\_AFTER\_COLL, [7](#)
  - value, [7](#)
- RadioFrequencyIdentificationMFRC522::COM\_I\_E↔
  - Nbits, [7](#)
  - ERR\_I\_EN, [8](#)
  - HI\_ALERT\_I\_EN, [8](#)
  - I\_RQ\_INV, [8](#)
  - IDLE\_I\_EN, [8](#)
  - LO\_ALERT\_I\_EN, [8](#)
  - RX\_I\_EN, [8](#)
  - TIMER\_I\_EN, [8](#)
  - TX\_I\_EN, [8](#)
  - value, [8](#)
- RadioFrequencyIdentificationMFRC522::COM\_IRQbits, [9](#)
  - ERR\_IRQ, [9](#)
  - HI\_ALERT\_IRQ, [9](#)
  - IDLE\_IRQ, [9](#)
  - LO\_ALERT\_IRQ, [9](#)
  - RX\_IRQ, [9](#)
  - SET1, [9](#)
  - TIMER\_IRQ, [10](#)
  - TX\_IRQ, [10](#)
  - value, [10](#)
- RadioFrequencyIdentificationMFRC522::COMMAN↔
  - Dbits, [10](#)
  - COMMAND, [10](#)
  - char, [10](#)
  - POWER\_DOWN, [11](#)
  - RCV\_OFF, [11](#)
  - value, [11](#)
- RadioFrequencyIdentificationMFRC522::CONTRO↔
  - Lbits, [11](#)
  - char, [11](#)
  - RX\_LAST\_BITS, [11](#)
  - T\_START\_NOW, [12](#)
  - T\_STOP\_NOW, [12](#)
  - value, [12](#)
- RadioFrequencyIdentificationMFRC522::CW\_GS↔
  - Pbits, [12](#)
  - CW\_GS\_P, [12](#)
  - char, [12](#)
  - value, [13](#)
- RadioFrequencyIdentificationMFRC522::DEMODObits, [13](#)
  - ADD\_IQ, [13](#)
  - FIX\_IQ, [13](#)
  - T\_PRESCAL\_EVEN, [13](#)
  - TAU\_RCV, [14](#)
  - TAU\_SYNC, [14](#)
  - value, [14](#)
- RadioFrequencyIdentificationMFRC522::DIV\_I\_ENbits, [14](#)
  - CRC\_I\_EN, [14](#)
  - char, [14](#)
  - IRQ\_PUSH\_PULL, [15](#)
  - MFIN\_ACT\_I\_EN, [15](#)
  - value, [15](#)
- RadioFrequencyIdentificationMFRC522::DIV\_IRQbits, [15](#)
  - CRC\_IRQ, [15](#)
  - char, [15](#)
  - MFIN\_ACT\_IRQ, [16](#)
  - SET2, [16](#)
  - value, [16](#)
- RadioFrequencyIdentificationMFRC522::ERRORbits, [16](#)
  - BUFFER\_OVFL, [17](#)
  - COLL\_ERR, [17](#)
  - CRC\_ERR, [17](#)
  - char, [17](#)
  - PARITY\_ERR, [17](#)
  - PROTOCOL\_ERR, [17](#)
  - TEMP\_ERR, [17](#)
  - value, [17](#)
  - WR\_ERR, [17](#)

- RadioFrequencyIdentificationMFRC522::FIFO\_LEVEL↔  
Lbits, [17](#)  
FIFO\_LEVEL, [18](#)  
FLUSH\_BUFFER, [18](#)  
value, [18](#)
- RadioFrequencyIdentificationMFRC522::GS\_Nbits, [18](#)  
CW\_GS\_N, [19](#)  
MOD\_GS\_N, [19](#)  
value, [19](#)
- RadioFrequencyIdentificationMFRC522::MF\_RXbits, [19](#)  
char, [20](#)  
PARITY\_DISABLE, [20](#)  
value, [20](#)
- RadioFrequencyIdentificationMFRC522::MF\_TXbits, [20](#)  
char, [20](#)  
TX\_WAIT, [20](#)  
value, [21](#)
- RadioFrequencyIdentificationMFRC522::MOD\_GS↔  
Pbits, [21](#)  
char, [21](#)  
MOD\_GS\_P, [21](#)  
value, [21](#)
- RadioFrequencyIdentificationMFRC522::MODEbits, [22](#)  
CRC\_PRESET, [22](#)  
char, [22](#)  
MSB\_FIRST, [22](#)  
POL\_M\_FIN, [22](#)  
TX\_WAIT\_RF, [23](#)  
value, [23](#)
- RadioFrequencyIdentificationMFRC522::RF\_CFGbits,  
[34](#)  
char, [34](#)  
RX\_GAIN, [34](#)  
value, [35](#)
- RadioFrequencyIdentificationMFRC522::RX\_MOD↔  
Ebits, [35](#)  
char, [35](#)  
RX\_CRC\_EN, [35](#)  
RX\_MULTIPLE, [35](#)  
RX\_NO\_ERR, [36](#)  
RX\_SPEED, [36](#)  
value, [36](#)
- RadioFrequencyIdentificationMFRC522::RX\_SELbits,  
[36](#)  
RX\_WAIT, [36](#)  
UART\_SEL, [36](#)  
value, [37](#)
- RadioFrequencyIdentificationMFRC522::RX\_THRES↔  
HOLDbits, [37](#)  
COLL\_LEVEL, [37](#)  
char, [37](#)  
MIN\_LEVEL, [37](#)  
value, [38](#)
- RadioFrequencyIdentificationMFRC522::SERIAL\_SP↔  
EEDbits, [38](#)  
BR\_T0, [38](#)  
BR\_T1, [38](#)  
value, [38](#)
- RadioFrequencyIdentificationMFRC522::STATUS1bits,  
[39](#)  
CRC\_OK, [39](#)  
CRC\_READY, [39](#)  
char, [39](#)  
HI\_ALERT, [39](#)  
IRQ, [40](#)  
LO\_ALERT, [40](#)  
T\_RUNNING, [40](#)  
value, [40](#)
- RadioFrequencyIdentificationMFRC522::STATUS2bits,  
[40](#)  
char, [41](#)  
I2C\_FORCE\_HS, [41](#)  
MF\_CRYPT01\_ON, [41](#)  
MODEM\_STATE, [41](#)  
TEMP\_SENS\_CLEAR, [41](#)  
value, [41](#)
- RadioFrequencyIdentificationMFRC522::T\_MODEbits,  
[41](#)  
T\_AUTO\_RESTART, [42](#)  
T\_AUTO, [42](#)  
T\_GATED, [42](#)  
T\_PRESCALER\_HI, [42](#)  
value, [42](#)
- RadioFrequencyIdentificationMFRC522::TX\_ASKbits,  
[42](#)  
char, [43](#)  
FORCE\_100\_ASK, [43](#)  
value, [43](#)
- RadioFrequencyIdentificationMFRC522::TX\_CONTR↔  
OLbits, [43](#)  
char, [44](#)  
INV\_TX1\_RF\_OFF, [44](#)  
INV\_TX1\_RF\_ON, [44](#)  
INV\_TX2\_RF\_OFF, [44](#)  
INV\_TX2\_RF\_ON, [44](#)  
INV\_TX\_RF\_OFF, [44](#)  
INV\_TX\_RF\_ON, [44](#)  
TX1\_RF\_EN, [44](#)  
TX2\_CW, [44](#)  
TX2\_RF\_EN, [44](#)  
TX\_RF\_EN, [45](#)  
value, [45](#)
- RadioFrequencyIdentificationMFRC522::TX\_MODEbits,  
[45](#)  
char, [45](#)  
INV\_MOD, [45](#)  
TX\_CRC\_EN, [46](#)  
TX\_SPEED, [46](#)  
value, [46](#)
- RadioFrequencyIdentificationMFRC522::TX\_SELbits,  
[46](#)  
char, [46](#)  
MF\_OUT\_SEL, [46](#)  
value, [47](#)
- RadioFrequencyIdentificationMFRC522::Uid, [47](#)  
sak, [47](#)

- size, [47](#)
- uid, [47](#)
- RadioFrequencyIdentificationMFRC522::VERSIONbits, [48](#)
  - CHIPTYPE, [48](#)
  - VERSION, [48](#)
  - value, [48](#)
- RadioFrequencyIdentificationMFRC522::WATER\_LEVELbits, [48](#)
  - char, [49](#)
  - value, [49](#)
  - WATER\_LEVEL, [49](#)
- readRegisterBlock
  - RadioFrequencyIdentificationMFRC522, [32](#)
- Register
  - RadioFrequencyIdentificationMFRC522, [28](#)
- resetPin
  - RadioFrequencyIdentificationMFRC522, [34](#)
- SERIAL\_SPEED
  - RadioFrequencyIdentificationMFRC522, [29](#)
- SET1
  - RadioFrequencyIdentificationMFRC522::COM\_IRQbits, [9](#)
- SET2
  - RadioFrequencyIdentificationMFRC522::DIV\_IRQbits, [16](#)
- SOFT\_RESET
  - RadioFrequencyIdentificationMFRC522, [27](#)
- START\_SEND
  - RadioFrequencyIdentificationMFRC522::BIT\_FRAMEAMINGbits, [6](#)
- STATUS1
  - RadioFrequencyIdentificationMFRC522, [28](#)
- STATUS2
  - RadioFrequencyIdentificationMFRC522, [28](#)
- sak
  - RadioFrequencyIdentificationMFRC522::Uid, [47](#)
- sendCommand
  - RadioFrequencyIdentificationMFRC522, [32](#)
- setAntennaOff
  - RadioFrequencyIdentificationMFRC522, [32](#)
- setAntennaOn
  - RadioFrequencyIdentificationMFRC522, [33](#)
- setWaterLevel
  - RadioFrequencyIdentificationMFRC522, [33](#)
- size
  - RadioFrequencyIdentificationMFRC522::Uid, [47](#)
- softReset
  - RadioFrequencyIdentificationMFRC522, [33](#)
- startTimer
  - RadioFrequencyIdentificationMFRC522, [33](#)
- stopTimer
  - RadioFrequencyIdentificationMFRC522, [33](#)
- T\_AUTO\_RESTART
  - RadioFrequencyIdentificationMFRC522::T\_MODEbits, [42](#)
- T\_AUTO
  - RadioFrequencyIdentificationMFRC522::T\_MODEbits, [42](#)
- T\_COUNTER\_VAL\_HIGH
  - RadioFrequencyIdentificationMFRC522, [29](#)
- T\_COUNTER\_VAL\_LOW
  - RadioFrequencyIdentificationMFRC522, [29](#)
- T\_GATED
  - RadioFrequencyIdentificationMFRC522::T\_MODEbits, [42](#)
- T\_MODE
  - RadioFrequencyIdentificationMFRC522, [29](#)
- T\_PRESCAL\_EVEN
  - RadioFrequencyIdentificationMFRC522::DEMODbits, [13](#)
- T\_PRESCALER\_HI
  - RadioFrequencyIdentificationMFRC522::T\_MODEbits, [42](#)
- T\_PRESCALER\_LOW
  - RadioFrequencyIdentificationMFRC522, [29](#)
- T\_RELOAD\_HIGH
  - RadioFrequencyIdentificationMFRC522, [29](#)
- T\_RELOAD\_LOW
  - RadioFrequencyIdentificationMFRC522, [29](#)
- T\_RUNNING
  - RadioFrequencyIdentificationMFRC522::STATUS1bits, [40](#)
- T\_START\_NOW
  - RadioFrequencyIdentificationMFRC522::CONTROLbits, [12](#)
- T\_STOP\_NOW
  - RadioFrequencyIdentificationMFRC522::CONTROLbits, [12](#)
- TAU\_RCV
  - RadioFrequencyIdentificationMFRC522::DEMODbits, [14](#)
- TAU\_SYNC
  - RadioFrequencyIdentificationMFRC522::DEMODbits, [14](#)
- TEMP\_ERR
  - RadioFrequencyIdentificationMFRC522::ERRORbits, [17](#)
- TEMP\_SENS\_CLEAR
  - RadioFrequencyIdentificationMFRC522::STATUS2bits, [41](#)
- TEST\_ADC
  - RadioFrequencyIdentificationMFRC522, [29](#)
- TEST\_BUS
  - RadioFrequencyIdentificationMFRC522, [29](#)
- TEST\_DAC1
  - RadioFrequencyIdentificationMFRC522, [29](#)
- TEST\_DAC2
  - RadioFrequencyIdentificationMFRC522, [29](#)
- TEST\_PIN\_EN
  - RadioFrequencyIdentificationMFRC522, [29](#)
- TEST\_PIN\_VALUE
  - RadioFrequencyIdentificationMFRC522, [29](#)
- TEST\_SEL1
  - RadioFrequencyIdentificationMFRC522, [29](#)

- TEST\_SEL2
  - RadioFrequencyIdentificationMFRC522, [29](#)
- TIMEOUT\_ERROR
  - RadioFrequencyIdentificationMFRC522, [27](#)
- TIMER\_I\_EN
  - RadioFrequencyIdentificationMFRC522::COM\_I↔  
\_ENbits, [8](#)
- TIMER\_IRQ
  - RadioFrequencyIdentificationMFRC522::COM\_I↔  
RQbits, [10](#)
- TRANSCIEVE
  - RadioFrequencyIdentificationMFRC522, [27](#)
- TRANSMIT
  - RadioFrequencyIdentificationMFRC522, [27](#)
- TX1\_RF\_EN
  - RadioFrequencyIdentificationMFRC522::TX\_CO↔  
NTROLbits, [44](#)
- TX2\_CW
  - RadioFrequencyIdentificationMFRC522::TX\_CO↔  
NTROLbits, [44](#)
- TX2\_RF\_EN
  - RadioFrequencyIdentificationMFRC522::TX\_CO↔  
NTROLbits, [44](#)
- TX\_ASK
  - RadioFrequencyIdentificationMFRC522, [29](#)
- TX\_CONTROL\_TX1\_RF\_EN
  - RadioFrequencyIdentificationMFRC522, [28](#)
- TX\_CONTROL\_TX2\_RF\_EN
  - RadioFrequencyIdentificationMFRC522, [28](#)
- TX\_CONTROL\_TX\_RF\_EN
  - RadioFrequencyIdentificationMFRC522, [28](#)
- TX\_CONTROL
  - RadioFrequencyIdentificationMFRC522, [29](#)
- TX\_CRC\_EN
  - RadioFrequencyIdentificationMFRC522::TX\_MO↔  
DEbits, [46](#)
- TX\_I\_EN
  - RadioFrequencyIdentificationMFRC522::COM\_I↔  
\_ENbits, [8](#)
- TX\_IRQ
  - RadioFrequencyIdentificationMFRC522::COM\_I↔  
RQbits, [10](#)
- TX\_LAST\_BITS
  - RadioFrequencyIdentificationMFRC522::BIT\_FR↔  
AMINGbits, [6](#)
- TX\_MODE
  - RadioFrequencyIdentificationMFRC522, [29](#)
- TX\_RF\_EN
  - RadioFrequencyIdentificationMFRC522::TX\_CO↔  
NTROLbits, [45](#)
- TX\_SEL
  - RadioFrequencyIdentificationMFRC522, [29](#)
- TX\_SPEED
  - RadioFrequencyIdentificationMFRC522::TX\_MO↔  
DEbits, [46](#)
- TX\_WAIT\_RF
  - RadioFrequencyIdentificationMFRC522::MOD↔  
Ebits, [23](#)
- TX\_WAIT
  - RadioFrequencyIdentificationMFRC522::MF\_T↔  
Xbits, [20](#)
- UART\_SEL
  - RadioFrequencyIdentificationMFRC522::RX\_SE↔  
Lbits, [36](#)
- uid
  - RadioFrequencyIdentificationMFRC522::Uid, [47](#)
- V0\_0
  - RadioFrequencyIdentificationMFRC522, [30](#)
- V1\_0
  - RadioFrequencyIdentificationMFRC522, [30](#)
- V2\_0
  - RadioFrequencyIdentificationMFRC522, [30](#)
- VALUES\_AFTER\_COLL
  - RadioFrequencyIdentificationMFRC522::COLLbits,  
[7](#)
- VERSION
  - RadioFrequencyIdentificationMFRC522, [29](#)
  - RadioFrequencyIdentificationMFRC522::VERSI↔  
ONbits, [48](#)
- value
  - RadioFrequencyIdentificationMFRC522::BIT\_FR↔  
AMINGbits, [6](#)
  - RadioFrequencyIdentificationMFRC522::COLLbits,  
[7](#)
  - RadioFrequencyIdentificationMFRC522::COM\_I↔  
\_ENbits, [8](#)
  - RadioFrequencyIdentificationMFRC522::COM\_I↔  
RQbits, [10](#)
  - RadioFrequencyIdentificationMFRC522::COMM↔  
ANDbits, [11](#)
  - RadioFrequencyIdentificationMFRC522::CONT↔  
ROLbits, [12](#)
  - RadioFrequencyIdentificationMFRC522::CW\_G↔  
S\_Pbits, [13](#)
  - RadioFrequencyIdentificationMFRC522::DEMO↔  
Dbits, [14](#)
  - RadioFrequencyIdentificationMFRC522::DIV\_I↔  
ENbits, [15](#)
  - RadioFrequencyIdentificationMFRC522::DIV\_IR↔  
Qbits, [16](#)
  - RadioFrequencyIdentificationMFRC522::ERRO↔  
Rbits, [17](#)
  - RadioFrequencyIdentificationMFRC522::FIFO\_L↔  
EVELbits, [18](#)
  - RadioFrequencyIdentificationMFRC522::GS↔  
Nbits, [19](#)
  - RadioFrequencyIdentificationMFRC522::MF\_R↔  
Xbits, [20](#)
  - RadioFrequencyIdentificationMFRC522::MF\_T↔  
Xbits, [21](#)
  - RadioFrequencyIdentificationMFRC522::MOD↔  
GS\_Pbits, [21](#)
  - RadioFrequencyIdentificationMFRC522::MOD↔  
Ebits, [23](#)

RadioFrequencyIdentificationMFRC522::RF\_CF↔  
     Gbits, [35](#)  
 RadioFrequencyIdentificationMFRC522::RX\_M↔  
     ODEbits, [36](#)  
 RadioFrequencyIdentificationMFRC522::RX\_SE↔  
     Lbits, [37](#)  
 RadioFrequencyIdentificationMFRC522::RX\_TH↔  
     RESHOLDbits, [38](#)  
 RadioFrequencyIdentificationMFRC522::SERIA↔  
     L\_SPEEDbits, [38](#)  
 RadioFrequencyIdentificationMFRC522::STATU↔  
     S1bits, [40](#)  
 RadioFrequencyIdentificationMFRC522::STATU↔  
     S2bits, [41](#)  
 RadioFrequencyIdentificationMFRC522::T\_MO↔  
     DEbits, [42](#)  
 RadioFrequencyIdentificationMFRC522::TX\_AS↔  
     Kbits, [43](#)  
 RadioFrequencyIdentificationMFRC522::TX\_CO↔  
     NTROLbits, [45](#)  
 RadioFrequencyIdentificationMFRC522::TX\_MO↔  
     DEbits, [46](#)  
 RadioFrequencyIdentificationMFRC522::TX\_SE↔  
     Lbits, [47](#)  
 RadioFrequencyIdentificationMFRC522::VERSI↔  
     ONbits, [48](#)  
 RadioFrequencyIdentificationMFRC522::WATE↔  
     R\_LEVELbits, [49](#)  
 Version  
     RadioFrequencyIdentificationMFRC522, [29](#)  
 WATER\_LEVEL\_WATER\_LEVEL  
     RadioFrequencyIdentificationMFRC522, [28](#)  
 WATER\_LEVEL  
     RadioFrequencyIdentificationMFRC522, [29](#)  
     RadioFrequencyIdentificationMFRC522::WATE↔  
         R\_LEVELbits, [49](#)  
 WR\_ERR  
     RadioFrequencyIdentificationMFRC522::ERRO↔  
         Rbits, [17](#)  
 waitForRegisterBits  
     RadioFrequencyIdentificationMFRC522, [33](#)  
 writeRegisterBlock  
     RadioFrequencyIdentificationMFRC522, [33](#)