	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
LSL (immediate)	0	0	0	0	0		iı	mm	5			Rm			Rd	Ī	
LSR (immediate)	0	0	0	0	1		iı	mm	5		Rm			Rd			
ASR (immediate)	0	0	0	1	0		iı	mm	5		Rm						
ADD (register1)	0	0	0	1	1	0 0 Rm						Rn		Rd			
SUB (register)	0	0	0	1	1	0 1 Rm						Rn			Rd		
ADD (3-bit immediate)	0	0	0	1	1	1	0	i	mm:	3	Rn			Rd			
SUB (3-bit immediate)	0	0	0	1	1	1	1	i	mm:	3	Rn			Rd			
MOV (immediate)	0	0	1	0	0		Rd					imn	n8				
CMP (immediate)	0	0	1	0	1		Rn					imn	n8				
ADD (8-bit immediate)	0	0	1	1	0		Rdn					imn					
SUB (8-bit immediate)	0	0	1	1	1		Rdn					imn	n8				
AND (register)	0	1	0	0	0	0	0	0	0	0 Rm				Rdn			
EOR (register)	0	1	0	0	0	0	0	0	0	-	1 Rm				Rdn		
LSL (register)	0	1	0	0	0	0	0	0	1	0		Rm		Rdn			
LSR (register)	0	1	0	0	0	0	0	0	1	1		Rm Rm		Rdn			
ASR (register)	0	1	0	0	0	0	0	1	0	0		Rm		Rdn Rdn			
ADC (register)	0	1	0	0	0	0	0	1	1	0		Rm		Rdn			
SBC (register)	0	1	0	0	0	0	0	1	1	1		Rm		Rdn			
ROR (register)	0	1	0	0	0	0	1	0	0	0		Rm		Rn			
TST (register)	0	1	0	0	0	0	1	0	0	1		Rn		Rd			
RSB (immediate)	0	1	0	0	0	0	1	0	1	0		Rm		Rn			
CMP (register1) CMN (register)	0	1	0	0	0	0	1	0	1	1		Rm		Rn			
ORR (register)	0	1	0	0	0	0	1	1	0	0		Rm		Rdn			
MUL	0	1	0	0	0	0	1	1	0	1	1 Rn				Rdm		
BIC (register)	0	1	0	0	0	0	1	1	1	0 Rm			Rdn				
MVN (register)	0	1	0	0	0	0	1	1	1	1 Rm				Rd			
MVW (register)																	
ADD (register2)	0	1	0	0	0	1	0	0	DN		Rr	n		Rdn			
CMP (register2)	0	1	0	0	0	1	0	1	N		Rm				Rn		
MOV (register1)	0	1	0	0	0	1	1	0	D		Rr	n		Rd			
ВХ	0	1	0	0	0	1	1	1	0		Rr	n		0	0	0	
BLX	0	1	0	0	0	1	1	1	1		Rm				0	0	
LDR (PC-relative)	0	1	0	0	1	Rt imm8											
STR (register)	0	1	0	1	0	0	0		Rm	n Rn			Rt Rm				
STRH (register)	0	1	0	1	0	0	1		Rn	n Rt Rm			n	Rn			
STRB (register)	0	1	0	1	0	1	0		Rt l	t Rm Rn			Rt				
LDRSB (register)	0	1	0	1	0	1	1		Rm	L	Rn			Rt			
LDR (register)	0	1	0	1	1	0	0										

			_	_ [1 _	_	_ [_	i		_				ī	
LDRH (register)	0	1	0	1	1	0	1		Rm -		Rn				Rt		
LDRB (register)	0	1	0	1	1	1 0 Rm					Rn				Rt		
LDRSH (register)	0	1	0	1	1	1	1		Rm			Rn			Rt		
STR (5-bit immediate)	0	1	1	0	0			mm:		Rn					Rt		
LDR (5-bit immediate)	0	1	1	0	1			mm				Rn		Rt			
STRB (immediate)	0	1	1	1	0			mm:	_			Rn			Rt		
LDRB (immediate)	0	1	1	1	1			mm:		Rn			Rt				
STRH (immediate)	1	0	0	0	0		İ	mm	5			Rn		Rt			
LDRH (immediate)	1	0	0	0	1		i	mm	5		Rn Rt						
STR (8-bit immediate)	1	0	0	1	0	Rt						im	m8				
LDR (8-bit immediate)	1	0	0	1	1		Rt					im	m8				
ADR	1	0	1	0	0	Rd imm8											
ADD (SP immediate1)	1	0	1	0	1		Rd					im	m8				
(
ADD (SP immediate2)	1	0	1	1	0	0	0	0	0 imm7								
SUB (SP immediate)	1	0	1	1	0	0	0	0	1			7					
SXTH	1	0	1	1	0	0	1	0	0	0		Rm			Rd		
SXTB	1	0	1	1	0	0	1	0	0	1		Rm		Rd			
UXTH	1	0	1	1	0	0	1	0	1	0		Rm			Rd		
UXTB	1	0	1	1	0	0	1	0	1	1		Rm	Rd				
PUSH	1	0	1	1	0	1	0	М	Register_list								
CPS	1	0	1	1	0	1	1	0	0	0 1 1 im 0				0	1	0	
REV	1	0	1	1	1	0	1	0	0	0		Rm			Rd		
REV16	1	0	1	1	1	0	1	0	0 1 Rm Rd								
REVSH	1	0	1	1	1	0	1	0	1 1 Rm Rd								
POP	1	0	1	1	1	1	0	Р	Register_list								
ВКРТ	1	0	1	1	1	1	1	0	imm8								
NOP	1	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
YIELD	1	0	1	1	1	1	1	1	0	0	0	1	0	0	0	0	
WFE	1	0	1	1	1	1	1	1	0	0	1	0	0	0	0	0	
WFI	1	0	1	1	1	1	1	1	0	0	1	1	0	0	0	0	
SEV	1	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	
3E V				•												-	
STM	1	1				Г	Dn				D,	agist	or l	ict			
		1 0 0 0 Rn							Register_list Register_list								
LDM	1	1	0	0	1		Rn	l .			K	ERISC	CI_I	13 L			
B (conditional)	1 1 0 1 cond imm8																
SVC	ı				1												
340	1 1 0 1 1 1 1 1 imm8																
P (unconditional)	1	1	1	Λ	^	Π				:-	mm	11					
B (unconditional) 1 1 1 0 0 imm11																	

MSR	1	1	1	1	0	0	1	1	1	0	0	0	1	1	1	1	
	1	0	0	0		R	ld		SYSm								
MRS	1	1	1	1	0	0	1	1	1	1	1	0		F	ln_		
	1	0	0	0	1	0	0	0				SY	Sm				
BL	1	1	1	1	0	S					imi	m10					
	1	1	J1	1	J2					ir	nmʻ	11					
DSB	1	1	1	1	0	0	1	1	1	0	1	1	1	1	1	1	
	1	0	0	0	1	1	1	1	0	1	0	0					
DMB	1	1	1	1	0	0	1	1	1	0	1	1	1	1	1	1	
	1	1 0 0 0 1 1 1 1 0 1 0									1	option					
ISB	1	1	1	1	0	0	1	1	1	0	1	1	1	1	1	1	
	1	0	0	0	1	1	1	1	0	1	1	0		option			