

Instruction S	Scheduling - A C	omplicated Me	ss	
• • • • • • • • • • • • • • • • • • • •		• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	•••••

Ph.D Candidate: Curtis D'Alves

Supervisors: Dr. Wolfram Kahl, Dr. Christopher Anand

#### **Table of Contents**

- 1. Introduction
  - 1.1 Types of Scheduling
- 2. Pipelining
  - 2.1 Hazards
  - 2.2 Pipeline Stalls / Bubbles
  - 2.3 Out-of-order Execution
- 3. Register Allocation
  - 3.1 Graph Coloring
  - 3.2 Spilling
- List Scheduling
- 5. My Research
- 6. Questions?

## **Instruction Scheduling**

**Problem:** Given a set of instructions and dependencies, designate an order (find a *schedule*) satisfying the dependencies and optimizing performance

## Instruction Scheduling

**Problem:** Given a set of instructions and dependencies, designate an order (find a *schedule*) satisfying the dependencies and optimizing performance

Known NP-Complete problem, practically solved by

- Heuristics
- Approximation Algorithms

 Basic Block: break code into blocks within branches (most commonly performed scheduling)

- Basic Block: break code into blocks within branches (most commonly performed scheduling)
- Global Scheduling: schedule across basic block boundaries

- Basic Block: break code into blocks within branches (most commonly performed scheduling)
- Global Scheduling: schedule across basic block boundaries
- Modulo Scheduling: an algorithm to increase pipelining of loops by interleaving different iterations

- Basic Block: break code into blocks within branches (most commonly performed scheduling)
- Global Scheduling: schedule across basic block boundaries
- Modulo Scheduling: an algorithm to increase pipelining of loops by interleaving different iterations
- Trace Scheduling: tries to optimize control flow by predicting routes taken on branches

### **Table of Contents**

- 1. Introduction
  - 1.1 Types of Scheduling
- 2. Pipelining
  - 2.1 Hazards
  - 2.2 Pipeline Stalls / Bubbles
  - 2.3 Out-of-order Execution
- 3. Register Allocation
  - 3.1 Graph Coloring
  - 3.2 Spilling
- List Scheduling
- 5. My Research
- 6. Questions?

## Classic RISC Pipeline




Figure: Example Pipeline

## SuperScaler Pipelining

IF	ID	EX	МЕМ	WB				
IF	ID	EX	MEM	WB				
$\downarrow_i$	IF	ID	EX	MEM	WB			
t	IF	ID	EX	MEM	WB		_	
		IF	ID	EX	MEM	WB		
		IF	ID	EX	MEM	WB		
			IF	ID	EX	MEM	WB	
			IF	ID	EX	MEM	WB	
			IF	ID	EX	MEM	WB	
				IF	ID	EX	MEM	WB

Figure: Example SuperScaler Pipeline

### Hazards

- Data Hazards
  - read after write (RAW)
  - write after read (WAR)
  - write after write (WAW)

### Hazards

- Data Hazards
  - read after write (RAW)
  - write after read (WAR)
  - write after write (WAW)
- Structural Hazards occurs when an aspect of hardware is accessed at the same time

#### Hazards

- Data Hazards
  - read after write (RAW)
  - write after read (WAR)
  - write after write (WAW)
- Structural Hazards occurs when an aspect of hardware is accessed at the same time
- Control Hazards caused by branching, next instruction unknown

## Pipeline Stalls / Bubbles




Figure: Pipeline Stall

A Ideal Schedule contains NO bubbles (often not possible)

#### Out-of-order Execution

- 1. Instruction fetch
- 2. Dispatch to instruction queue
- 3. Instruction waits until its input is available, then allowed to leave queue (in whatever order)
- 4. Instruction is executed
- 5. Results are queued
- 6. Only after all older instructions have their results written back to registers, the instruction's result is written back to registers

### **Table of Contents**

- 1. Introduction
  - 1.1 Types of Scheduling
- 2. Pipelining
  - 2.1 Hazards
  - 2.2 Pipeline Stalls / Bubbles
  - 2.3 Out-of-order Execution
- 3. Register Allocation
  - 3.1 Graph Coloring
  - 3.2 Spilling
- 4. List Scheduling
- My Research
- 6. Questions?

### **Register Allocation**

Problem: Given a schedule, assign registers keeping in mind

- limited # of registers
- can't rewrite a register until consumed by dependent instructions

Once again, known NP-Complete problem. Practically solved by using non-optimal Graph Coloring problems

## **Graph Coloring**




Figure: Register Allocation via Graph Coloring

Find a k-Coloring for the interference graph, where k = #Registers

• What if a k-Coloring can't be found? Must Spill memory

- What if a k-Coloring can't be found? Must Spill memory
- Simply insert new Load / Store instructions as needed

- What if a k-Coloring can't be found? Must Spill memory
- Simply insert new Load / Store instructions as needed
- Potentially creates new bubbles in the pipeline, need to re-perform scheduling

- What if a k-Coloring can't be found? Must Spill memory
- Simply insert new Load / Store instructions as needed
- Potentially creates new bubbles in the pipeline, need to re-perform scheduling
- An Ideal Schedule has no spilling

### **Table of Contents**

- 1. Introduction
  - 1.1 Types of Scheduling
- 2. Pipelining
  - 2.1 Hazards
  - 2.2 Pipeline Stalls / Bubbles
  - 2.3 Out-of-order Execution
- 3. Register Allocation
  - 3.1 Graph Coloring
  - 3.2 Spilling
- 4. List Scheduling
- My Research
- 6. Questions?

## **List Scheduling**

Simple heuristic. Choose a prioritized topological order that

- Respects the edges in the data-dependence graph (topological
- Heuristic choice among options, e.g pick first the node with the longest path extending from that node prioritized

Most commonly used method for scheduling. Efficient but yields far less than optimal schedules

## Issues with List Scheduling

 Many factors to consider when constructing a schedule (everything listed in this presentation and more!)

### **Issues with List Scheduling**

- Many factors to consider when constructing a schedule (everything listed in this presentation and more!)
- Difficult (or more accurately impossible!) to consider all these aspects into a single choice heuristic

### **Issues with List Scheduling**

- Many factors to consider when constructing a schedule (everything listed in this presentation and more!)
- Difficult (or more accurately impossible!) to consider all these aspects into a single choice heuristic
- Combinations of heuristics can be used, and multiple iterations performed, but each will usually undo the work of the other

### **Table of Contents**

- 1. Introduction
  - 1.1 Types of Scheduling
- 2. Pipelining
  - 2.1 Hazards
  - 2.2 Pipeline Stalls / Bubbles
  - 2.3 Out-of-order Execution
- 3. Register Allocation
  - 3.1 Graph Coloring
  - 3.2 Spilling
- List Scheduling
- 5. My Research
- 6. Questions?

## My Research

• Scheduling of pre-compiled binaries

## My Research

- Scheduling of pre-compiled binaries
- Since pre-compiled, my algorithm can afford to be less efficient and seek near-optimal performance

### My Research

- Scheduling of pre-compiled binaries
- Since pre-compiled, my algorithm can afford to be less efficient and seek near-optimal performance
- Little effort has been made into consideration of Register
   Allocation (i.e preventing spilling) during scheduling

## Relaxed Continuous Optimization based Scheduling

Per Instruction i, perform a relaxation of scheduled position to dispatch and completion times  $t_i,b_i$ 

Objective Variables	$t_i, b_i, f_i$ :	${\mathbb R}$
Constants	$\Pi$ :	${\mathbb R}$
Indicator Function	$\mathbb{IN}$ :	$\mathbb{R}  o \mathbb{R}$
	$t_i$ :	dispatch time
	b <sub>i</sub> :	completion time
	f <sub>i</sub> :	FIFO use $0 \le f_i \le 1$
	II:	#instructions iteration interval
	11.	dispatches/cycle

## Relaxed Continuous Optimization based Scheduling

Hard Constraints 
$$t_i + \epsilon \le t_j$$
  $\forall i, j \cdot i \to j$  (1) 
$$0 \le t_i \le b_i \le \# \text{stages} \cdot \text{II}$$
 (2) 
$$b_i + \epsilon \le t_i + \text{II}$$
 (3) Objective Function  $\min \sum_i (b_i - t_i + f_i) + \text{Penalties}$  (4)

Key Idea: Encode choice heuristics as penalties, adjust preference by between heuristics scaling

## Relaxed Continuous Optimization based Scheduling

Other Key Idea: Need to construct penalty to prevent Spilling. Need to prevent clobbering of certain types of instructions

Solution: Indicator function to detect penalize clobbering




Figure: Altered Sigmoid Indicator Function

### **Table of Contents**

- 1. Introduction
  - 1.1 Types of Scheduling
- 2. Pipelining
  - 2.1 Hazards
  - 2.2 Pipeline Stalls / Bubbles
  - 2.3 Out-of-order Execution
- 3. Register Allocation
  - 3.1 Graph Coloring
  - 3.2 Spilling
- 4. List Scheduling
- 5. My Research
- 6. Questions?

# Questions?